Fitter report for rooth
Mon Mar 13 23:32:29 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Mar 13 23:32:28 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; rooth                                           ;
; Top-level Entity Name              ; rooth_soc                                       ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE10F17C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 9,315 / 10,320 ( 90 % )                         ;
;     Total combinational functions  ; 8,924 / 10,320 ( 86 % )                         ;
;     Dedicated logic registers      ; 3,527 / 10,320 ( 34 % )                         ;
; Total registers                    ; 3527                                            ;
; Total pins                         ; 35 / 180 ( 19 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 262,144 / 423,936 ( 62 % )                      ;
; Embedded Multiplier 9-bit elements ; 8 / 46 ( 17 % )                                 ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
;     Processor 3            ;   1.9%      ;
;     Processor 4            ;   1.9%      ;
;     Processor 5            ;   1.3%      ;
;     Processor 6            ;   1.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 12612 ) ; 0.00 % ( 0 / 12612 )       ; 0.00 % ( 0 / 12612 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 12612 ) ; 0.00 % ( 0 / 12612 )       ; 0.00 % ( 0 / 12612 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 12598 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/rooth-fpga/altera/EP4CE10F17C8/output_files/rooth.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 9,315 / 10,320 ( 90 % )    ;
;     -- Combinational with no register       ; 5788                       ;
;     -- Register only                        ; 391                        ;
;     -- Combinational with a register        ; 3136                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 5974                       ;
;     -- 3 input functions                    ; 1411                       ;
;     -- <=2 input functions                  ; 1539                       ;
;     -- Register only                        ; 391                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 7990                       ;
;     -- arithmetic mode                      ; 934                        ;
;                                             ;                            ;
; Total registers*                            ; 3,527 / 11,172 ( 32 % )    ;
;     -- Dedicated logic registers            ; 3,527 / 10,320 ( 34 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 630 / 645 ( 98 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 35 / 180 ( 19 % )          ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 32 / 46 ( 70 % )           ;
; Total block memory bits                     ; 262,144 / 423,936 ( 62 % ) ;
; Total block memory implementation bits      ; 294,912 / 423,936 ( 70 % ) ;
; Embedded Multiplier 9-bit elements          ; 8 / 46 ( 17 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global signals                              ; 9                          ;
;     -- Global clocks                        ; 9 / 10 ( 90 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 69.9% / 70.5% / 69.0%      ;
; Peak interconnect usage (total/H/V)         ; 82.4% / 86.4% / 76.9%      ;
; Maximum fan-out                             ; 2979                       ;
; Highest non-global fan-out                  ; 501                        ;
; Total fan-out                               ; 44315                      ;
; Average fan-out                             ; 3.43                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 9315 / 10320 ( 90 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 5788                  ; 0                              ;
;     -- Register only                        ; 391                   ; 0                              ;
;     -- Combinational with a register        ; 3136                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 5974                  ; 0                              ;
;     -- 3 input functions                    ; 1411                  ; 0                              ;
;     -- <=2 input functions                  ; 1539                  ; 0                              ;
;     -- Register only                        ; 391                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 7990                  ; 0                              ;
;     -- arithmetic mode                      ; 934                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 3527                  ; 0                              ;
;     -- Dedicated logic registers            ; 3527 / 10320 ( 34 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 630 / 645 ( 98 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 35                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 8 / 46 ( 17 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 262144                ; 0                              ;
; Total RAM block bits                        ; 294912                ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 32 / 46 ( 69 % )      ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 6 / 12 ( 50 % )       ; 3 / 12 ( 25 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 3407                  ; 1                              ;
;     -- Registered Input Connections         ; 3224                  ; 0                              ;
;     -- Output Connections                   ; 17                    ; 3391                           ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 44655                 ; 3401                           ;
;     -- Registered Connections               ; 16282                 ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 32                    ; 3392                           ;
;     -- hard_block:auto_generated_inst       ; 3392                  ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 10                    ; 1                              ;
;     -- Output Ports                         ; 9                     ; 4                              ;
;     -- Bidir Ports                          ; 16                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; jtag_TCK      ; F3    ; 1        ; 0            ; 21           ; 7            ; 233                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; jtag_TDI      ; F1    ; 1        ; 0            ; 19           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; jtag_TMS      ; G1    ; 1        ; 0            ; 18           ; 21           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; key_ctrl      ; E16   ; 6        ; 34           ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; refer_clk     ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; refer_rst_n   ; M1    ; 2        ; 0            ; 11           ; 21           ; 162                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; sd_miso       ; K1    ; 2        ; 0            ; 8            ; 7            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; soc_rst_key_n ; E15   ; 6        ; 34           ; 12           ; 0            ; 166                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; spi_miso      ; A5    ; 8        ; 7            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; uart_rx_pin   ; N5    ; 3        ; 7            ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; halted_ind  ; E9    ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; jtag_TDO    ; F2    ; 1        ; 0            ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_clk      ; J2    ; 2        ; 0            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_cs       ; C2    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_mosi     ; D1    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_clk     ; A4    ; 8        ; 5            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_mosi    ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; spi_ss      ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; uart_tx_pin ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group  ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------+
; gpio[0]  ; F8    ; 8        ; 13           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal0~0 (inverted)  ;
; gpio[10] ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal10~0 (inverted) ;
; gpio[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal11~0 (inverted) ;
; gpio[12] ; T5    ; 3        ; 9            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal12~0 (inverted) ;
; gpio[13] ; R4    ; 3        ; 5            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal13~0 (inverted) ;
; gpio[14] ; T6    ; 3        ; 11           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal14~0 (inverted) ;
; gpio[15] ; R5    ; 3        ; 9            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal15~0 (inverted) ;
; gpio[1]  ; D11   ; 7        ; 32           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal1~0 (inverted)  ;
; gpio[2]  ; C11   ; 7        ; 23           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal2~0 (inverted)  ;
; gpio[3]  ; E10   ; 7        ; 28           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal3~0 (inverted)  ;
; gpio[4]  ; F9    ; 7        ; 23           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal4~0 (inverted)  ;
; gpio[5]  ; P1    ; 2        ; 0            ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal5~0 (inverted)  ;
; gpio[6]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal6~0 (inverted)  ;
; gpio[7]  ; R1    ; 2        ; 0            ; 5            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal7~0 (inverted)  ;
; gpio[8]  ; T3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal8~0 (inverted)  ;
; gpio[9]  ; P3    ; 3        ; 1            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; Equal9~0 (inverted)  ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; gpio[0]                 ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; spi_miso                ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 11 / 17 ( 65 % ) ; 2.5V          ; --           ;
; 2        ; 5 / 19 ( 26 % )  ; 2.5V          ; --           ;
; 3        ; 11 / 26 ( 42 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 3 / 14 ( 21 % )  ; 2.5V          ; --           ;
; 7        ; 5 / 26 ( 19 % )  ; 2.5V          ; --           ;
; 8        ; 5 / 26 ( 19 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; spi_clk                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; spi_miso                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; spi_mosi                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; spi_ss                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; sd_cs                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; gpio[2]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; sd_mosi                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; gpio[1]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; refer_clk                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; halted_ind                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 158        ; 7        ; gpio[3]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; soc_rst_key_n                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; key_ctrl                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; jtag_TDI                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; jtag_TDO                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; jtag_TCK                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; gpio[0]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; gpio[4]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; jtag_TMS                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; sd_clk                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; sd_miso                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; refer_rst_n                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; uart_tx_pin                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; uart_rx_pin                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; gpio[5]                                                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; gpio[9]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; gpio[7]                                                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; gpio[11]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; gpio[13]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; gpio[15]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; gpio[6]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; gpio[8]                                                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; gpio[10]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; gpio[12]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; gpio[14]                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; clk_pll_inst|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ;
; Nominal VCO frequency         ; 600.0 MHz                                                                       ;
; VCO post scale K counter      ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 208 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 25.0 MHz                                                                        ;
; Freq max lock                 ; 54.18 MHz                                                                       ;
; M VCO Tap                     ; 0                                                                               ;
; M Initial                     ; 1                                                                               ;
; M value                       ; 12                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 27                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                              ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_1                                                                           ;
; Inclk0 signal                 ; refer_clk                                                                       ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift   ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)      ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 180 (5000 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 4       ; 0       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)      ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; uart_tx_pin   ; Incomplete set of assignments ;
; spi_mosi      ; Incomplete set of assignments ;
; spi_ss        ; Incomplete set of assignments ;
; spi_clk       ; Incomplete set of assignments ;
; jtag_TDO      ; Incomplete set of assignments ;
; sd_clk        ; Incomplete set of assignments ;
; sd_cs         ; Incomplete set of assignments ;
; sd_mosi       ; Incomplete set of assignments ;
; key_ctrl      ; Incomplete set of assignments ;
; halted_ind    ; Incomplete set of assignments ;
; gpio[0]       ; Incomplete set of assignments ;
; gpio[1]       ; Incomplete set of assignments ;
; gpio[2]       ; Incomplete set of assignments ;
; gpio[3]       ; Incomplete set of assignments ;
; gpio[4]       ; Incomplete set of assignments ;
; gpio[5]       ; Incomplete set of assignments ;
; gpio[6]       ; Incomplete set of assignments ;
; gpio[7]       ; Incomplete set of assignments ;
; gpio[8]       ; Incomplete set of assignments ;
; gpio[9]       ; Incomplete set of assignments ;
; gpio[10]      ; Incomplete set of assignments ;
; gpio[11]      ; Incomplete set of assignments ;
; gpio[12]      ; Incomplete set of assignments ;
; gpio[13]      ; Incomplete set of assignments ;
; gpio[14]      ; Incomplete set of assignments ;
; gpio[15]      ; Incomplete set of assignments ;
; refer_rst_n   ; Incomplete set of assignments ;
; soc_rst_key_n ; Incomplete set of assignments ;
; jtag_TCK      ; Incomplete set of assignments ;
; refer_clk     ; Incomplete set of assignments ;
; jtag_TDI      ; Incomplete set of assignments ;
; jtag_TMS      ; Incomplete set of assignments ;
; spi_miso      ; Incomplete set of assignments ;
; uart_rx_pin   ; Incomplete set of assignments ;
; sd_miso       ; Incomplete set of assignments ;
+---------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                   ; Entity Name       ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |rooth_soc                                      ; 9315 (18)   ; 3527 (0)                  ; 0 (0)         ; 262144      ; 32   ; 8            ; 0       ; 4         ; 35   ; 0            ; 5788 (18)    ; 391 (0)           ; 3136 (1)         ; |rooth_soc                                                                                                                                            ; rooth_soc         ; work         ;
;    |clk_pll:clk_pll_inst|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rooth_soc|clk_pll:clk_pll_inst                                                                                                                       ; clk_pll           ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rooth_soc|clk_pll:clk_pll_inst|altpll:altpll_component                                                                                               ; altpll            ; work         ;
;          |clk_pll_altpll:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rooth_soc|clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated                                                                 ; clk_pll_altpll    ; work         ;
;    |data_mem:data_mem_0|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rooth_soc|data_mem:data_mem_0                                                                                                                        ; data_mem          ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rooth_soc|data_mem:data_mem_0|altsyncram:altsyncram_component                                                                                        ; altsyncram        ; work         ;
;          |altsyncram_vhq1:auto_generated|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rooth_soc|data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated                                                         ; altsyncram_vhq1   ; work         ;
;    |gpio:gpio_0|                                ; 152 (152)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (86)      ; 0 (0)             ; 66 (66)          ; |rooth_soc|gpio:gpio_0                                                                                                                                ; gpio              ; work         ;
;    |jtag_top:u_jtag_top|                        ; 1515 (0)    ; 578 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 705 (0)      ; 71 (0)            ; 739 (0)          ; |rooth_soc|jtag_top:u_jtag_top                                                                                                                        ; jtag_top          ; work         ;
;       |jtag_dm:u_jtag_dm|                       ; 1251 (1158) ; 345 (256)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 673 (670)    ; 23 (19)           ; 555 (470)        ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm                                                                                                      ; jtag_dm           ; work         ;
;          |full_handshake_rx:rx|                 ; 47 (47)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 42 (42)          ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx                                                                                 ; full_handshake_rx ; work         ;
;          |full_handshake_tx:tx|                 ; 46 (46)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 44 (44)          ; |rooth_soc|jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx                                                                                 ; full_handshake_tx ; work         ;
;       |jtag_driver:u_jtag_driver|               ; 266 (172)   ; 233 (143)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (29)      ; 48 (44)           ; 186 (99)         ; |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver                                                                                              ; jtag_driver       ; work         ;
;          |full_handshake_rx:rx|                 ; 45 (45)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 41 (41)          ; |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx                                                                         ; full_handshake_rx ; work         ;
;          |full_handshake_tx:tx|                 ; 49 (49)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 46 (46)          ; |rooth_soc|jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx                                                                         ; full_handshake_tx ; work         ;
;    |rib:u_rib_0|                                ; 443 (443)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 433 (433)    ; 0 (0)             ; 10 (10)          ; |rooth_soc|rib:u_rib_0                                                                                                                                ; rib               ; work         ;
;    |rooth:u_rooth_0|                            ; 6295 (0)    ; 2220 (0)                  ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 4040 (0)     ; 237 (0)           ; 2018 (0)         ; |rooth_soc|rooth:u_rooth_0                                                                                                                            ; rooth             ; work         ;
;       |alu_core:u_alu_core_0|                   ; 887 (808)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 883 (804)    ; 0 (0)             ; 4 (4)            ; |rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0                                                                                                      ; alu_core          ; work         ;
;          |lpm_mult:Mult0|                       ; 79 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 79 (0)       ; 0 (0)             ; 0 (0)            ; |rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0                                                                                       ; lpm_mult          ; work         ;
;             |mult_7dt:auto_generated|           ; 79 (79)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 79 (79)      ; 0 (0)             ; 0 (0)            ; |rooth_soc|rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0|mult_7dt:auto_generated                                                               ; mult_7dt          ; work         ;
;       |alu_res_ctrl:u_alu_res_ctrl_0|           ; 312 (312)   ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 302 (302)    ; 0 (0)             ; 10 (10)          ; |rooth_soc|rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0                                                                                              ; alu_res_ctrl      ; work         ;
;       |clinet:u_clinet_0|                       ; 311 (311)   ; 108 (108)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 193 (193)    ; 2 (2)             ; 116 (116)        ; |rooth_soc|rooth:u_rooth_0|clinet:u_clinet_0                                                                                                          ; clinet            ; work         ;
;       |csr_reg:u_csr_reg_0|                     ; 330 (330)   ; 256 (256)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (70)      ; 30 (30)           ; 230 (230)        ; |rooth_soc|rooth:u_rooth_0|csr_reg:u_csr_reg_0                                                                                                        ; csr_reg           ; work         ;
;       |decode:u_decode_0|                       ; 53 (53)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 1 (1)            ; |rooth_soc|rooth:u_rooth_0|decode:u_decode_0                                                                                                          ; decode            ; work         ;
;       |div:u_div_0|                             ; 549 (549)   ; 232 (232)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 317 (317)    ; 2 (2)             ; 230 (230)        ; |rooth_soc|rooth:u_rooth_0|div:u_div_0                                                                                                                ; div               ; work         ;
;       |flow_ctrl:u_flow_ctrl_0|                 ; 213 (213)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 211 (211)    ; 0 (0)             ; 2 (2)            ; |rooth_soc|rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0                                                                                                    ; flow_ctrl         ; work         ;
;       |if_as:u_if_as_0|                         ; 546 (546)   ; 246 (246)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 298 (298)    ; 0 (0)             ; 248 (248)        ; |rooth_soc|rooth:u_rooth_0|if_as:u_if_as_0                                                                                                            ; if_as             ; work         ;
;       |if_de:u_if_de_0|                         ; 254 (254)   ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (186)    ; 0 (0)             ; 68 (68)          ; |rooth_soc|rooth:u_rooth_0|if_de:u_if_de_0                                                                                                            ; if_de             ; work         ;
;       |if_ex:u_if_ex_0|                         ; 217 (217)   ; 140 (140)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (76)      ; 0 (0)             ; 141 (141)        ; |rooth_soc|rooth:u_rooth_0|if_ex:u_if_ex_0                                                                                                            ; if_ex             ; work         ;
;       |if_wb:u_if_wb_0|                         ; 169 (169)   ; 147 (147)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 151 (151)        ; |rooth_soc|rooth:u_rooth_0|if_wb:u_if_wb_0                                                                                                            ; if_wb             ; work         ;
;       |mux_alu:u_mux_alu_0|                     ; 144 (144)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (144)    ; 0 (0)             ; 0 (0)            ; |rooth_soc|rooth:u_rooth_0|mux_alu:u_mux_alu_0                                                                                                        ; mux_alu           ; work         ;
;       |pc_reg:u_pc_reg_0|                       ; 39 (39)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 31 (31)          ; |rooth_soc|rooth:u_rooth_0|pc_reg:u_pc_reg_0                                                                                                          ; pc_reg            ; work         ;
;       |reg_clash_fb:u_reg_clash_fb_0|           ; 1805 (1805) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1153 (1153)  ; 0 (0)             ; 652 (652)        ; |rooth_soc|rooth:u_rooth_0|reg_clash_fb:u_reg_clash_fb_0                                                                                              ; reg_clash_fb      ; work         ;
;       |regs_file:u_regs_file_0|                 ; 1153 (1153) ; 992 (992)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (130)    ; 202 (202)         ; 821 (821)        ; |rooth_soc|rooth:u_rooth_0|regs_file:u_regs_file_0                                                                                                    ; regs_file         ; work         ;
;    |sd_boot_top:u_sd_boot_top|                  ; 515 (0)     ; 315 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 200 (0)      ; 83 (0)            ; 232 (0)          ; |rooth_soc|sd_boot_top:u_sd_boot_top                                                                                                                  ; sd_boot_top       ; work         ;
;       |sd_boot_ctrl:u_sd_boot_ctrl|             ; 217 (217)   ; 98 (98)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (108)    ; 17 (17)           ; 92 (92)          ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl                                                                                      ; sd_boot_ctrl      ; work         ;
;          |inst_mem:u_inst_mem_0|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0                                                                ; inst_mem          ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                |altsyncram_fgh2:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated ; altsyncram_fgh2   ; work         ;
;       |sd_ctrl_top:u_sd_ctrl_top|               ; 310 (3)     ; 217 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (2)       ; 66 (0)            ; 152 (2)          ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top                                                                                        ; sd_ctrl_top       ; work         ;
;          |sd_init:u_sd_init|                    ; 164 (164)   ; 111 (111)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 44 (44)           ; 67 (67)          ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init                                                                      ; sd_init           ; work         ;
;          |sd_read:u_sd_read|                    ; 143 (143)   ; 106 (106)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 22 (22)           ; 84 (84)          ; |rooth_soc|sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read                                                                      ; sd_read           ; work         ;
;    |spi:u_spi_O|                                ; 180 (180)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (84)      ; 0 (0)             ; 96 (96)          ; |rooth_soc|spi:u_spi_O                                                                                                                                ; spi               ; work         ;
;    |timer:timer_0|                              ; 205 (205)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (107)    ; 0 (0)             ; 98 (98)          ; |rooth_soc|timer:timer_0                                                                                                                              ; timer             ; work         ;
;    |uart:uart_0|                                ; 277 (277)   ; 158 (158)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (115)    ; 0 (0)             ; 162 (162)        ; |rooth_soc|uart:uart_0                                                                                                                                ; uart              ; work         ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; uart_tx_pin   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_mosi      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_ss        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; spi_clk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; jtag_TDO      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_clk        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_cs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sd_mosi       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; key_ctrl      ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; halted_ind    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; gpio[0]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[1]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[2]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[3]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[4]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[5]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; gpio[6]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[7]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[8]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[9]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[10]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[11]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[12]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[13]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[14]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; gpio[15]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; refer_rst_n   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; soc_rst_key_n ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; jtag_TCK      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; refer_clk     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; jtag_TDI      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; jtag_TMS      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; spi_miso      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; uart_rx_pin   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sd_miso       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                               ;
+------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                            ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------+-------------------+---------+
; key_ctrl                                                                                       ;                   ;         ;
; gpio[0]                                                                                        ;                   ;         ;
;      - gpio:gpio_0|gpio_data~23                                                                ; 0                 ; 6       ;
; gpio[1]                                                                                        ;                   ;         ;
;      - gpio:gpio_0|gpio_data~20                                                                ; 0                 ; 6       ;
; gpio[2]                                                                                        ;                   ;         ;
;      - gpio:gpio_0|gpio_data~17                                                                ; 0                 ; 6       ;
; gpio[3]                                                                                        ;                   ;         ;
;      - gpio:gpio_0|gpio_data~2                                                                 ; 0                 ; 6       ;
; gpio[4]                                                                                        ;                   ;         ;
;      - gpio:gpio_0|gpio_data~11                                                                ; 0                 ; 6       ;
; gpio[5]                                                                                        ;                   ;         ;
;      - gpio:gpio_0|gpio_data~4                                                                 ; 1                 ; 6       ;
; gpio[6]                                                                                        ;                   ;         ;
;      - gpio:gpio_0|gpio_data~8                                                                 ; 0                 ; 6       ;
; gpio[7]                                                                                        ;                   ;         ;
;      - gpio:gpio_0|gpio_data~14                                                                ; 0                 ; 6       ;
; gpio[8]                                                                                        ;                   ;         ;
;      - gpio:gpio_0|gpio_data~26                                                                ; 0                 ; 6       ;
; gpio[9]                                                                                        ;                   ;         ;
;      - gpio:gpio_0|gpio_data~29                                                                ; 0                 ; 6       ;
; gpio[10]                                                                                       ;                   ;         ;
;      - gpio:gpio_0|gpio_data~32                                                                ; 0                 ; 6       ;
; gpio[11]                                                                                       ;                   ;         ;
;      - gpio:gpio_0|gpio_data~34                                                                ; 0                 ; 6       ;
; gpio[12]                                                                                       ;                   ;         ;
;      - gpio:gpio_0|gpio_data~38                                                                ; 0                 ; 6       ;
; gpio[13]                                                                                       ;                   ;         ;
;      - gpio:gpio_0|gpio_data~41                                                                ; 0                 ; 6       ;
; gpio[14]                                                                                       ;                   ;         ;
;      - gpio:gpio_0|gpio_data~44                                                                ; 0                 ; 6       ;
; gpio[15]                                                                                       ;                   ;         ;
;      - gpio:gpio_0|gpio_data~47                                                                ; 1                 ; 6       ;
; refer_rst_n                                                                                    ;                   ;         ;
; soc_rst_key_n                                                                                  ;                   ;         ;
; jtag_TCK                                                                                       ;                   ;         ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[0]                              ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_TDO                                  ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_rdy             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.SHIFT_DR                       ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.SHIFT_IR                       ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.SELECT_DR                      ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.UPDATE_IR                      ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.UPDATE_DR                      ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.PAUSE_DR                       ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.PAUSE_IR                       ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.RUN_TEST_IDLE                  ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.EXIT1_IR                       ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.EXIT1_DR                       ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[38]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[39]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[37]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[36]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[34]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[0]          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[35]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[1]          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|ir_reg[4]                                 ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|ir_reg[0]                                 ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|sticky_busy                               ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_is_busy                                ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|ir_reg[3]                                 ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|ir_reg[2]                                 ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|ir_reg[1]                                 ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.CAPTURE_DR                     ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[1]                              ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.CAPTURE_IR                     ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.EXIT2_DR                       ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.EXIT2_IR                       ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[33]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[32]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[2]          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[17]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[16]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[15]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[12]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[11]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[13]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[8]          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[10]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[9]          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[7]          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[6]          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[5]          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[4]          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[3]          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[14]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[18]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[31]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[30]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[29]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[28]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[27]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[26]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[23]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[22]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[20]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[24]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[38]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|state.STATE_ASSERT   ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|state.STATE_IDLE     ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_valid                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|ack                  ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[39]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[37]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[36]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[34]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[0]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[35]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[1]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[4]                              ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.TEST_LOGIC_RESET               ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[16]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[3]                              ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[2]                              ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.SELECT_IR                      ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[33]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[32]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[2]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[17]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[16]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[15]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[12]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[11]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[13]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[8]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[10]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[9]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[7]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[6]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[5]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[4]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[3]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[14]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[18]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[31]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[30]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[29]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[28]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[27]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[26]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[23]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[22]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[20]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[24]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req                  ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[38]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|idle                 ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|state.STATE_DEASSERT ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|ack_d                ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[39]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[37]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[36]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[34]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[35]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[25]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[21]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[19]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[4]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[5]                              ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[17]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[16]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|req                  ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|state.STATE_DEASSERT ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[3]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[2]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[33]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[32]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[15]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[12]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[11]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[13]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[8]                              ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[10]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[9]                              ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[7]                              ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[6]                              ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[14]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[18]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[31]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[30]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[29]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[28]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[27]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[26]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[23]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[22]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[20]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[24]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[38]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[39]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[37]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[36]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[34]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[35]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[25]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[21]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[19]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[4]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[5]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[17]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[16]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|req_d                ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[3]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[2]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[33]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[32]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[15]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[12]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[11]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[13]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[8]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[10]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[9]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[7]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[6]                           ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[14]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[19]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[18]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[31]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[30]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[29]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[28]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[27]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[26]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[23]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[22]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[21]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[20]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|shift_reg[25]                             ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[24]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[38]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[39]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[37]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[36]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[34]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[35]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[5]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[17]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[33]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[32]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[15]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[12]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[11]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[13]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[8]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[10]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[9]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[7]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[6]         ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[14]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[19]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[18]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[31]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[30]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[29]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[28]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[27]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[26]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[23]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[22]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[21]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[20]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dm_resp_data[25]                          ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[24]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[19]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[21]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[25]        ; 0                 ; 0       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|ack                  ; 0                 ; 0       ;
; refer_clk                                                                                      ;                   ;         ;
; jtag_TDI                                                                                       ;                   ;         ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|Selector83~2                              ; 0                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|Selector79~1                              ; 0                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|Selector44~0                              ; 0                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|Selector52~2                              ; 0                 ; 6       ;
; jtag_TMS                                                                                       ;                   ;         ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.SHIFT_DR                       ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.SHIFT_IR                       ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.SELECT_DR                      ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.UPDATE_IR                      ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.UPDATE_DR                      ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.PAUSE_DR                       ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.PAUSE_IR                       ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.RUN_TEST_IDLE                  ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.EXIT1_IR                       ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state.EXIT1_DR                       ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state~24                             ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state~25                             ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state~26                             ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state~27                             ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|Selector0~0                               ; 1                 ; 6       ;
;      - jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|jtag_state~28                             ; 1                 ; 6       ;
; spi_miso                                                                                       ;                   ;         ;
;      - spi:u_spi_O|rdata~8                                                                     ; 0                 ; 6       ;
; uart_rx_pin                                                                                    ;                   ;         ;
;      - uart:uart_0|rx_data~2                                                                   ; 0                 ; 6       ;
;      - uart:uart_0|rx_data~4                                                                   ; 0                 ; 6       ;
;      - uart:uart_0|rx_data~13                                                                  ; 0                 ; 6       ;
;      - uart:uart_0|rx_q0~0                                                                     ; 0                 ; 6       ;
; sd_miso                                                                                        ;                   ;         ;
;      - sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data~0        ; 1                 ; 6       ;
;      - sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag~0        ; 1                 ; 6       ;
;      - sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt~0     ; 1                 ; 6       ;
;      - sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt~1     ; 1                 ; 6       ;
;      - sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|always2~0         ; 1                 ; 6       ;
;      - sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag~0        ; 1                 ; 6       ;
;      - sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]~0  ; 1                 ; 6       ;
;      - sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt~1     ; 1                 ; 6       ;
;      - sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_t~8       ; 1                 ; 6       ;
;      - sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]       ; 1                 ; 6       ;
+------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                         ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~0                                                                                     ; LCCOMB_X5_Y11_N8   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal10~0                                                                                    ; LCCOMB_X5_Y10_N8   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal11~0                                                                                    ; LCCOMB_X3_Y9_N30   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal12~0                                                                                    ; LCCOMB_X6_Y11_N18  ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal13~0                                                                                    ; LCCOMB_X8_Y5_N28   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal14~0                                                                                    ; LCCOMB_X3_Y9_N24   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal15~0                                                                                    ; LCCOMB_X7_Y6_N10   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal1~0                                                                                     ; LCCOMB_X4_Y10_N2   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal2~0                                                                                     ; LCCOMB_X1_Y10_N24  ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal3~0                                                                                     ; LCCOMB_X4_Y9_N4    ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal4~0                                                                                     ; LCCOMB_X5_Y7_N0    ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal5~0                                                                                     ; LCCOMB_X1_Y10_N20  ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal6~0                                                                                     ; LCCOMB_X8_Y5_N30   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal7~0                                                                                     ; LCCOMB_X4_Y9_N16   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal8~0                                                                                     ; LCCOMB_X5_Y7_N20   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Equal9~0                                                                                     ; LCCOMB_X7_Y8_N24   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[0]  ; PLL_1              ; 2979    ; Clock                     ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[1]  ; PLL_1              ; 41      ; Clock                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[2]  ; PLL_1              ; 205     ; Clock                     ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; gpio:gpio_0|gpio_ctrl[2]~36                                                                  ; LCCOMB_X7_Y8_N10   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; gpio:gpio_0|gpio_data[16]~49                                                                 ; LCCOMB_X6_Y11_N12  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_TCK                                                                                     ; PIN_F3             ; 233     ; Clock                     ; no     ; --                   ; --               ; --                        ;
; jtag_TMS                                                                                     ; PIN_G1             ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[22]~7                                            ; LCCOMB_X13_Y18_N24 ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[31]~6                                            ; LCCOMB_X13_Y18_N6  ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]~8                                             ; LCCOMB_X13_Y18_N4  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req~3                                          ; LCCOMB_X11_Y18_N20 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[2]~18                                      ; LCCOMB_X16_Y16_N24 ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[3]~0                                      ; LCCOMB_X9_Y19_N8   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_addr[4]~3                                       ; LCCOMB_X11_Y18_N26 ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_wdata[31]~3                                     ; LCCOMB_X11_Y20_N12 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmcontrol[14]~0                                        ; LCCOMB_X10_Y19_N2  ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]                      ; FF_X12_Y17_N5      ; 29      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]                      ; FF_X12_Y17_N7      ; 59      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[2]                      ; FF_X10_Y20_N21     ; 34      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36]                     ; FF_X13_Y17_N11     ; 61      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38]                     ; FF_X13_Y17_N3      ; 65      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39]~1                   ; LCCOMB_X7_Y18_N0   ; 40      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy                          ; FF_X13_Y16_N5      ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|state.STATE_DEASSERT              ; FF_X7_Y18_N31      ; 43      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|req_data[29]~0                    ; LCCOMB_X7_Y20_N16  ; 38      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|read_data[11]~17                                       ; LCCOMB_X9_Y19_N4   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[0]~12                                       ; LCCOMB_X9_Y19_N20  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[22]~4                                       ; LCCOMB_X16_Y16_N28 ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[31]~2                                       ; LCCOMB_X9_Y19_N30  ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[15]~1                                             ; LCCOMB_X10_Y19_N24 ; 27      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]~3                                              ; LCCOMB_X7_Y17_N2   ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|WideNor0                                       ; LCCOMB_X4_Y21_N30  ; 40      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|dtm_req_data[0]~0                              ; LCCOMB_X7_Y18_N12  ; 40      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_data[0]~1            ; LCCOMB_X7_Y20_N10  ; 38      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|recv_rdy                  ; FF_X9_Y20_N25      ; 40      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_rx:rx|state.STATE_DEASSERT      ; FF_X7_Y20_N31      ; 41      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req_data[7]~0             ; LCCOMB_X7_Y18_N20  ; 40      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|ir_reg[4]~1                                    ; LCCOMB_X4_Y18_N28  ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; refer_clk                                                                                    ; PIN_E1             ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; rib:u_rib_0|Selector244~0                                                                    ; LCCOMB_X16_Y14_N20 ; 16      ; Read enable, Write enable ; no     ; --                   ; --               ; --                        ;
; rib:u_rib_0|Selector305~1                                                                    ; LCCOMB_X16_Y14_N10 ; 16      ; Write enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3~3                                              ; LCCOMB_X17_Y8_N12  ; 64      ; Latch enable              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|Equal2~0                                       ; LCCOMB_X17_Y9_N30  ; 39      ; Latch enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                                       ; FF_X33_Y5_N5       ; 10      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|clinet:u_clinet_0|data_o~4                                                   ; LCCOMB_X33_Y5_N24  ; 31      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[3]~30                                            ; LCCOMB_X33_Y5_N14  ; 35      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|clinet:u_clinet_0|int_state.S_INT_SYNC_ASSERT~4                              ; LCCOMB_X33_Y5_N16  ; 35      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|csr_reg:u_csr_reg_0|mcause[9]~5                                              ; LCCOMB_X33_Y7_N6   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|csr_reg:u_csr_reg_0|mepc[18]~2                                               ; LCCOMB_X33_Y7_N22  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|csr_reg:u_csr_reg_0|mie[29]~3                                                ; LCCOMB_X33_Y7_N14  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|csr_reg:u_csr_reg_0|mscratch[0]~2                                            ; LCCOMB_X33_Y7_N0   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|csr_reg:u_csr_reg_0|mstatus[19]~3                                            ; LCCOMB_X33_Y7_N10  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|csr_reg:u_csr_reg_0|mtvec[25]~0                                              ; LCCOMB_X33_Y7_N20  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|decode:u_decode_0|WideOr10~2                                                 ; LCCOMB_X11_Y4_N14  ; 37      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|div:u_div_0|div_remain[11]~1                                                 ; LCCOMB_X2_Y7_N8    ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|div:u_div_0|div_result[4]~1                                                  ; LCCOMB_X5_Y1_N4    ; 63      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|div:u_div_0|dividend_r[15]~31                                                ; LCCOMB_X3_Y3_N8    ; 30      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|div:u_div_0|dividend_r[15]~33                                                ; LCCOMB_X5_Y6_N28   ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|div:u_div_0|divisor_r[0]~66                                                  ; LCCOMB_X2_Y7_N18   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|div:u_div_0|divisor_r[18]~68                                                 ; LCCOMB_X3_Y3_N14   ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|div:u_div_0|minuend[26]~1                                                    ; LCCOMB_X2_Y7_N28   ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|div:u_div_0|op_r[2]~1                                                        ; LCCOMB_X3_Y7_N30   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|div:u_div_0|result_o[23]~9                                                   ; LCCOMB_X5_Y1_N6    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|div:u_div_0|state.STATE_CALC                                                 ; FF_X2_Y7_N5        ; 109     ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|div:u_div_0|state.STATE_START                                                ; FF_X2_Y3_N27       ; 104     ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_four_o                                       ; LCCOMB_X25_Y5_N4   ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_four_o~1                                     ; LCCOMB_X25_Y5_N24  ; 1       ; Latch enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]~4                                      ; LCCOMB_X25_Y5_N16  ; 32      ; Latch enable              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[26]~134                                            ; LCCOMB_X13_Y2_N14  ; 4       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]~36                                             ; LCCOMB_X13_Y2_N10  ; 8       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[1]~1                                            ; LCCOMB_X26_Y5_N8   ; 214     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o~32                                                 ; LCCOMB_X26_Y5_N14  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|if_de:u_if_de_0|flow_flag~14                                                 ; LCCOMB_X18_Y8_N22  ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_src_sel_o~2                                              ; LCCOMB_X18_Y8_N6   ; 140     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[17]~35                                                 ; LCCOMB_X17_Y6_N30  ; 15      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|imm_o[29]~68                                                 ; LCCOMB_X18_Y7_N10  ; 12      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|if_wb:u_if_wb_0|pc_adder_o[25]~37                                            ; LCCOMB_X25_Y5_N30  ; 147     ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[1]~94                                            ; LCCOMB_X9_Y5_N26   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[22]~34                                           ; LCCOMB_X10_Y6_N24  ; 34      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[22]~35                                           ; LCCOMB_X25_Y5_N0   ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[10][31]~21                                  ; LCCOMB_X25_Y21_N16 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[11][31]~25                                  ; LCCOMB_X24_Y20_N28 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[12][31]~46                                  ; LCCOMB_X24_Y20_N10 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[13][31]~44                                  ; LCCOMB_X24_Y20_N24 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[14][31]~42                                  ; LCCOMB_X25_Y21_N30 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[15][31]~48                                  ; LCCOMB_X25_Y22_N18 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[16][31]~69                                  ; LCCOMB_X26_Y16_N26 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[17][31]~58                                  ; LCCOMB_X26_Y23_N8  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[18][31]~64                                  ; LCCOMB_X26_Y23_N30 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[19][31]~77                                  ; LCCOMB_X25_Y23_N2  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[1][31]~38                                   ; LCCOMB_X25_Y23_N20 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[20][31]~67                                  ; LCCOMB_X26_Y23_N4  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[21][31]~55                                  ; LCCOMB_X25_Y23_N8  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[22][31]~62                                  ; LCCOMB_X25_Y23_N12 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[23][31]~75                                  ; LCCOMB_X26_Y23_N0  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[24][31]~68                                  ; LCCOMB_X25_Y21_N8  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[25][31]~52                                  ; LCCOMB_X25_Y20_N24 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[26][31]~63                                  ; LCCOMB_X25_Y21_N14 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[27][31]~73                                  ; LCCOMB_X25_Y22_N22 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[28][31]~71                                  ; LCCOMB_X26_Y16_N16 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[29][31]~61                                  ; LCCOMB_X25_Y20_N2  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[2][31]~40                                   ; LCCOMB_X24_Y20_N18 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[30][31]~66                                  ; LCCOMB_X25_Y21_N18 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[31][31]~79                                  ; LCCOMB_X25_Y22_N8  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[3][31]~36                                   ; LCCOMB_X25_Y23_N24 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[4][31]~32                                   ; LCCOMB_X24_Y23_N6  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[5][31]~30                                   ; LCCOMB_X25_Y23_N16 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[6][31]~111                                  ; LCCOMB_X24_Y23_N18 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[7][31]~34                                   ; LCCOMB_X25_Y23_N4  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[8][31]~23                                   ; LCCOMB_X25_Y21_N28 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rooth:u_rooth_0|regs_file:u_regs_file_0|register[9][31]~18                                   ; LCCOMB_X24_Y20_N0  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                        ; LCCOMB_X10_Y7_N28  ; 502     ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                        ; LCCOMB_X10_Y7_N28  ; 640     ; Async. clear              ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE                  ; FF_X2_Y11_N29      ; 2       ; Latch enable              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_RSD_WRAM              ; FF_X14_Y22_N5      ; 66      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|data_b[15]~1                           ; LCCOMB_X11_Y23_N8  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|ena                                    ; LCCOMB_X14_Y22_N10 ; 17      ; Read enable               ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|enb                                    ; LCCOMB_X14_Y22_N0  ; 17      ; Read enable               ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|rd_sec_addr[14]~2                      ; LCCOMB_X5_Y23_N18  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|sec_num_cnt[8]~1                       ; LCCOMB_X11_Y23_N4  ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|wren_b                                 ; FF_X11_Y23_N15     ; 17      ; Write enable              ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]~2       ; LCCOMB_X4_Y22_N2   ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle      ; FF_X4_Y22_N15      ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0 ; FF_X4_Y22_N29      ; 23      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                ; FF_X2_Y11_N1       ; 102     ; Clock                     ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en           ; FF_X3_Y20_N17      ; 18      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]~18      ; LCCOMB_X4_Y22_N6   ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data~0             ; LCCOMB_X2_Y21_N24  ; 54      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                 ; FF_X3_Y21_N17      ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|always2~0              ; LCCOMB_X12_Y23_N2  ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[5]~4       ; LCCOMB_X7_Y23_N24  ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]~0            ; LCCOMB_X8_Y23_N12  ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3]~0       ; LCCOMB_X7_Y23_N0   ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[8]~1       ; LCCOMB_X13_Y23_N4  ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_en_t                ; FF_X12_Y23_N23     ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; soc_rst_n~0                                                                                  ; LCCOMB_X14_Y22_N12 ; 297     ; Async. clear              ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; spi:u_spi_O|bit_index[1]~4                                                                   ; LCCOMB_X1_Y8_N18   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spi:u_spi_O|rdata[5]~2                                                                       ; LCCOMB_X2_Y8_N24   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spi:u_spi_O|spi_clk_edge_cnt[3]~10                                                           ; LCCOMB_X3_Y8_N26   ; 5       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; spi:u_spi_O|spi_clk_edge_cnt[3]~11                                                           ; LCCOMB_X1_Y8_N12   ; 14      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; spi:u_spi_O|spi_ctrl[20]~62                                                                  ; LCCOMB_X4_Y8_N0    ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spi:u_spi_O|spi_data[10]~4                                                                   ; LCCOMB_X4_Y8_N18   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; timer:timer_0|timer_count[24]~40                                                             ; LCCOMB_X7_Y9_N4    ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; timer:timer_0|timer_ctrl[0]~13                                                               ; LCCOMB_X7_Y9_N28   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; timer:timer_0|timer_ctrl[7]~3                                                                ; LCCOMB_X11_Y10_N16 ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; timer:timer_0|timer_value[4]~2                                                               ; LCCOMB_X11_Y10_N10 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; uart:uart_0|bit_cnt[2]~1                                                                     ; LCCOMB_X1_Y11_N24  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; uart:uart_0|cycle_cnt[4]~20                                                                  ; LCCOMB_X5_Y17_N26  ; 16      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; uart:uart_0|cycle_cnt[4]~21                                                                  ; LCCOMB_X1_Y11_N2   ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; uart:uart_0|rx_clk_edge_cnt[2]~2                                                             ; LCCOMB_X9_Y21_N8   ; 20      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; uart:uart_0|state.S_IDLE                                                                     ; FF_X1_Y11_N23      ; 15      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; uart:uart_0|state~14                                                                         ; LCCOMB_X1_Y11_N26  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; uart:uart_0|tx_data[7]~0                                                                     ; LCCOMB_X1_Y11_N18  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; uart:uart_0|uart_baud[21]~19                                                                 ; LCCOMB_X12_Y14_N28 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; uart:uart_0|uart_ctrl[2]~46                                                                  ; LCCOMB_X12_Y14_N12 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; uart:uart_0|uart_rx[2]~1                                                                     ; LCCOMB_X12_Y14_N0  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 2979    ; 258                                  ; Global Clock         ; GCLK3            ; --                        ;
; clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 41      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1              ; 205     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3~3                                             ; LCCOMB_X17_Y8_N12  ; 64      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]~4                                     ; LCCOMB_X25_Y5_N16  ; 32      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; rst_n                                                                                       ; LCCOMB_X10_Y7_N28  ; 640     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE                 ; FF_X2_Y11_N29      ; 2       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk               ; FF_X2_Y11_N1       ; 102     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; soc_rst_n~0                                                                                 ; LCCOMB_X14_Y22_N12 ; 297     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+---------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-------+-------------------------+
; Name  ; Fan-Out                 ;
+-------+-------------------------+
; rst_n ; 501                     ;
+-------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 16   ; None ; M9K_X27_Y6_N0, M9K_X15_Y12_N0, M9K_X15_Y5_N0, M9K_X27_Y7_N0, M9K_X27_Y11_N0, M9K_X27_Y12_N0, M9K_X15_Y7_N0, M9K_X15_Y9_N0, M9K_X27_Y9_N0, M9K_X15_Y10_N0, M9K_X27_Y8_N0, M9K_X15_Y8_N0, M9K_X15_Y6_N0, M9K_X15_Y11_N0, M9K_X27_Y10_N0, M9K_X15_Y4_N0           ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 4096         ; 32           ; 8192         ; 16           ; yes                    ; yes                     ; yes                    ; yes                     ; 131072 ; 4096                        ; 32                          ; 8192                        ; 16                          ; 131072              ; 16   ; None ; M9K_X27_Y16_N0, M9K_X27_Y18_N0, M9K_X27_Y19_N0, M9K_X27_Y17_N0, M9K_X15_Y14_N0, M9K_X15_Y17_N0, M9K_X15_Y19_N0, M9K_X27_Y15_N0, M9K_X15_Y15_N0, M9K_X27_Y14_N0, M9K_X15_Y20_N0, M9K_X15_Y16_N0, M9K_X15_Y21_N0, M9K_X15_Y18_N0, M9K_X27_Y13_N0, M9K_X15_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 4           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 8           ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                      ; Mode                       ; Location          ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y1_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7 ;                            ; DSPMULT_X20_Y1_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y3_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5 ;                            ; DSPMULT_X20_Y3_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y2_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3 ;                            ; DSPMULT_X20_Y2_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0|mult_7dt:auto_generated|w513w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y4_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    rooth:u_rooth_0|alu_core:u_alu_core_0|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y4_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 17,504 / 32,401 ( 54 % ) ;
; C16 interconnects     ; 454 / 1,326 ( 34 % )     ;
; C4 interconnects      ; 14,439 / 21,816 ( 66 % ) ;
; Direct links          ; 1,771 / 32,401 ( 5 % )   ;
; Global clocks         ; 9 / 10 ( 90 % )          ;
; Local interconnects   ; 5,023 / 10,320 ( 49 % )  ;
; R24 interconnects     ; 529 / 1,289 ( 41 % )     ;
; R4 interconnects      ; 19,253 / 28,186 ( 68 % ) ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.79) ; Number of LABs  (Total = 630) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 0                             ;
; 2                                           ; 5                             ;
; 3                                           ; 0                             ;
; 4                                           ; 5                             ;
; 5                                           ; 9                             ;
; 6                                           ; 3                             ;
; 7                                           ; 7                             ;
; 8                                           ; 4                             ;
; 9                                           ; 6                             ;
; 10                                          ; 5                             ;
; 11                                          ; 13                            ;
; 12                                          ; 19                            ;
; 13                                          ; 27                            ;
; 14                                          ; 27                            ;
; 15                                          ; 63                            ;
; 16                                          ; 437                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.89) ; Number of LABs  (Total = 630) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 129                           ;
; 1 Clock                            ; 513                           ;
; 1 Clock enable                     ; 155                           ;
; 1 Sync. clear                      ; 58                            ;
; 1 Sync. load                       ; 20                            ;
; 2 Clock enables                    ; 304                           ;
; 2 Clocks                           ; 14                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.06) ; Number of LABs  (Total = 630) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 4                             ;
; 1                                            ; 3                             ;
; 2                                            ; 5                             ;
; 3                                            ; 1                             ;
; 4                                            ; 0                             ;
; 5                                            ; 2                             ;
; 6                                            ; 6                             ;
; 7                                            ; 2                             ;
; 8                                            ; 4                             ;
; 9                                            ; 6                             ;
; 10                                           ; 6                             ;
; 11                                           ; 7                             ;
; 12                                           ; 9                             ;
; 13                                           ; 7                             ;
; 14                                           ; 12                            ;
; 15                                           ; 28                            ;
; 16                                           ; 68                            ;
; 17                                           ; 46                            ;
; 18                                           ; 38                            ;
; 19                                           ; 44                            ;
; 20                                           ; 44                            ;
; 21                                           ; 34                            ;
; 22                                           ; 50                            ;
; 23                                           ; 24                            ;
; 24                                           ; 40                            ;
; 25                                           ; 18                            ;
; 26                                           ; 28                            ;
; 27                                           ; 18                            ;
; 28                                           ; 21                            ;
; 29                                           ; 9                             ;
; 30                                           ; 12                            ;
; 31                                           ; 8                             ;
; 32                                           ; 26                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 11.03) ; Number of LABs  (Total = 630) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 4                             ;
; 1                                                ; 9                             ;
; 2                                                ; 11                            ;
; 3                                                ; 9                             ;
; 4                                                ; 25                            ;
; 5                                                ; 21                            ;
; 6                                                ; 29                            ;
; 7                                                ; 46                            ;
; 8                                                ; 57                            ;
; 9                                                ; 55                            ;
; 10                                               ; 55                            ;
; 11                                               ; 49                            ;
; 12                                               ; 45                            ;
; 13                                               ; 25                            ;
; 14                                               ; 31                            ;
; 15                                               ; 34                            ;
; 16                                               ; 61                            ;
; 17                                               ; 11                            ;
; 18                                               ; 9                             ;
; 19                                               ; 7                             ;
; 20                                               ; 6                             ;
; 21                                               ; 5                             ;
; 22                                               ; 7                             ;
; 23                                               ; 6                             ;
; 24                                               ; 4                             ;
; 25                                               ; 1                             ;
; 26                                               ; 0                             ;
; 27                                               ; 1                             ;
; 28                                               ; 1                             ;
; 29                                               ; 0                             ;
; 30                                               ; 1                             ;
; 31                                               ; 0                             ;
; 32                                               ; 5                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 24.86) ; Number of LABs  (Total = 630) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 6                             ;
; 4                                            ; 5                             ;
; 5                                            ; 6                             ;
; 6                                            ; 6                             ;
; 7                                            ; 5                             ;
; 8                                            ; 9                             ;
; 9                                            ; 2                             ;
; 10                                           ; 6                             ;
; 11                                           ; 5                             ;
; 12                                           ; 7                             ;
; 13                                           ; 11                            ;
; 14                                           ; 5                             ;
; 15                                           ; 13                            ;
; 16                                           ; 20                            ;
; 17                                           ; 20                            ;
; 18                                           ; 18                            ;
; 19                                           ; 23                            ;
; 20                                           ; 27                            ;
; 21                                           ; 23                            ;
; 22                                           ; 23                            ;
; 23                                           ; 26                            ;
; 24                                           ; 20                            ;
; 25                                           ; 21                            ;
; 26                                           ; 22                            ;
; 27                                           ; 18                            ;
; 28                                           ; 15                            ;
; 29                                           ; 26                            ;
; 30                                           ; 31                            ;
; 31                                           ; 23                            ;
; 32                                           ; 33                            ;
; 33                                           ; 30                            ;
; 34                                           ; 28                            ;
; 35                                           ; 31                            ;
; 36                                           ; 26                            ;
; 37                                           ; 35                            ;
; 38                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 35        ; 0            ; 35        ; 0            ; 0            ; 35        ; 35        ; 0            ; 35        ; 35        ; 0            ; 25           ; 0            ; 0            ; 26           ; 0            ; 25           ; 26           ; 0            ; 0            ; 0            ; 25           ; 0            ; 0            ; 0            ; 0            ; 0            ; 35        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 35           ; 0         ; 35           ; 35           ; 0         ; 0         ; 35           ; 0         ; 0         ; 35           ; 10           ; 35           ; 35           ; 9            ; 35           ; 10           ; 9            ; 35           ; 35           ; 35           ; 10           ; 35           ; 35           ; 35           ; 35           ; 35           ; 0         ; 35           ; 35           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; uart_tx_pin        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_mosi           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_ss             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; jtag_TDO           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_clk             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_cs              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_mosi            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_ctrl           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; halted_ind         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; gpio[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; refer_rst_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; soc_rst_key_n      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; jtag_TCK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; refer_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; jtag_TDI           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; jtag_TMS           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; spi_miso           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rx_pin        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_miso            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                           ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
; Source Clock(s)                                          ; Destination Clock(s)                                     ; Delay Added in ns ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.0               ;
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk                                                ; 1.4               ;
+----------------------------------------------------------+----------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                    ; Destination Register                                                                                                                                                       ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; uart:uart_0|uart_baud[11]                                                                                                                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[11]                                                                                                     ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                                                                                               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; spi:u_spi_O|spi_data[11]                                                                                                                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; gpio:gpio_0|gpio_data[11]                                                                                                                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; timer:timer_0|timer_ctrl[11]                                                                                                                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; timer:timer_0|timer_value[11]                                                                                                                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; spi:u_spi_O|spi_ctrl[11]                                                                                                                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; timer:timer_0|timer_count[11]                                                                                                                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]                                                                                               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]                                                                                               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|q_b[11]                                                         ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|q_a[11] ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[11]                                                                                             ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; gpio:gpio_0|gpio_ctrl[11]                                                                                                                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[7]                                                                                                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                                                                                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                                                                                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                                                                                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                                                                                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                                                                                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                                                                                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[6]                                                                                                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[1]                                                                                               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[2]                                                                                               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]                                                                                               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[4]                                                                                                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[5]                                                                                               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[6]                                                                                                     ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[7]                                                                                                     ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[1]                                                                                                     ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[2]                                                                                                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[3]                                                                                                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[28]                                                                                                    ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                                                                                                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                                                                                                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                                                                                                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[28]                                                                                              ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                                                                                                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[30]                                                                                              ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[0]                                                                                               ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[0]                                                                                                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[1]                                                                                                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[14]                                                                                                         ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]                                                                                              ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[3]                                                                                                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; uart:uart_0|uart_ctrl[11]                                                                                                                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[12]                                                                                                         ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[13]                                                                                                         ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[5]                                                                                                     ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                                                                                                    ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[0]                                                                                                     ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[3]                                                                                                     ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[4]                                                                                                     ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[2]                                                                                                     ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[5]                                                                                                       ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|inv_access_mem_hold_o                                                                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                                                                                                    ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                                                                                          ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]                                                                                                    ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[39]                                                                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38]                                                                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37]                                                                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36]                                                                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35]                                                                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34]                                                                           ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[31]                                                                                              ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]                                                                            ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[1]                                                                            ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|need_resp                                                                                                    ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy                                                                                ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                                                                                                    ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[1]                                                                                                    ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; refer_rst_n                                                                                                                                        ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; soc_rst_key_n                                                                                                                                      ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.555             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[23]                                                                                             ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a7~porta_datain_reg0  ; 0.290             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[10]                                                                                             ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a10~porta_datain_reg0 ; 0.254             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[4]                                                                                              ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0                                                          ; 0.253             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[14]                                                                                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0                                                         ; 0.228             ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[4]                                                                                                          ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                                                                                                                  ; 0.179             ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_res_op_o[1]                                                                                                    ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[1]                                                                                                                            ; 0.179             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[24]                                                                                             ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a8~porta_datain_reg0  ; 0.146             ;
; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[29]                                                                                             ; sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|inst_mem:u_inst_mem_0|altsyncram:altsyncram_component|altsyncram_fgh2:auto_generated|ram_block1a13~porta_datain_reg0 ; 0.140             ;
; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[27]                                                                                                     ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[27]                                                                                                                             ; 0.132             ;
; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]                                                                                                     ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[15]                                                                                                                             ; 0.131             ;
; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]                                                                                                     ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[24]                                                                                                                             ; 0.131             ;
; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]                                                                                                     ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[14]                                                                                                                             ; 0.131             ;
; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]                                                                                                     ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[16]                                                                                                                             ; 0.131             ;
; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]                                                                                                     ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[23]                                                                                                                             ; 0.131             ;
; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]                                                                                                      ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[7]                                                                                                                              ; 0.131             ;
; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[8]                                                                                                      ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[8]                                                                                                                              ; 0.131             ;
; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]                                                                                                      ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[9]                                                                                                                              ; 0.131             ;
; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[12]                                                                                                     ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[12]                                                                                                                             ; 0.131             ;
; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[28]                                                                                                     ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[28]                                                                                                                             ; 0.131             ;
; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[2]                                                                                                      ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[2]                                                                                                                              ; 0.131             ;
; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]                                                                                                     ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[19]                                                                                                                             ; 0.075             ;
; rooth:u_rooth_0|if_as:u_if_as_0|pc_adder_o[13]                                                                                                     ; rooth:u_rooth_0|if_wb:u_if_wb_0|pc_adder_o[13]                                                                                                                             ; 0.074             ;
; rooth:u_rooth_0|if_as:u_if_as_0|pc_adder_o[14]                                                                                                     ; rooth:u_rooth_0|if_wb:u_if_wb_0|pc_adder_o[14]                                                                                                                             ; 0.074             ;
; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[28]                                                                                                         ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[28]                                                                                                                                 ; 0.073             ;
; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[20]                                                                                                         ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[20]                                                                                                                                 ; 0.073             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "rooth"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: D:/rooth-fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[0] port File: D:/rooth-fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 180 degrees (5000 ps) for clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[1] port File: D:/rooth-fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v Line: 45
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[2] port File: D:/rooth-fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v Line: 45
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 133 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'rooth.sdc'
Warning (332060): Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req is being clocked by jtag_TCK
Warning (332060): Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[28] is being clocked by refer_rst_n
Warning (332060): Node: rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[32] is being clocked by rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]
Warning (332060): Node: sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|next_state.SD_RSD_WRAM_3505 is being clocked by sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE
Warning (332060): Node: sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done is being clocked by sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk
Warning (332060): Node: rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[8] is being clocked by rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] was found on node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From refer_clk (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From refer_clk (Rise) to clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.000 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   20.000    refer_clk
Info (176353): Automatically promoted node clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: D:/rooth-fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1) File: D:/rooth-fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node clk_pll:clk_pll_inst|altpll:altpll_component|clk_pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1) File: D:/rooth-fpga/altera/EP4CE10F17C8/db/clk_pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk  File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_init.v Line: 54
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_clk~0 File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_ctrl_top.v Line: 18
        Info (176357): Destination node sd_boot_top:u_sd_boot_top|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk~0 File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_init.v Line: 54
Info (176353): Automatically promoted node rooth:u_rooth_0|alu_core:u_alu_core_0|WideOr3~3  File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/alu_core.v Line: 57
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[31]~4  File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/core/flow_ctrl.v Line: 59
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|current_state.SD_IDLE  File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 45
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|comb~0
        Info (176357): Destination node sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|ena File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 63
Info (176353): Automatically promoted node rst_n  File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 129
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node uart:uart_0|tx_reg File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/uart.v Line: 162
        Info (176357): Destination node spi:u_spi_O|spi_mosi File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v Line: 30
        Info (176357): Destination node spi:u_spi_O|spi_clk File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v Line: 35
        Info (176357): Destination node uart:uart_0|state.S_SEND_BYTE File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/uart.v Line: 46
        Info (176357): Destination node uart:uart_0|tx_data_valid File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/uart.v Line: 43
        Info (176357): Destination node spi:u_spi_O|en File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v Line: 60
        Info (176357): Destination node spi:u_spi_O|spi_clk_edge_level File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v Line: 62
        Info (176357): Destination node spi:u_spi_O|spi_data[7] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v Line: 193
        Info (176357): Destination node spi:u_spi_O|spi_data[6] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v Line: 193
        Info (176357): Destination node spi:u_spi_O|spi_data[2] File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/perips/spi.v Line: 193
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node soc_rst_n~0  File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/soc/rooth_soc.v Line: 136
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|ena File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 63
        Info (176357): Destination node sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|enb File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 62
        Info (176357): Destination node sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|next_state.SD_IDLE_3499 File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 101
        Info (176357): Destination node sd_boot_top:u_sd_boot_top|sd_boot_ctrl:u_sd_boot_ctrl|next_state.SD_RSD_WRAM_3505 File: D:/rooth-fpga/altera/EP4CE10F17C8/rtl/sd_boot/sd_boot_ctrl.v Line: 101
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:17
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 40% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 59% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (188005): Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the "Estimated Delay Added for Hold Timing" section in the Fitter report.
Info (170202): The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization.
Info (170194): Fitter routing operations ending: elapsed time is 00:02:16
Info (11888): Total time spent on timing analysis during the Fitter is 7.60 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Info (144001): Generated suppressed messages file D:/rooth-fpga/altera/EP4CE10F17C8/output_files/rooth.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 5868 megabytes
    Info: Processing ended: Mon Mar 13 23:32:30 2023
    Info: Elapsed time: 00:02:48
    Info: Total CPU time (on all processors): 00:02:44


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/rooth-fpga/altera/EP4CE10F17C8/output_files/rooth.fit.smsg.


