{"Source Block": ["hdl/projects/fmcomms2/mitx045/system_top.v@181:191@HdlIdDef", "\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n"], "Clone Blocks": [["hdl/projects/fmcomms2/mitx045/system_top.v@178:188", "  input           spi_miso;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n"], ["hdl/projects/fmcomms2/mitx045/system_top.v@183:193", "  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // assignments\n\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@206:216", "  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // default logic\n"], ["hdl/projects/fmcomms2/zed/system_top.v@212:222", "  wire    [ 1:0]  iic_mux_sda_i_s;\n  wire    [ 1:0]  iic_mux_sda_o_s;\n  wire            iic_mux_sda_t_s;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // internal logic\n"], ["hdl/projects/fmcomms2/mitx045/system_top.v@182:192", "  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // assignments\n"], ["hdl/projects/fmcomms2/mitx045/system_top.v@179:189", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@200:210", "  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n"], ["hdl/projects/fmcomms2/vc707/system_top.v@205:215", "  wire    [ 7:0]  spi_csn;\n  wire            spi_clk;\n  wire            spi_mosi;\n  wire            spi_miso;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n"], ["hdl/projects/fmcomms2/zed/system_top.v@213:223", "  wire    [ 1:0]  iic_mux_sda_o_s;\n  wire            iic_mux_sda_t_s;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // internal logic\n\n"], ["hdl/projects/fmcomms2/mitx045/system_top.v@184:194", "  wire    [63:0]  gpio_t;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n  // assignments\n\n  assign enable = (tdd_enable_s == 1'b1) ? enable_s : gpio_enable;\n"], ["hdl/projects/fmcomms2/zed/system_top.v@211:221", "  wire            iic_mux_scl_t_s;\n  wire    [ 1:0]  iic_mux_sda_i_s;\n  wire    [ 1:0]  iic_mux_sda_o_s;\n  wire            iic_mux_sda_t_s;\n\n  wire            tdd_enable_s;\n  wire            gpio_enable;\n  wire            gpio_txnrx;\n  wire            enable_s;\n  wire            txnrx_s;\n\n"]], "Diff Content": {"Delete": [[186, "  wire            tdd_enable_s;\n"]], "Add": []}}