// Seed: 4068089987
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  tri0 id_3;
  tri1 id_4 = 1;
  wire id_5;
  assign id_2 = 1'b0 & 1;
  module_2(
      id_4, id_4, id_5, id_4, id_4, id_2, id_1
  );
  wire id_6;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3
);
  wire id_5;
  wire id_6;
  module_0(
      id_5, id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  assign id_3 = 1;
  always begin
    @(id_3 or id_1) assert (1);
  end
endmodule
