// Seed: 1109756807
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  inout wand id_1;
  module_0 modCall_1 ();
  assign id_2[-1] = 1 ? -1 : id_1;
  assign id_1 = -1'b0;
endmodule
module module_2 (
    output wor id_0,
    output tri0 id_1,
    input tri id_2,
    output wand id_3,
    input tri1 id_4,
    input wor id_5
    , id_24, id_25,
    input tri0 id_6,
    input wand id_7
    , id_26,
    output wand id_8,
    input wire id_9,
    input wor id_10,
    input uwire id_11,
    input tri id_12,
    output supply1 id_13,
    input tri1 id_14,
    output supply1 id_15,
    input wand id_16,
    output tri1 id_17,
    output wand id_18,
    input tri0 id_19,
    input supply0 id_20,
    input tri0 id_21,
    output uwire id_22
);
  assign id_8  = 1;
  assign id_15 = -1;
  wire [-1 : 1] id_27;
  initial begin : LABEL_0
    #1;
  end
  xnor primCall (
      id_0,
      id_10,
      id_11,
      id_12,
      id_14,
      id_16,
      id_19,
      id_2,
      id_20,
      id_21,
      id_24,
      id_25,
      id_26,
      id_27,
      id_4,
      id_5,
      id_6,
      id_7,
      id_9
  );
  module_0 modCall_1 ();
endmodule
