
*** Running vivado
    with args -log design_1_auto_us_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_us_1.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_auto_us_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 347.336 ; gain = 137.457
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_top' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_axi_upsizer' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_w_upsizer' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_w_upsizer' (1#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_10_a_upsizer' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (2#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_a_upsizer' (3#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (4#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' (5#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' (5#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' (5#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' (5#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' (5#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (6#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' (7#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_axi_upsizer' (8#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_10_top' (9#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ipshared/4a86/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (10#1) [a:/PYNQ_Projects/ACP_try/ACP_try.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:02:16 ; elapsed = 00:02:24 . Memory (MB): peak = 464.539 ; gain = 254.660
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:16 ; elapsed = 00:02:24 . Memory (MB): peak = 464.539 ; gain = 254.660
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 707.379 ; gain = 0.043
Finished Constraint Validation : Time (s): cpu = 00:02:31 ; elapsed = 00:02:40 . Memory (MB): peak = 707.379 ; gain = 497.500
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:31 ; elapsed = 00:02:40 . Memory (MB): peak = 707.379 ; gain = 497.500
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:02:40 . Memory (MB): peak = 707.379 ; gain = 497.500
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:32 ; elapsed = 00:02:41 . Memory (MB): peak = 707.379 ; gain = 497.500
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:50 . Memory (MB): peak = 707.379 ; gain = 497.500
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:58 ; elapsed = 00:03:07 . Memory (MB): peak = 707.379 ; gain = 497.500
Finished Timing Optimization : Time (s): cpu = 00:02:59 ; elapsed = 00:03:09 . Memory (MB): peak = 707.379 ; gain = 497.500
Finished Technology Mapping : Time (s): cpu = 00:02:59 ; elapsed = 00:03:09 . Memory (MB): peak = 707.379 ; gain = 497.500
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:03:10 . Memory (MB): peak = 707.379 ; gain = 497.500
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:03:10 . Memory (MB): peak = 707.379 ; gain = 497.500
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:00 ; elapsed = 00:03:10 . Memory (MB): peak = 707.379 ; gain = 497.500
Finished Renaming Generated Ports : Time (s): cpu = 00:03:00 ; elapsed = 00:03:10 . Memory (MB): peak = 707.379 ; gain = 497.500
Finished Handling Custom Attributes : Time (s): cpu = 00:03:01 ; elapsed = 00:03:10 . Memory (MB): peak = 707.379 ; gain = 497.500
Finished Renaming Generated Nets : Time (s): cpu = 00:03:01 ; elapsed = 00:03:10 . Memory (MB): peak = 707.379 ; gain = 497.500

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     5|
|2     |LUT2    |    18|
|3     |LUT3    |    15|
|4     |LUT4    |    89|
|5     |LUT5    |    65|
|6     |LUT6    |    85|
|7     |SRLC32E |    28|
|8     |FDRE    |   263|
|9     |FDSE    |     2|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:01 ; elapsed = 00:03:10 . Memory (MB): peak = 707.379 ; gain = 497.500
synth_design: Time (s): cpu = 00:02:55 ; elapsed = 00:03:02 . Memory (MB): peak = 709.559 ; gain = 449.816
