#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 23 16:41:52 2022
# Process ID: 13433
# Current directory: /scratch/smr3765/labs
# Command line: vivado
# Log file: /scratch/smr3765/labs/vivado.log
# Journal file: /scratch/smr3765/labs/vivado.jou
# Running On: hp6g4-inf-21.ictp.it, OS: Linux, CPU Frequency: 4297.698 MHz, CPU Physical cores: 6, Host memory: 16583 MB
#-----------------------------------------------------------
WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /scratch/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/smr3765/labs/lab_ComBlock/core-comblock'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scratch/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [BD 41-1662] The design 'ComBlock.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/synth/ComBlock.vhd
VHDL Output written to : /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/sim/ComBlock.vhd
VHDL Output written to : /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/hdl/ComBlock_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'ComBlock_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'ComBlock_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block comblock_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
WARNING: [IP_Flow 19-5160] IP 'ComBlock_xlconstant_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-5160] IP 'ComBlock_xlconstant_1_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_1 .
WARNING: [IP_Flow 19-5160] IP 'ComBlock_axi_smc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'bd_c6c5_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ip/ComBlock_axi_smc_0/bd_0/hw_handoff/ComBlock_axi_smc_0.hwh
Generated Hardware Definition File /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/ip/ComBlock_axi_smc_0/bd_0/synth/ComBlock_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
Exporting to file /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/hw_handoff/ComBlock.hwh
Generated Hardware Definition File /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.gen/sources_1/bd/ComBlock/synth/ComBlock.hwdef
[Wed Nov 23 16:43:25 2022] Launched ComBlock_processing_system7_0_0_synth_1, ComBlock_comblock_0_0_synth_1, ComBlock_c_counter_binary_0_0_synth_1, ComBlock_c_counter_binary_1_0_synth_1, ComBlock_axi_smc_0_synth_1, ComBlock_rst_ps7_0_100M_0_synth_1, synth_1...
Run output will be captured here:
ComBlock_processing_system7_0_0_synth_1: /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.runs/ComBlock_processing_system7_0_0_synth_1/runme.log
ComBlock_comblock_0_0_synth_1: /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.runs/ComBlock_comblock_0_0_synth_1/runme.log
ComBlock_c_counter_binary_0_0_synth_1: /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.runs/ComBlock_c_counter_binary_0_0_synth_1/runme.log
ComBlock_c_counter_binary_1_0_synth_1: /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.runs/ComBlock_c_counter_binary_1_0_synth_1/runme.log
ComBlock_axi_smc_0_synth_1: /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.runs/ComBlock_axi_smc_0_synth_1/runme.log
ComBlock_rst_ps7_0_100M_0_synth_1: /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.runs/ComBlock_rst_ps7_0_100M_0_synth_1/runme.log
synth_1: /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.runs/synth_1/runme.log
[Wed Nov 23 16:43:26 2022] Launched impl_1...
Run output will be captured here: /scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 7979.008 ; gain = 181.090 ; free physical = 4406 ; free virtual = 18667
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 7979.008 ; gain = 0.000 ; free physical = 8455 ; free virtual = 18987
INFO: [Netlist 29-17] Analyzing 120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 8255.848 ; gain = 0.000 ; free physical = 7868 ; free virtual = 18400
Restored from archive | CPU: 0.360000 secs | Memory: 8.907249 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 8255.848 ; gain = 0.000 ; free physical = 7868 ; free virtual = 18400
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8255.848 ; gain = 0.000 ; free physical = 7871 ; free virtual = 18404
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 71 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 8483.191 ; gain = 504.184 ; free physical = 7757 ; free virtual = 18295
write_hw_platform -fixed -include_bit -force -file /scratch/smr3765/labs/lab_ComBlock/ComBlock_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /scratch/smr3765/labs/lab_ComBlock/ComBlock_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /scratch/smr3765/labs/lab_ComBlock/ComBlock_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/scratch/Xilinx/Vivado/2022.1/data/embeddedsw) loading 1 seconds
open_bd_design {/scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.srcs/sources_1/bd/ComBlock/ComBlock.bd}
Reading block design file </scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.srcs/sources_1/bd/ComBlock/ComBlock.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- www.ictp.it:user:comblock:2.0 - comblock_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <ComBlock> from block design file </scratch/smr3765/labs/lab_ComBlock/lab_ComBlock.srcs/sources_1/bd/ComBlock/ComBlock.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 18:20:56 2022...
