{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 18:24:20 2015 " "Info: Processing started: Tue Dec 22 18:24:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2Download -c Lab2Download --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2Download -c Lab2Download --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "slowClock:clockOut\|outX\[0\] " "Info: Detected ripple clock \"slowClock:clockOut\|outX\[0\]\" as buffer" {  } { { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "slowClock:clockOut\|outX\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register Lab2:showReselt\|controlUnit:CU\|state\[0\] register Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[4\] 140.41 MHz 7.122 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 140.41 MHz between source register \"Lab2:showReselt\|controlUnit:CU\|state\[0\]\" and destination register \"Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[4\]\" (period= 7.122 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.880 ns + Longest register register " "Info: + Longest register to register delay is 6.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Lab2:showReselt\|controlUnit:CU\|state\[0\] 1 REG LCFF_X26_Y16_N17 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y16_N17; Fanout = 15; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.545 ns) 0.939 ns Lab2:showReselt\|controlUnit:CU\|Meminst~0 2 COMB LCCOMB_X26_Y16_N12 7 " "Info: 2: + IC(0.394 ns) + CELL(0.545 ns) = 0.939 ns; Loc. = LCCOMB_X26_Y16_N12; Fanout = 7; COMB Node = 'Lab2:showReselt\|controlUnit:CU\|Meminst~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { Lab2:showReselt|controlUnit:CU|state[0] Lab2:showReselt|controlUnit:CU|Meminst~0 } "NODE_NAME" } } { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.178 ns) 1.455 ns Lab2:showReselt\|dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[4\]~2 3 COMB LCCOMB_X26_Y16_N24 67 " "Info: 3: + IC(0.338 ns) + CELL(0.178 ns) = 1.455 ns; Loc. = LCCOMB_X26_Y16_N24; Fanout = 67; COMB Node = 'Lab2:showReselt\|dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[4\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { Lab2:showReselt|controlUnit:CU|Meminst~0 Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[4]~2 } "NODE_NAME" } } { "../dataPath/multiplexer.v" "" { Text "../dataPath/multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.491 ns) 3.022 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux3~2 4 COMB LCCOMB_X26_Y17_N12 1 " "Info: 4: + IC(1.076 ns) + CELL(0.491 ns) = 3.022 ns; Loc. = LCCOMB_X26_Y17_N12; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux3~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[4]~2 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~2 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.178 ns) 3.757 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux3~3 5 COMB LCCOMB_X27_Y17_N16 1 " "Info: 5: + IC(0.557 ns) + CELL(0.178 ns) = 3.757 ns; Loc. = LCCOMB_X27_Y17_N16; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux3~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~2 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~3 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.545 ns) 5.137 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux3~6 6 COMB LCCOMB_X30_Y16_N2 1 " "Info: 6: + IC(0.835 ns) + CELL(0.545 ns) = 5.137 ns; Loc. = LCCOMB_X30_Y16_N2; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux3~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~3 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~6 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.178 ns) 6.172 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux3~9 7 COMB LCCOMB_X30_Y18_N4 1 " "Info: 7: + IC(0.857 ns) + CELL(0.178 ns) = 6.172 ns; Loc. = LCCOMB_X30_Y18_N4; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux3~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~6 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~9 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.319 ns) 6.784 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux3~20 8 COMB LCCOMB_X30_Y18_N8 1 " "Info: 8: + IC(0.293 ns) + CELL(0.319 ns) = 6.784 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux3~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~9 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~20 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.880 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[4\] 9 REG LCFF_X30_Y18_N9 3 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 6.880 ns; Loc. = LCFF_X30_Y18_N9; Fanout = 3; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~20 Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.530 ns ( 36.77 % ) " "Info: Total cell delay = 2.530 ns ( 36.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.350 ns ( 63.23 % ) " "Info: Total interconnect delay = 4.350 ns ( 63.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.880 ns" { Lab2:showReselt|controlUnit:CU|state[0] Lab2:showReselt|controlUnit:CU|Meminst~0 Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[4]~2 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~2 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~3 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~6 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~9 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~20 Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.880 ns" { Lab2:showReselt|controlUnit:CU|state[0] {} Lab2:showReselt|controlUnit:CU|Meminst~0 {} Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[4]~2 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~2 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~3 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~6 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~9 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~20 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4] {} } { 0.000ns 0.394ns 0.338ns 1.076ns 0.557ns 0.835ns 0.857ns 0.293ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.491ns 0.178ns 0.545ns 0.178ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.580 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.879 ns) 3.134 ns slowClock:clockOut\|outX\[0\] 2 REG LCFF_X21_Y10_N1 2 " "Info: 2: + IC(1.229 ns) + CELL(0.879 ns) = 3.134 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 2; REG Node = 'slowClock:clockOut\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { CLOCK_50 slowClock:clockOut|outX[0] } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 5.002 ns slowClock:clockOut\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G6 289 " "Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 5.002 ns; Loc. = CLKCTRL_G6; Fanout = 289; COMB Node = 'slowClock:clockOut\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.602 ns) 6.580 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[4\] 4 REG LCFF_X30_Y18_N9 3 " "Info: 4: + IC(0.976 ns) + CELL(0.602 ns) = 6.580 ns; Loc. = LCFF_X30_Y18_N9; Fanout = 3; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.10 % ) " "Info: Total cell delay = 2.507 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.073 ns ( 61.90 % ) " "Info: Total interconnect delay = 4.073 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.580 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.580 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4] {} } { 0.000ns 0.000ns 1.229ns 1.868ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.583 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.879 ns) 3.134 ns slowClock:clockOut\|outX\[0\] 2 REG LCFF_X21_Y10_N1 2 " "Info: 2: + IC(1.229 ns) + CELL(0.879 ns) = 3.134 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 2; REG Node = 'slowClock:clockOut\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { CLOCK_50 slowClock:clockOut|outX[0] } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 5.002 ns slowClock:clockOut\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G6 289 " "Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 5.002 ns; Loc. = CLKCTRL_G6; Fanout = 289; COMB Node = 'slowClock:clockOut\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 6.583 ns Lab2:showReselt\|controlUnit:CU\|state\[0\] 4 REG LCFF_X26_Y16_N17 15 " "Info: 4: + IC(0.979 ns) + CELL(0.602 ns) = 6.583 ns; Loc. = LCFF_X26_Y16_N17; Fanout = 15; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.08 % ) " "Info: Total cell delay = 2.507 ns ( 38.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.076 ns ( 61.92 % ) " "Info: Total interconnect delay = 4.076 ns ( 61.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.583 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.583 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state[0] {} } { 0.000ns 0.000ns 1.229ns 1.868ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.580 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.580 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4] {} } { 0.000ns 0.000ns 1.229ns 1.868ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.583 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.583 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state[0] {} } { 0.000ns 0.000ns 1.229ns 1.868ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.880 ns" { Lab2:showReselt|controlUnit:CU|state[0] Lab2:showReselt|controlUnit:CU|Meminst~0 Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[4]~2 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~2 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~3 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~6 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~9 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~20 Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.880 ns" { Lab2:showReselt|controlUnit:CU|state[0] {} Lab2:showReselt|controlUnit:CU|Meminst~0 {} Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[4]~2 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~2 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~3 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~6 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~9 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux3~20 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4] {} } { 0.000ns 0.394ns 0.338ns 1.076ns 0.557ns 0.835ns 0.857ns 0.293ns 0.000ns } { 0.000ns 0.545ns 0.178ns 0.491ns 0.178ns 0.545ns 0.178ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.580 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.580 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[4] {} } { 0.000ns 0.000ns 1.229ns 1.868ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.583 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.583 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state[0] {} } { 0.000ns 0.000ns 1.229ns 1.868ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[11\]\[2\] KEY\[1\] CLOCK_50 4.628 ns register " "Info: tsu for register \"Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[11\]\[2\]\" (data pin = \"KEY\[1\]\", clock pin = \"CLOCK_50\") is 4.628 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.254 ns + Longest pin register " "Info: + Longest pin to register delay is 11.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 PIN PIN_R21 49 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 49; PIN Node = 'KEY\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.662 ns) + CELL(0.513 ns) 9.039 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[11\]\[7\]~29 2 COMB LCCOMB_X31_Y18_N6 8 " "Info: 2: + IC(7.662 ns) + CELL(0.513 ns) = 9.039 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 8; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[11\]\[7\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.175 ns" { KEY[1] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][7]~29 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.758 ns) 11.254 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[11\]\[2\] 3 REG LCFF_X25_Y15_N11 1 " "Info: 3: + IC(1.457 ns) + CELL(0.758 ns) = 11.254 ns; Loc. = LCFF_X25_Y15_N11; Fanout = 1; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[11\]\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.215 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][7]~29 Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.135 ns ( 18.97 % ) " "Info: Total cell delay = 2.135 ns ( 18.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.119 ns ( 81.03 % ) " "Info: Total interconnect delay = 9.119 ns ( 81.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.254 ns" { KEY[1] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][7]~29 Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.254 ns" { KEY[1] {} KEY[1]~combout {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][7]~29 {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] {} } { 0.000ns 0.000ns 7.662ns 1.457ns } { 0.000ns 0.864ns 0.513ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.588 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.588 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.879 ns) 3.134 ns slowClock:clockOut\|outX\[0\] 2 REG LCFF_X21_Y10_N1 2 " "Info: 2: + IC(1.229 ns) + CELL(0.879 ns) = 3.134 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 2; REG Node = 'slowClock:clockOut\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { CLOCK_50 slowClock:clockOut|outX[0] } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 5.002 ns slowClock:clockOut\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G6 289 " "Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 5.002 ns; Loc. = CLKCTRL_G6; Fanout = 289; COMB Node = 'slowClock:clockOut\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 6.588 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[11\]\[2\] 4 REG LCFF_X25_Y15_N11 1 " "Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 6.588 ns; Loc. = LCFF_X25_Y15_N11; Fanout = 1; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[11\]\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.05 % ) " "Info: Total cell delay = 2.507 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.081 ns ( 61.95 % ) " "Info: Total interconnect delay = 4.081 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.588 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.588 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] {} } { 0.000ns 0.000ns 1.229ns 1.868ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.254 ns" { KEY[1] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][7]~29 Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.254 ns" { KEY[1] {} KEY[1]~combout {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][7]~29 {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] {} } { 0.000ns 0.000ns 7.662ns 1.457ns } { 0.000ns 0.864ns 0.513ns 0.758ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.588 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.588 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[11][2] {} } { 0.000ns 0.000ns 1.229ns 1.868ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[9\] Lab2:showReselt\|controlUnit:CU\|state\[1\] 14.998 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[9\]\" through register \"Lab2:showReselt\|controlUnit:CU\|state\[1\]\" is 14.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.583 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.879 ns) 3.134 ns slowClock:clockOut\|outX\[0\] 2 REG LCFF_X21_Y10_N1 2 " "Info: 2: + IC(1.229 ns) + CELL(0.879 ns) = 3.134 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 2; REG Node = 'slowClock:clockOut\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { CLOCK_50 slowClock:clockOut|outX[0] } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 5.002 ns slowClock:clockOut\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G6 289 " "Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 5.002 ns; Loc. = CLKCTRL_G6; Fanout = 289; COMB Node = 'slowClock:clockOut\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 6.583 ns Lab2:showReselt\|controlUnit:CU\|state\[1\] 4 REG LCFF_X26_Y16_N7 15 " "Info: 4: + IC(0.979 ns) + CELL(0.602 ns) = 6.583 ns; Loc. = LCFF_X26_Y16_N7; Fanout = 15; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[1] } "NODE_NAME" } } { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.08 % ) " "Info: Total cell delay = 2.507 ns ( 38.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.076 ns ( 61.92 % ) " "Info: Total interconnect delay = 4.076 ns ( 61.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.583 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.583 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state[1] {} } { 0.000ns 0.000ns 1.229ns 1.868ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.138 ns + Longest register pin " "Info: + Longest register to pin delay is 8.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Lab2:showReselt\|controlUnit:CU\|state\[1\] 1 REG LCFF_X26_Y16_N7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y16_N7; Fanout = 15; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lab2:showReselt|controlUnit:CU|state[1] } "NODE_NAME" } } { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.512 ns) 2.528 ns Lab2:showReselt\|controlUnit:CU\|Decoder0~0 2 COMB LCCOMB_X31_Y14_N24 1 " "Info: 2: + IC(2.016 ns) + CELL(0.512 ns) = 2.528 ns; Loc. = LCCOMB_X31_Y14_N24; Fanout = 1; COMB Node = 'Lab2:showReselt\|controlUnit:CU\|Decoder0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { Lab2:showReselt|controlUnit:CU|state[1] Lab2:showReselt|controlUnit:CU|Decoder0~0 } "NODE_NAME" } } { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.810 ns) 8.138 ns LEDR\[9\] 3 PIN PIN_R17 0 " "Info: 3: + IC(2.800 ns) + CELL(2.810 ns) = 8.138 ns; Loc. = PIN_R17; Fanout = 0; PIN Node = 'LEDR\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.610 ns" { Lab2:showReselt|controlUnit:CU|Decoder0~0 LEDR[9] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.322 ns ( 40.82 % ) " "Info: Total cell delay = 3.322 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.816 ns ( 59.18 % ) " "Info: Total interconnect delay = 4.816 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.138 ns" { Lab2:showReselt|controlUnit:CU|state[1] Lab2:showReselt|controlUnit:CU|Decoder0~0 LEDR[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.138 ns" { Lab2:showReselt|controlUnit:CU|state[1] {} Lab2:showReselt|controlUnit:CU|Decoder0~0 {} LEDR[9] {} } { 0.000ns 2.016ns 2.800ns } { 0.000ns 0.512ns 2.810ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.583 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.583 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state[1] {} } { 0.000ns 0.000ns 1.229ns 1.868ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.138 ns" { Lab2:showReselt|controlUnit:CU|state[1] Lab2:showReselt|controlUnit:CU|Decoder0~0 LEDR[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.138 ns" { Lab2:showReselt|controlUnit:CU|state[1] {} Lab2:showReselt|controlUnit:CU|Decoder0~0 {} LEDR[9] {} } { 0.000ns 2.016ns 2.800ns } { 0.000ns 0.512ns 2.810ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[4\] SW\[4\] CLOCK_50 4.046 ns register " "Info: th for register \"Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[4\]\" (data pin = \"SW\[4\]\", clock pin = \"CLOCK_50\") is 4.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.589 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.879 ns) 3.134 ns slowClock:clockOut\|outX\[0\] 2 REG LCFF_X21_Y10_N1 2 " "Info: 2: + IC(1.229 ns) + CELL(0.879 ns) = 3.134 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 2; REG Node = 'slowClock:clockOut\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { CLOCK_50 slowClock:clockOut|outX[0] } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 5.002 ns slowClock:clockOut\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G6 289 " "Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 5.002 ns; Loc. = CLKCTRL_G6; Fanout = 289; COMB Node = 'slowClock:clockOut\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 6.589 ns Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[4\] 4 REG LCFF_X31_Y15_N23 18 " "Info: 4: + IC(0.985 ns) + CELL(0.602 ns) = 6.589 ns; Loc. = LCFF_X31_Y15_N23; Fanout = 18; REG Node = 'Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "../dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 38.05 % ) " "Info: Total cell delay = 2.507 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.082 ns ( 61.95 % ) " "Info: Total interconnect delay = 4.082 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.589 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.589 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] {} } { 0.000ns 0.000ns 1.229ns 1.868ns 0.985ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../dataPath/register.v" "" { Text "../dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.829 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[4\] 1 PIN PIN_W12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 1; PIN Node = 'SW\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.178 ns) 2.733 ns Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[4\]~4 2 COMB LCCOMB_X31_Y15_N22 1 " "Info: 2: + IC(1.549 ns) + CELL(0.178 ns) = 2.733 ns; Loc. = LCCOMB_X31_Y15_N22; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { SW[4] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]~4 } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "../dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.829 ns Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[4\] 3 REG LCFF_X31_Y15_N23 18 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.829 ns; Loc. = LCFF_X31_Y15_N23; Fanout = 18; REG Node = 'Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]~4 Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "../dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.280 ns ( 45.25 % ) " "Info: Total cell delay = 1.280 ns ( 45.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.549 ns ( 54.75 % ) " "Info: Total interconnect delay = 1.549 ns ( 54.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { SW[4] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]~4 Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { SW[4] {} SW[4]~combout {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]~4 {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] {} } { 0.000ns 0.000ns 1.549ns 0.000ns } { 0.000ns 1.006ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.589 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.589 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] {} } { 0.000ns 0.000ns 1.229ns 1.868ns 0.985ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { SW[4] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]~4 Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { SW[4] {} SW[4]~combout {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4]~4 {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[4] {} } { 0.000ns 0.000ns 1.549ns 0.000ns } { 0.000ns 1.006ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 18:24:20 2015 " "Info: Processing ended: Tue Dec 22 18:24:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
