library ieee;
use ieee.std_logic_1164.all;


entity Turbo is
    port(input : in std_logic;
         clk : in std_logic;
         output :out std_logic
         );
end Turbo;   

architecture behav of Turbo is 

signal CE1_Out:std_logic_vector(1 downto 0);
signal VD1_Out:bit;

component CEncoder
    port(input : in std_logic;
         clk : in std_logic;
         output :out std_logic_vector (1 downto 0)
         );
end component;


component ViterbiDecoder
        port (input: in std_logic_vector (1 downto 0);
          clk: in std_logic;
          output: out bit); 
end component;

begin
    
    CE1:CEncoder port map( 	input => input,
				clk => clk,
				output => CE1_Out
			);
        
    CE2:ViterbiDecoder port map(	input => CE1_Out,
					clk => clk,
					output => VD1_Out
			);
    
end behav;
