INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Gina/OneDrive/Desktop/DVLSI/Lab 3/synchronous_FA_MUL/adders_mulyipliers/adders_mulyipliers.srcs/sim_2/new/full_adder_4bit_pipeline_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_4bit_pipeline_tb'
