#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr  7 13:49:56 2018
# Process ID: 17968
# Current directory: C:/Projects/2017/Arty_RGB_RTL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3676 C:\Projects\2017\Arty_RGB_RTL\Arty_RGB_RTL.xpr
# Log file: C:/Projects/2017/Arty_RGB_RTL/vivado.log
# Journal file: C:/Projects/2017/Arty_RGB_RTL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/FPGA/RGB_controller.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/2017/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 784.980 ; gain = 84.105
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/FPGA/RGB_controller.vhd] -no_script -reset -force -quiet
remove_files  E:/FPGA/RGB_controller.vhd
open_bd_design {C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:user:Arty_RGB_RTL:1.0 - Arty_RGB_RTL_0
Successfully read diagram <design_1> from BD file <C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 862.680 ; gain = 66.801
reset_target all [get_files  C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arty_RGB_RTL_0 .
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Exporting to file C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Projects/2017/Arty_RGB_RTL/Arty_RGB_RTL.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Common 17-344] 'launch_runs' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  7 13:52:06 2018...
