
*** Running vivado
    with args -log vga_test.vds -m64 -mode batch -messageDb vivado.pb -notrace -source vga_test.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vga_test.tcl -notrace
Command: synth_design -top vga_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 305.637 ; gain = 98.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_test' [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_test.v:23]
INFO: [Synth 8-638] synthesizing module 'divider_2' [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/divider.v:24]
INFO: [Synth 8-256] done synthesizing module 'divider_2' (1#1) [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/divider.v:24]
INFO: [Synth 8-638] synthesizing module 'VGA_color_syn' [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/VGA_color_syn.v:23]
	Parameter H_DISP bound to: 1024 - type: integer 
	Parameter V_DISP bound to: 600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Title_layer' [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/Layers_Color.v:23]
	Parameter IMG_WIDTH bound to: 480 - type: integer 
	Parameter IMG_HEIGHT bound to: 300 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.runs/synth_1/.Xil/Vivado-3148-LAPTOP-AB75201K/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (2#1) [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.runs/synth_1/.Xil/Vivado-3148-LAPTOP-AB75201K/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ROM_inst' of module 'blk_mem_gen_0' requires 6 connections, but only 4 given [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/Layers_Color.v:55]
INFO: [Synth 8-256] done synthesizing module 'Title_layer' (3#1) [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/Layers_Color.v:23]
INFO: [Synth 8-638] synthesizing module 'Character_layer' [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/Layers_Color.v:64]
	Parameter IMG_WIDTH bound to: 300 - type: integer 
	Parameter IMG_HEIGHT bound to: 300 - type: integer 
INFO: [Synth 8-638] synthesizing module 'character0_rom' [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.runs/synth_1/.Xil/Vivado-3148-LAPTOP-AB75201K/realtime/character0_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'character0_rom' (4#1) [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.runs/synth_1/.Xil/Vivado-3148-LAPTOP-AB75201K/realtime/character0_rom_stub.v:6]
WARNING: [Synth 8-350] instance 'ROM_inst' of module 'character0_rom' requires 6 connections, but only 4 given [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/Layers_Color.v:96]
INFO: [Synth 8-256] done synthesizing module 'Character_layer' (5#1) [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/Layers_Color.v:64]
INFO: [Synth 8-256] done synthesizing module 'VGA_color_syn' (6#1) [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/VGA_color_syn.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_driver_1024x600' [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_driver_1024x600.v:23]
	Parameter H_SYNC bound to: 136 - type: integer 
	Parameter H_BACK bound to: 160 - type: integer 
	Parameter H_DISP bound to: 1024 - type: integer 
	Parameter H_FRONT bound to: 24 - type: integer 
	Parameter H_TOTAL bound to: 1344 - type: integer 
	Parameter V_SYNC bound to: 3 - type: integer 
	Parameter V_BACK bound to: 23 - type: integer 
	Parameter V_DISP bound to: 600 - type: integer 
	Parameter V_FRONT bound to: 1 - type: integer 
	Parameter V_TOTAL bound to: 627 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_driver_1024x600' (7#1) [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_driver_1024x600.v:23]
INFO: [Synth 8-256] done synthesizing module 'vga_test' (8#1) [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_test.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 342.086 ; gain = 135.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 342.086 ; gain = 135.137
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'clr_syn_inst/title_inst/ROM_inst' [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/Layers_Color.v:55]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'character0_rom' instantiated as 'clr_syn_inst/chara_inst/ROM_inst' [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/Layers_Color.v:96]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.runs/synth_1/.Xil/Vivado-3148-LAPTOP-AB75201K/dcp/blk_mem_gen_0_in_context.xdc] for cell 'clr_syn_inst/title_inst/ROM_inst'
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.runs/synth_1/.Xil/Vivado-3148-LAPTOP-AB75201K/dcp/blk_mem_gen_0_in_context.xdc] for cell 'clr_syn_inst/title_inst/ROM_inst'
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.runs/synth_1/.Xil/Vivado-3148-LAPTOP-AB75201K/dcp_2/character0_rom_in_context.xdc] for cell 'clr_syn_inst/chara_inst/ROM_inst'
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.runs/synth_1/.Xil/Vivado-3148-LAPTOP-AB75201K/dcp_2/character0_rom_in_context.xdc] for cell 'clr_syn_inst/chara_inst/ROM_inst'
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/constrs_1/new/VGA_test.xdc]
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/constrs_1/new/VGA_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/constrs_1/new/VGA_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 641.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 641.340 ; gain = 434.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 641.340 ; gain = 434.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 641.340 ; gain = 434.391
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 641.340 ; gain = 434.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Title_layer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Character_layer 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module VGA_color_syn 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
Module vga_driver_1024x600 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 641.340 ; gain = 434.391
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vga_driver_inst/cnt_v" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP clr_syn_inst/title_inst/img_addr_reg, operation Mode is: C+A*(B:0x1e0).
DSP Report: register clr_syn_inst/title_inst/img_addr_reg is absorbed into DSP clr_syn_inst/title_inst/img_addr_reg.
DSP Report: operator clr_syn_inst/title_inst/img_addr0 is absorbed into DSP clr_syn_inst/title_inst/img_addr_reg.
DSP Report: operator clr_syn_inst/title_inst/img_addr1 is absorbed into DSP clr_syn_inst/title_inst/img_addr_reg.
DSP Report: Generating DSP clr_syn_inst/chara_inst/img_addr1, operation Mode is: A*(B:0x12c).
DSP Report: operator clr_syn_inst/chara_inst/img_addr1 is absorbed into DSP clr_syn_inst/chara_inst/img_addr1.
DSP Report: Generating DSP clr_syn_inst/chara_inst/img_addr_reg, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffe0).
DSP Report: register clr_syn_inst/chara_inst/img_addr_reg is absorbed into DSP clr_syn_inst/chara_inst/img_addr_reg.
DSP Report: operator clr_syn_inst/chara_inst/img_addr0 is absorbed into DSP clr_syn_inst/chara_inst/img_addr_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 641.340 ; gain = 434.391
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 641.340 ; gain = 434.391

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Title_layer     | C+A*(B:0x1e0)                     | 11     | 9      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|Character_layer | A*(B:0x12c)                       | 12     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Character_layer | PCIN+(A:0x0):B+(C:0xffffffffffe0) | 30     | 12     | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+----------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (vga_driver_inst/VS_reg1_reg) is unused and will be removed from module vga_test.
WARNING: [Synth 8-3332] Sequential element (vga_driver_inst/VS_reg2_reg) is unused and will be removed from module vga_test.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 641.340 ; gain = 434.391
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 641.340 ; gain = 434.391

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 656.500 ; gain = 449.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 656.500 ; gain = 449.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 677.809 ; gain = 470.859
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 677.809 ; gain = 470.859

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 677.809 ; gain = 470.859
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/title_inst/ROM_inst  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \clr_syn_inst/chara_inst/ROM_inst  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 677.809 ; gain = 470.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 677.809 ; gain = 470.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 677.809 ; gain = 470.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 677.809 ; gain = 470.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 677.809 ; gain = 470.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 677.809 ; gain = 470.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |character0_rom |         1|
|2     |blk_mem_gen_0  |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |blk_mem_gen_0  |     1|
|2     |character0_rom |     1|
|3     |BUFG           |     2|
|4     |CARRY4         |    15|
|5     |DSP48E1        |     1|
|6     |DSP48E1_1      |     1|
|7     |DSP48E1_2      |     1|
|8     |LUT1           |    35|
|9     |LUT2           |    99|
|10    |LUT3           |     1|
|11    |LUT4           |    16|
|12    |LUT5           |     7|
|13    |LUT6           |    19|
|14    |FDCE           |    25|
|15    |FDRE           |    14|
|16    |FDSE           |    24|
|17    |IBUF           |     2|
|18    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    |   308|
|2     |  clr_syn_inst    |VGA_color_syn       |   124|
|3     |    chara_inst    |Character_layer     |    43|
|4     |    title_inst    |Title_layer         |    45|
|5     |  d2              |divider_2           |     2|
|6     |  vga_driver_inst |vga_driver_1024x600 |   164|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 677.809 ; gain = 470.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 34 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 677.809 ; gain = 142.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 677.809 ; gain = 470.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 6 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 677.809 ; gain = 445.840
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 677.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 26 00:36:11 2023...
