

================================================================
== Vivado HLS Report for 'checkAxis'
================================================================
* Date:           Sun Mar 29 19:54:50 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        honeybee_proj
* Solution:       HBB
* Product family: zynq
* Target device:  xc7z030i-fbg484-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.738 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      225|      225| 2.250 us | 2.250 us |  225|  225|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      220|      220|        55|          -|          -|     4|    no    |
        |- Loop 2  |      220|      220|        55|          -|          -|     4|    no    |
        |- Loop 3  |      220|      220|        55|          -|          -|     4|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 164
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 109 
2 --> 3 
3 --> 4 
4 --> 5 57 
5 --> 6 164 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 5 
57 --> 58 164 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 57 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 164 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 112 
164 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.58>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%edge_p2_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_z)" [src/honeybee.c:85]   --->   Operation 165 'read' 'edge_p2_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%edge_p2_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_y)" [src/honeybee.c:85]   --->   Operation 166 'read' 'edge_p2_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%edge_p2_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_x)" [src/honeybee.c:85]   --->   Operation 167 'read' 'edge_p2_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%edge_p1_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_z)" [src/honeybee.c:85]   --->   Operation 168 'read' 'edge_p1_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%edge_p1_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_y)" [src/honeybee.c:85]   --->   Operation 169 'read' 'edge_p1_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%edge_p1_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_x)" [src/honeybee.c:85]   --->   Operation 170 'read' 'edge_p1_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%num_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %num)" [src/honeybee.c:85]   --->   Operation 171 'read' 'num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i4 %num_read to i2" [src/honeybee.c:91]   --->   Operation 172 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.50ns)   --->   "%icmp_ln91 = icmp eq i2 %trunc_ln91, 0" [src/honeybee.c:91]   --->   Operation 173 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %.preheader6.preheader, label %1" [src/honeybee.c:91]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.50ns)   --->   "%icmp_ln101 = icmp eq i2 %trunc_ln91, 1" [src/honeybee.c:101]   --->   Operation 175 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln91)> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [4/4] (8.58ns)   --->   "%tmp_19_i_i1 = fsub float %edge_p2_x_read, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 176 'fsub' 'tmp_19_i_i1' <Predicate = (!icmp_ln91)> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [4/4] (8.58ns)   --->   "%tmp_21_i_i1 = fsub float %edge_p2_y_read, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 177 'fsub' 'tmp_21_i_i1' <Predicate = (!icmp_ln91)> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [4/4] (8.58ns)   --->   "%tmp_24_i_i1 = fsub float %edge_p2_z_read, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 178 'fsub' 'tmp_24_i_i1' <Predicate = (!icmp_ln91)> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [4/4] (8.58ns)   --->   "%tmp_19_i_i = fsub float %edge_p2_x_read, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 179 'fsub' 'tmp_19_i_i' <Predicate = (icmp_ln91)> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [4/4] (8.58ns)   --->   "%tmp_21_i_i = fsub float %edge_p2_y_read, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 180 'fsub' 'tmp_21_i_i' <Predicate = (icmp_ln91)> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [4/4] (8.58ns)   --->   "%tmp_24_i_i = fsub float %edge_p2_z_read, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 181 'fsub' 'tmp_24_i_i' <Predicate = (icmp_ln91)> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.58>
ST_2 : Operation 182 [3/4] (8.58ns)   --->   "%tmp_19_i_i1 = fsub float %edge_p2_x_read, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 182 'fsub' 'tmp_19_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [3/4] (8.58ns)   --->   "%tmp_21_i_i1 = fsub float %edge_p2_y_read, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 183 'fsub' 'tmp_21_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [3/4] (8.58ns)   --->   "%tmp_24_i_i1 = fsub float %edge_p2_z_read, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 184 'fsub' 'tmp_24_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.58>
ST_3 : Operation 185 [2/4] (8.58ns)   --->   "%tmp_19_i_i1 = fsub float %edge_p2_x_read, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 185 'fsub' 'tmp_19_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [2/4] (8.58ns)   --->   "%tmp_21_i_i1 = fsub float %edge_p2_y_read, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 186 'fsub' 'tmp_21_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [2/4] (8.58ns)   --->   "%tmp_24_i_i1 = fsub float %edge_p2_z_read, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 187 'fsub' 'tmp_24_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.58>
ST_4 : Operation 188 [1/4] (8.58ns)   --->   "%tmp_19_i_i1 = fsub float %edge_p2_x_read, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 188 'fsub' 'tmp_19_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/4] (8.58ns)   --->   "%tmp_21_i_i1 = fsub float %edge_p2_y_read, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 189 'fsub' 'tmp_21_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/4] (8.58ns)   --->   "%tmp_24_i_i1 = fsub float %edge_p2_z_read, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 190 'fsub' 'tmp_24_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %.preheader4.preheader, label %.preheader.preheader" [src/honeybee.c:101]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.46ns)   --->   "br label %.preheader" [src/honeybee.c:113]   --->   Operation 192 'br' <Predicate = (!icmp_ln101)> <Delay = 0.46>
ST_4 : Operation 193 [1/1] (0.46ns)   --->   "br label %.preheader4" [src/honeybee.c:102]   --->   Operation 193 'br' <Predicate = (icmp_ln101)> <Delay = 0.46>

State 5 <SV = 4> <Delay = 8.08>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%collisions_4 = phi i64 [ %collisions_8, %_ifconv2 ], [ 0, %.preheader.preheader ]"   --->   Operation 194 'phi' 'collisions_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%i_assign_2 = phi i3 [ %x, %_ifconv2 ], [ 0, %.preheader.preheader ]"   --->   Operation 195 'phi' 'i_assign_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i3 %i_assign_2 to i32" [src/honeybee.c:113]   --->   Operation 196 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.98ns)   --->   "%icmp_ln113 = icmp eq i3 %i_assign_2, -4" [src/honeybee.c:113]   --->   Operation 197 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 198 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.76ns)   --->   "%x = add i3 %i_assign_2, 1" [src/honeybee.c:113]   --->   Operation 199 'add' 'x' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %.loopexit.loopexit, label %_ifconv2" [src/honeybee.c:113]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [4/4] (8.08ns)   --->   "%R_z_2 = sitofp i32 %zext_ln113 to float" [src/honeybee.c:114]   --->   Operation 201 'sitofp' 'R_z_2' <Predicate = (!icmp_ln113)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.79ns)   --->   "br label %.loopexit"   --->   Operation 202 'br' <Predicate = (icmp_ln113)> <Delay = 0.79>

State 6 <SV = 5> <Delay = 8.08>
ST_6 : Operation 203 [3/4] (8.08ns)   --->   "%R_z_2 = sitofp i32 %zext_ln113 to float" [src/honeybee.c:114]   --->   Operation 203 'sitofp' 'R_z_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.08>
ST_7 : Operation 204 [2/4] (8.08ns)   --->   "%R_z_2 = sitofp i32 %zext_ln113 to float" [src/honeybee.c:114]   --->   Operation 204 'sitofp' 'R_z_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.08>
ST_8 : Operation 205 [1/4] (8.08ns)   --->   "%R_z_2 = sitofp i32 %zext_ln113 to float" [src/honeybee.c:114]   --->   Operation 205 'sitofp' 'R_z_2' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.58>
ST_9 : Operation 206 [4/4] (8.58ns)   --->   "%PR_z_2 = fsub float %R_z_2, %R_z_2" [src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:114]   --->   Operation 206 'fsub' 'PR_z_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.58>
ST_10 : Operation 207 [3/4] (8.58ns)   --->   "%PR_z_2 = fsub float %R_z_2, %R_z_2" [src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:114]   --->   Operation 207 'fsub' 'PR_z_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.58>
ST_11 : Operation 208 [2/4] (8.58ns)   --->   "%PR_z_2 = fsub float %R_z_2, %R_z_2" [src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:114]   --->   Operation 208 'fsub' 'PR_z_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.58>
ST_12 : Operation 209 [1/4] (8.58ns)   --->   "%PR_z_2 = fsub float %R_z_2, %R_z_2" [src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:114]   --->   Operation 209 'fsub' 'PR_z_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.43>
ST_13 : Operation 210 [3/3] (8.43ns)   --->   "%tmp_i_i1 = fmul float %PR_z_2, 0.000000e+00" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114]   --->   Operation 210 'fmul' 'tmp_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.43>
ST_14 : Operation 211 [2/3] (8.43ns)   --->   "%tmp_i_i1 = fmul float %PR_z_2, 0.000000e+00" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114]   --->   Operation 211 'fmul' 'tmp_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.43>
ST_15 : Operation 212 [1/3] (8.43ns)   --->   "%tmp_i_i1 = fmul float %PR_z_2, 0.000000e+00" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114]   --->   Operation 212 'fmul' 'tmp_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln22_4 = bitcast float %PR_z_2 to i32" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114]   --->   Operation 213 'bitcast' 'bitcast_ln22_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.80ns)   --->   "%xor_ln22_2 = xor i32 %bitcast_ln22_4, -2147483648" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114]   --->   Operation 214 'xor' 'xor_ln22_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.58>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln22_5 = bitcast i32 %xor_ln22_2 to float" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114]   --->   Operation 215 'bitcast' 'bitcast_ln22_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 216 [4/4] (8.58ns)   --->   "%norm_y_2 = fsub float %tmp_i_i1, %bitcast_ln22_5" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114]   --->   Operation 216 'fsub' 'norm_y_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.58>
ST_17 : Operation 217 [3/4] (8.58ns)   --->   "%norm_y_2 = fsub float %tmp_i_i1, %bitcast_ln22_5" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114]   --->   Operation 217 'fsub' 'norm_y_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.58>
ST_18 : Operation 218 [2/4] (8.58ns)   --->   "%norm_y_2 = fsub float %tmp_i_i1, %bitcast_ln22_5" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114]   --->   Operation 218 'fsub' 'norm_y_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.58>
ST_19 : Operation 219 [1/4] (8.58ns)   --->   "%norm_y_2 = fsub float %tmp_i_i1, %bitcast_ln22_5" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114]   --->   Operation 219 'fsub' 'norm_y_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.43>
ST_20 : Operation 220 [3/3] (8.43ns)   --->   "%tmp_i9_i1 = fmul float %norm_y_2, 0.000000e+00" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114]   --->   Operation 220 'fmul' 'tmp_i9_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [3/3] (8.43ns)   --->   "%tmp_i1_i2 = fmul float %norm_y_2, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 221 'fmul' 'tmp_i1_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 222 [3/3] (8.43ns)   --->   "%tmp_i1_i2_10 = fmul float %norm_y_2, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 222 'fmul' 'tmp_i1_i2_10' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.43>
ST_21 : Operation 223 [2/3] (8.43ns)   --->   "%tmp_i9_i1 = fmul float %norm_y_2, 0.000000e+00" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114]   --->   Operation 223 'fmul' 'tmp_i9_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 224 [2/3] (8.43ns)   --->   "%tmp_i1_i2 = fmul float %norm_y_2, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 224 'fmul' 'tmp_i1_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 225 [2/3] (8.43ns)   --->   "%tmp_i1_i2_10 = fmul float %norm_y_2, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 225 'fmul' 'tmp_i1_i2_10' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.43>
ST_22 : Operation 226 [1/3] (8.43ns)   --->   "%tmp_i9_i1 = fmul float %norm_y_2, 0.000000e+00" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114]   --->   Operation 226 'fmul' 'tmp_i9_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 227 [1/3] (8.43ns)   --->   "%tmp_i1_i2 = fmul float %norm_y_2, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 227 'fmul' 'tmp_i1_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 228 [1/3] (8.43ns)   --->   "%tmp_i1_i2_10 = fmul float %norm_y_2, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 228 'fmul' 'tmp_i1_i2_10' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.58>
ST_23 : Operation 229 [4/4] (8.58ns)   --->   "%tmp_28_i_i2 = fadd float %tmp_i9_i1, %tmp_i9_i1" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114]   --->   Operation 229 'fadd' 'tmp_28_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [4/4] (8.58ns)   --->   "%tmp_15_i_i2 = fadd float %tmp_i1_i2, %tmp_i1_i2_10" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 230 'fadd' 'tmp_15_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.58>
ST_24 : Operation 231 [3/4] (8.58ns)   --->   "%tmp_28_i_i2 = fadd float %tmp_i9_i1, %tmp_i9_i1" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114]   --->   Operation 231 'fadd' 'tmp_28_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 232 [3/4] (8.58ns)   --->   "%tmp_15_i_i2 = fadd float %tmp_i1_i2, %tmp_i1_i2_10" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 232 'fadd' 'tmp_15_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 233 [3/3] (8.43ns)   --->   "%tmp_20_i_i2 = fmul float %tmp_19_i_i1, %norm_y_2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 233 'fmul' 'tmp_20_i_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 234 [3/3] (8.43ns)   --->   "%tmp_22_i_i2 = fmul float %tmp_21_i_i1, %norm_y_2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 234 'fmul' 'tmp_22_i_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.58>
ST_25 : Operation 235 [2/4] (8.58ns)   --->   "%tmp_28_i_i2 = fadd float %tmp_i9_i1, %tmp_i9_i1" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114]   --->   Operation 235 'fadd' 'tmp_28_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 236 [2/4] (8.58ns)   --->   "%tmp_15_i_i2 = fadd float %tmp_i1_i2, %tmp_i1_i2_10" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 236 'fadd' 'tmp_15_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 237 [2/3] (8.43ns)   --->   "%tmp_20_i_i2 = fmul float %tmp_19_i_i1, %norm_y_2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 237 'fmul' 'tmp_20_i_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [2/3] (8.43ns)   --->   "%tmp_22_i_i2 = fmul float %tmp_21_i_i1, %norm_y_2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 238 'fmul' 'tmp_22_i_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.58>
ST_26 : Operation 239 [1/4] (8.58ns)   --->   "%tmp_28_i_i2 = fadd float %tmp_i9_i1, %tmp_i9_i1" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114]   --->   Operation 239 'fadd' 'tmp_28_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 240 [1/4] (8.58ns)   --->   "%tmp_15_i_i2 = fadd float %tmp_i1_i2, %tmp_i1_i2_10" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 240 'fadd' 'tmp_15_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 241 [1/3] (8.43ns)   --->   "%tmp_20_i_i2 = fmul float %tmp_19_i_i1, %norm_y_2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 241 'fmul' 'tmp_20_i_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 242 [1/3] (8.43ns)   --->   "%tmp_22_i_i2 = fmul float %tmp_21_i_i1, %norm_y_2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 242 'fmul' 'tmp_22_i_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.58>
ST_27 : Operation 243 [4/4] (8.58ns)   --->   "%dot_2 = fadd float %tmp_28_i_i2, %R_z_2" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114]   --->   Operation 243 'fadd' 'dot_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 244 [4/4] (8.58ns)   --->   "%tmp_17_i_i2 = fadd float %tmp_15_i_i2, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 244 'fadd' 'tmp_17_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 245 [4/4] (8.58ns)   --->   "%tmp_23_i_i2 = fadd float %tmp_20_i_i2, %tmp_22_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 245 'fadd' 'tmp_23_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.58>
ST_28 : Operation 246 [3/4] (8.58ns)   --->   "%dot_2 = fadd float %tmp_28_i_i2, %R_z_2" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114]   --->   Operation 246 'fadd' 'dot_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 247 [3/4] (8.58ns)   --->   "%tmp_17_i_i2 = fadd float %tmp_15_i_i2, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 247 'fadd' 'tmp_17_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 248 [3/4] (8.58ns)   --->   "%tmp_23_i_i2 = fadd float %tmp_20_i_i2, %tmp_22_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 248 'fadd' 'tmp_23_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.58>
ST_29 : Operation 249 [2/4] (8.58ns)   --->   "%dot_2 = fadd float %tmp_28_i_i2, %R_z_2" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114]   --->   Operation 249 'fadd' 'dot_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 250 [2/4] (8.58ns)   --->   "%tmp_17_i_i2 = fadd float %tmp_15_i_i2, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 250 'fadd' 'tmp_17_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 251 [2/4] (8.58ns)   --->   "%tmp_23_i_i2 = fadd float %tmp_20_i_i2, %tmp_22_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 251 'fadd' 'tmp_23_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.58>
ST_30 : Operation 252 [1/4] (8.58ns)   --->   "%dot_2 = fadd float %tmp_28_i_i2, %R_z_2" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114]   --->   Operation 252 'fadd' 'dot_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 253 [1/4] (8.58ns)   --->   "%tmp_17_i_i2 = fadd float %tmp_15_i_i2, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 253 'fadd' 'tmp_17_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 254 [1/4] (8.58ns)   --->   "%tmp_23_i_i2 = fadd float %tmp_20_i_i2, %tmp_22_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 254 'fadd' 'tmp_23_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.58>
ST_31 : Operation 255 [4/4] (8.58ns)   --->   "%tmp_18_i_i2 = fsub float %dot_2, %tmp_17_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 255 'fsub' 'tmp_18_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 256 [4/4] (8.58ns)   --->   "%tmp_26_i_i2 = fadd float %tmp_23_i_i2, %tmp_24_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 256 'fadd' 'tmp_26_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.58>
ST_32 : Operation 257 [3/4] (8.58ns)   --->   "%tmp_18_i_i2 = fsub float %dot_2, %tmp_17_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 257 'fsub' 'tmp_18_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 258 [3/4] (8.58ns)   --->   "%tmp_26_i_i2 = fadd float %tmp_23_i_i2, %tmp_24_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 258 'fadd' 'tmp_26_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.58>
ST_33 : Operation 259 [2/4] (8.58ns)   --->   "%tmp_18_i_i2 = fsub float %dot_2, %tmp_17_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 259 'fsub' 'tmp_18_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 260 [2/4] (8.58ns)   --->   "%tmp_26_i_i2 = fadd float %tmp_23_i_i2, %tmp_24_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 260 'fadd' 'tmp_26_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.58>
ST_34 : Operation 261 [1/4] (8.58ns)   --->   "%tmp_18_i_i2 = fsub float %dot_2, %tmp_17_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 261 'fsub' 'tmp_18_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 262 [1/4] (8.58ns)   --->   "%tmp_26_i_i2 = fadd float %tmp_23_i_i2, %tmp_24_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 262 'fadd' 'tmp_26_i_i2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.19>
ST_35 : Operation 263 [12/12] (7.19ns)   --->   "%T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 263 'fdiv' 'T_2' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.19>
ST_36 : Operation 264 [11/12] (7.19ns)   --->   "%T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 264 'fdiv' 'T_2' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.19>
ST_37 : Operation 265 [10/12] (7.19ns)   --->   "%T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 265 'fdiv' 'T_2' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.19>
ST_38 : Operation 266 [9/12] (7.19ns)   --->   "%T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 266 'fdiv' 'T_2' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.19>
ST_39 : Operation 267 [8/12] (7.19ns)   --->   "%T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 267 'fdiv' 'T_2' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.19>
ST_40 : Operation 268 [7/12] (7.19ns)   --->   "%T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 268 'fdiv' 'T_2' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.19>
ST_41 : Operation 269 [6/12] (7.19ns)   --->   "%T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 269 'fdiv' 'T_2' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.19>
ST_42 : Operation 270 [5/12] (7.19ns)   --->   "%T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 270 'fdiv' 'T_2' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.19>
ST_43 : Operation 271 [4/12] (7.19ns)   --->   "%T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 271 'fdiv' 'T_2' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.19>
ST_44 : Operation 272 [3/12] (7.19ns)   --->   "%T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 272 'fdiv' 'T_2' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.19>
ST_45 : Operation 273 [2/12] (7.19ns)   --->   "%T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 273 'fdiv' 'T_2' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.19>
ST_46 : Operation 274 [1/12] (7.19ns)   --->   "%T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114]   --->   Operation 274 'fdiv' 'T_2' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.43>
ST_47 : Operation 275 [3/3] (8.43ns)   --->   "%tmp_i2_i2 = fmul float %tmp_19_i_i1, %T_2" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 275 'fmul' 'tmp_i2_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 276 [3/3] (8.43ns)   --->   "%tmp_12_i_i2 = fmul float %tmp_21_i_i1, %T_2" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 276 'fmul' 'tmp_12_i_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 277 [3/3] (8.43ns)   --->   "%tmp_14_i_i2 = fmul float %tmp_24_i_i1, %T_2" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 277 'fmul' 'tmp_14_i_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.43>
ST_48 : Operation 278 [2/3] (8.43ns)   --->   "%tmp_i2_i2 = fmul float %tmp_19_i_i1, %T_2" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 278 'fmul' 'tmp_i2_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 279 [2/3] (8.43ns)   --->   "%tmp_12_i_i2 = fmul float %tmp_21_i_i1, %T_2" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 279 'fmul' 'tmp_12_i_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 280 [2/3] (8.43ns)   --->   "%tmp_14_i_i2 = fmul float %tmp_24_i_i1, %T_2" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 280 'fmul' 'tmp_14_i_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.43>
ST_49 : Operation 281 [1/3] (8.43ns)   --->   "%tmp_i2_i2 = fmul float %tmp_19_i_i1, %T_2" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 281 'fmul' 'tmp_i2_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 282 [1/3] (8.43ns)   --->   "%tmp_12_i_i2 = fmul float %tmp_21_i_i1, %T_2" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 282 'fmul' 'tmp_12_i_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 283 [1/3] (8.43ns)   --->   "%tmp_14_i_i2 = fmul float %tmp_24_i_i1, %T_2" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 283 'fmul' 'tmp_14_i_i2' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.58>
ST_50 : Operation 284 [4/4] (8.58ns)   --->   "%POI_z_2 = fadd float %tmp_i2_i2, %edge_p1_x_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 284 'fadd' 'POI_z_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 285 [4/4] (8.58ns)   --->   "%POI_y_2 = fadd float %tmp_12_i_i2, %edge_p1_y_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 285 'fadd' 'POI_y_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 286 [4/4] (8.58ns)   --->   "%POI_x_2 = fadd float %tmp_14_i_i2, %edge_p1_z_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 286 'fadd' 'POI_x_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.58>
ST_51 : Operation 287 [3/4] (8.58ns)   --->   "%POI_z_2 = fadd float %tmp_i2_i2, %edge_p1_x_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 287 'fadd' 'POI_z_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 288 [3/4] (8.58ns)   --->   "%POI_y_2 = fadd float %tmp_12_i_i2, %edge_p1_y_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 288 'fadd' 'POI_y_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 289 [3/4] (8.58ns)   --->   "%POI_x_2 = fadd float %tmp_14_i_i2, %edge_p1_z_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 289 'fadd' 'POI_x_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 8.58>
ST_52 : Operation 290 [2/4] (8.58ns)   --->   "%POI_z_2 = fadd float %tmp_i2_i2, %edge_p1_x_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 290 'fadd' 'POI_z_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 291 [2/4] (8.58ns)   --->   "%POI_y_2 = fadd float %tmp_12_i_i2, %edge_p1_y_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 291 'fadd' 'POI_y_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 292 [2/4] (8.58ns)   --->   "%POI_x_2 = fadd float %tmp_14_i_i2, %edge_p1_z_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 292 'fadd' 'POI_x_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.58>
ST_53 : Operation 293 [1/4] (8.58ns)   --->   "%POI_z_2 = fadd float %tmp_i2_i2, %edge_p1_x_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 293 'fadd' 'POI_z_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 294 [1/4] (8.58ns)   --->   "%POI_y_2 = fadd float %tmp_12_i_i2, %edge_p1_y_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 294 'fadd' 'POI_y_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 295 [1/4] (8.58ns)   --->   "%POI_x_2 = fadd float %tmp_14_i_i2, %edge_p1_z_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114]   --->   Operation 295 'fadd' 'POI_x_2' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.56>
ST_54 : Operation 296 [2/2] (4.99ns)   --->   "%tmp_4 = call fastcc i1 @pointOnSegment(float %POI_x_2, float %POI_y_2, float %POI_z_2, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)" [src/honeybee.c:116]   --->   Operation 296 'call' 'tmp_4' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 297 [1/1] (0.00ns)   --->   "%p_Val2_14 = bitcast float %POI_y_2 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 297 'bitcast' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 298 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_14, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 298 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_14, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 299 'partselect' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_V_9 = trunc i32 %p_Val2_14 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 300 'trunc' 'tmp_V_9' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 301 [1/1] (0.00ns)   --->   "%mantissa_V_4 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_9, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 301 'bitconcatenate' 'mantissa_V_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_3)   --->   "%zext_ln682_4 = zext i25 %mantissa_V_4 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 302 'zext' 'zext_ln682_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln339_4 = zext i8 %tmp_V_8 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 303 'zext' 'zext_ln339_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 304 [1/1] (1.30ns)   --->   "%add_ln339_4 = add i9 -127, %zext_ln339_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 304 'add' 'add_ln339_4' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 305 [1/1] (0.00ns)   --->   "%isNeg_4 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_4, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 305 'bitselect' 'isNeg_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 306 [1/1] (1.30ns)   --->   "%sub_ln1311_4 = sub i8 127, %tmp_V_8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 306 'sub' 'sub_ln1311_4' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1311_8 = sext i8 %sub_ln1311_4 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 307 'sext' 'sext_ln1311_8' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 308 [1/1] (0.72ns)   --->   "%ush_4 = select i1 %isNeg_4, i9 %sext_ln1311_8, i9 %add_ln339_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 308 'select' 'ush_4' <Predicate = true> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_3)   --->   "%sext_ln1311_9 = sext i9 %ush_4 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 309 'sext' 'sext_ln1311_9' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_3)   --->   "%sext_ln1311_16 = sext i9 %ush_4 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 310 'sext' 'sext_ln1311_16' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_3)   --->   "%zext_ln1287_4 = zext i32 %sext_ln1311_9 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 311 'zext' 'zext_ln1287_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_3)   --->   "%r_V_8 = lshr i25 %mantissa_V_4, %sext_ln1311_16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 312 'lshr' 'r_V_8' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_3)   --->   "%r_V_9 = shl i79 %zext_ln682_4, %zext_ln1287_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 313 'shl' 'r_V_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_3)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_8, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 314 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_3)   --->   "%zext_ln662_4 = zext i1 %tmp_21 to i55" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 315 'zext' 'zext_ln662_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_3)   --->   "%tmp_20 = call i55 @_ssdm_op_PartSelect.i55.i79.i32.i32(i79 %r_V_9, i32 24, i32 78)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 316 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 317 [1/1] (2.96ns) (out node of the LUT)   --->   "%select_ln1312_3 = select i1 %isNeg_4, i55 %zext_ln662_4, i55 %tmp_20" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 317 'select' 'select_ln1312_3' <Predicate = true> <Delay = 2.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln82_6 = trunc i55 %select_ln1312_3 to i30" [src/honeybee.c:82->src/honeybee.c:117]   --->   Operation 318 'trunc' 'trunc_ln82_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 319 [1/1] (1.84ns)   --->   "%sub_ln82_2 = sub i30 0, %trunc_ln82_6" [src/honeybee.c:82->src/honeybee.c:117]   --->   Operation 319 'sub' 'sub_ln82_2' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 320 [1/1] (0.00ns)   --->   "%p_Val2_16 = bitcast float %POI_z_2 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 320 'bitcast' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 321 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_16, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 321 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_V_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_16, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 322 'partselect' 'tmp_V_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_V_11 = trunc i32 %p_Val2_16 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 323 'trunc' 'tmp_V_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 324 [1/1] (0.00ns)   --->   "%mantissa_V_5 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_11, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 324 'bitconcatenate' 'mantissa_V_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%zext_ln682_5 = zext i25 %mantissa_V_5 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 325 'zext' 'zext_ln682_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln339_5 = zext i8 %tmp_V_10 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 326 'zext' 'zext_ln339_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 327 [1/1] (1.30ns)   --->   "%add_ln339_5 = add i9 -127, %zext_ln339_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 327 'add' 'add_ln339_5' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 328 [1/1] (0.00ns)   --->   "%isNeg_5 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_5, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 328 'bitselect' 'isNeg_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 329 [1/1] (1.30ns)   --->   "%sub_ln1311_5 = sub i8 127, %tmp_V_10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 329 'sub' 'sub_ln1311_5' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1311_10 = sext i8 %sub_ln1311_5 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 330 'sext' 'sext_ln1311_10' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 331 [1/1] (0.72ns)   --->   "%ush_5 = select i1 %isNeg_5, i9 %sext_ln1311_10, i9 %add_ln339_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 331 'select' 'ush_5' <Predicate = true> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%sext_ln1311_11 = sext i9 %ush_5 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 332 'sext' 'sext_ln1311_11' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%sext_ln1311_17 = sext i9 %ush_5 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 333 'sext' 'sext_ln1311_17' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%zext_ln1287_5 = zext i32 %sext_ln1311_11 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 334 'zext' 'zext_ln1287_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%r_V_10 = lshr i25 %mantissa_V_5, %sext_ln1311_17" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 335 'lshr' 'r_V_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%r_V_11 = shl i79 %zext_ln682_5, %zext_ln1287_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 336 'shl' 'r_V_11' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_10, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 337 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%zext_ln662_5 = zext i1 %tmp_25 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 338 'zext' 'zext_ln662_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_11, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 339 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 340 [1/1] (2.96ns) (out node of the LUT)   --->   "%p_Val2_24 = select i1 %isNeg_5, i32 %zext_ln662_5, i32 %tmp_22" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 340 'select' 'p_Val2_24' <Predicate = true> <Delay = 2.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i32 %p_Val2_24 to i28" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 341 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln82_7 = trunc i55 %select_ln1312_3 to i30" [src/honeybee.c:82->src/honeybee.c:117]   --->   Operation 342 'trunc' 'trunc_ln82_7' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 343 [1/1] (0.72ns)   --->   "%select_ln59_4 = select i1 %p_Result_4, i30 %sub_ln82_2, i30 %trunc_ln82_7" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 343 'select' 'select_ln59_4' <Predicate = true> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 344 [1/1] (1.79ns)   --->   "%sub_ln82_3 = sub i28 0, %trunc_ln657" [src/honeybee.c:82->src/honeybee.c:117]   --->   Operation 344 'sub' 'sub_ln82_3' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln82_8 = trunc i32 %p_Val2_24 to i28" [src/honeybee.c:82->src/honeybee.c:117]   --->   Operation 345 'trunc' 'trunc_ln82_8' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 346 [1/1] (0.74ns)   --->   "%select_ln59_5 = select i1 %p_Result_5, i28 %sub_ln82_3, i28 %trunc_ln82_8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117]   --->   Operation 346 'select' 'select_ln59_5' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.39>
ST_55 : Operation 347 [1/2] (7.39ns)   --->   "%tmp_4 = call fastcc i1 @pointOnSegment(float %POI_x_2, float %POI_y_2, float %POI_z_2, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)" [src/honeybee.c:116]   --->   Operation 347 'call' 'tmp_4' <Predicate = true> <Delay = 7.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 348 [1/1] (0.00ns)   --->   "%shl_ln82_6 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %select_ln59_4, i2 0)" [src/honeybee.c:82->src/honeybee.c:117]   --->   Operation 348 'bitconcatenate' 'shl_ln82_6' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 349 [1/1] (0.00ns)   --->   "%shl_ln82_7 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %select_ln59_5, i4 0)" [src/honeybee.c:82->src/honeybee.c:117]   --->   Operation 349 'bitconcatenate' 'shl_ln82_7' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 350 [1/1] (0.00ns)   --->   "%tmp26 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i1.i3(i28 %select_ln59_5, i1 false, i3 %i_assign_2)" [src/honeybee.c:82->src/honeybee.c:117]   --->   Operation 350 'bitconcatenate' 'tmp26' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 351 [1/1] (1.89ns)   --->   "%add_ln82_8 = add i32 %shl_ln82_6, %tmp26" [src/honeybee.c:82->src/honeybee.c:117]   --->   Operation 351 'add' 'add_ln82_8' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 352 [1/1] (1.89ns)   --->   "%add_ln82_9 = add i32 %shl_ln82_6, %zext_ln113" [src/honeybee.c:82->src/honeybee.c:118]   --->   Operation 352 'add' 'add_ln82_9' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_10 = add i32 -1, %shl_ln82_7" [src/honeybee.c:82->src/honeybee.c:118]   --->   Operation 353 'add' 'add_ln82_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 354 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln82_11 = add i32 %add_ln82_9, %add_ln82_10" [src/honeybee.c:82->src/honeybee.c:118]   --->   Operation 354 'add' 'add_ln82_11' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 56 <SV = 55> <Delay = 2.93>
ST_56 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node collisions_8)   --->   "%zext_ln117 = zext i32 %add_ln82_8 to i64" [src/honeybee.c:117]   --->   Operation 355 'zext' 'zext_ln117' <Predicate = (tmp_4)> <Delay = 0.00>
ST_56 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node collisions_8)   --->   "%shl_ln117 = shl i64 1, %zext_ln117" [src/honeybee.c:117]   --->   Operation 356 'shl' 'shl_ln117' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node collisions_8)   --->   "%zext_ln118 = zext i32 %add_ln82_11 to i64" [src/honeybee.c:118]   --->   Operation 357 'zext' 'zext_ln118' <Predicate = (tmp_4)> <Delay = 0.00>
ST_56 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node collisions_8)   --->   "%shl_ln118 = shl i64 1, %zext_ln118" [src/honeybee.c:118]   --->   Operation 358 'shl' 'shl_ln118' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node collisions_8)   --->   "%or_ln118 = or i64 %collisions_4, %shl_ln118" [src/honeybee.c:118]   --->   Operation 359 'or' 'or_ln118' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node collisions_8)   --->   "%collisions_6 = or i64 %or_ln118, %shl_ln117" [src/honeybee.c:118]   --->   Operation 360 'or' 'collisions_6' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 361 [1/1] (2.93ns) (out node of the LUT)   --->   "%collisions_8 = select i1 %tmp_4, i64 %collisions_6, i64 %collisions_4" [src/honeybee.c:116]   --->   Operation 361 'select' 'collisions_8' <Predicate = true> <Delay = 2.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 362 [1/1] (0.00ns)   --->   "br label %.preheader" [src/honeybee.c:113]   --->   Operation 362 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 4> <Delay = 8.08>
ST_57 : Operation 363 [1/1] (0.00ns)   --->   "%j_assign_1 = phi i3 [ %y, %_ifconv1 ], [ 0, %.preheader4.preheader ]"   --->   Operation 363 'phi' 'j_assign_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 364 [1/1] (0.00ns)   --->   "%collisions_2 = phi i64 [ %collisions_5, %_ifconv1 ], [ 0, %.preheader4.preheader ]"   --->   Operation 364 'phi' 'collisions_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i3 %j_assign_1 to i32" [src/honeybee.c:102]   --->   Operation 365 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 366 [1/1] (0.98ns)   --->   "%icmp_ln102 = icmp eq i3 %j_assign_1, -4" [src/honeybee.c:102]   --->   Operation 366 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 367 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 367 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 368 [1/1] (0.76ns)   --->   "%y = add i3 %j_assign_1, 1" [src/honeybee.c:102]   --->   Operation 368 'add' 'y' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 369 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %.loopexit.loopexit25, label %_ifconv1" [src/honeybee.c:102]   --->   Operation 369 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 370 [4/4] (8.08ns)   --->   "%R_z_1 = sitofp i32 %zext_ln102 to float" [src/honeybee.c:103]   --->   Operation 370 'sitofp' 'R_z_1' <Predicate = (!icmp_ln102)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 371 [1/1] (0.79ns)   --->   "br label %.loopexit"   --->   Operation 371 'br' <Predicate = (icmp_ln102)> <Delay = 0.79>

State 58 <SV = 5> <Delay = 8.08>
ST_58 : Operation 372 [3/4] (8.08ns)   --->   "%R_z_1 = sitofp i32 %zext_ln102 to float" [src/honeybee.c:103]   --->   Operation 372 'sitofp' 'R_z_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 6> <Delay = 8.08>
ST_59 : Operation 373 [2/4] (8.08ns)   --->   "%R_z_1 = sitofp i32 %zext_ln102 to float" [src/honeybee.c:103]   --->   Operation 373 'sitofp' 'R_z_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 7> <Delay = 8.08>
ST_60 : Operation 374 [1/4] (8.08ns)   --->   "%R_z_1 = sitofp i32 %zext_ln102 to float" [src/honeybee.c:103]   --->   Operation 374 'sitofp' 'R_z_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 8> <Delay = 8.58>
ST_61 : Operation 375 [4/4] (8.58ns)   --->   "%PR_z_1 = fsub float %R_z_1, %R_z_1" [src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:103]   --->   Operation 375 'fsub' 'PR_z_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 9> <Delay = 8.58>
ST_62 : Operation 376 [3/4] (8.58ns)   --->   "%PR_z_1 = fsub float %R_z_1, %R_z_1" [src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:103]   --->   Operation 376 'fsub' 'PR_z_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 10> <Delay = 8.58>
ST_63 : Operation 377 [2/4] (8.58ns)   --->   "%PR_z_1 = fsub float %R_z_1, %R_z_1" [src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:103]   --->   Operation 377 'fsub' 'PR_z_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 11> <Delay = 8.58>
ST_64 : Operation 378 [1/4] (8.58ns)   --->   "%PR_z_1 = fsub float %R_z_1, %R_z_1" [src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:103]   --->   Operation 378 'fsub' 'PR_z_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 12> <Delay = 8.43>
ST_65 : Operation 379 [3/3] (8.43ns)   --->   "%tmp_i_i4 = fmul float %PR_z_1, 0.000000e+00" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103]   --->   Operation 379 'fmul' 'tmp_i_i4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 13> <Delay = 8.43>
ST_66 : Operation 380 [2/3] (8.43ns)   --->   "%tmp_i_i4 = fmul float %PR_z_1, 0.000000e+00" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103]   --->   Operation 380 'fmul' 'tmp_i_i4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 14> <Delay = 8.43>
ST_67 : Operation 381 [1/3] (8.43ns)   --->   "%tmp_i_i4 = fmul float %PR_z_1, 0.000000e+00" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103]   --->   Operation 381 'fmul' 'tmp_i_i4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 382 [1/1] (0.00ns)   --->   "%bitcast_ln22_2 = bitcast float %PR_z_1 to i32" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103]   --->   Operation 382 'bitcast' 'bitcast_ln22_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 383 [1/1] (0.80ns)   --->   "%xor_ln22_1 = xor i32 %bitcast_ln22_2, -2147483648" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103]   --->   Operation 383 'xor' 'xor_ln22_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 15> <Delay = 8.58>
ST_68 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln22_3 = bitcast i32 %xor_ln22_1 to float" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103]   --->   Operation 384 'bitcast' 'bitcast_ln22_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 385 [4/4] (8.58ns)   --->   "%norm_y_1 = fsub float %tmp_i_i4, %bitcast_ln22_3" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103]   --->   Operation 385 'fsub' 'norm_y_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 16> <Delay = 8.58>
ST_69 : Operation 386 [3/4] (8.58ns)   --->   "%norm_y_1 = fsub float %tmp_i_i4, %bitcast_ln22_3" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103]   --->   Operation 386 'fsub' 'norm_y_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 17> <Delay = 8.58>
ST_70 : Operation 387 [2/4] (8.58ns)   --->   "%norm_y_1 = fsub float %tmp_i_i4, %bitcast_ln22_3" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103]   --->   Operation 387 'fsub' 'norm_y_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 18> <Delay = 8.58>
ST_71 : Operation 388 [1/4] (8.58ns)   --->   "%norm_y_1 = fsub float %tmp_i_i4, %bitcast_ln22_3" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103]   --->   Operation 388 'fsub' 'norm_y_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 19> <Delay = 8.43>
ST_72 : Operation 389 [3/3] (8.43ns)   --->   "%tmp_i9_i9 = fmul float %norm_y_1, 0.000000e+00" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103]   --->   Operation 389 'fmul' 'tmp_i9_i9' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 390 [3/3] (8.43ns)   --->   "%tmp_i1_i1 = fmul float %norm_y_1, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 390 'fmul' 'tmp_i1_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 391 [3/3] (8.43ns)   --->   "%tmp_i1_i1_8 = fmul float %norm_y_1, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 391 'fmul' 'tmp_i1_i1_8' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 20> <Delay = 8.43>
ST_73 : Operation 392 [2/3] (8.43ns)   --->   "%tmp_i9_i9 = fmul float %norm_y_1, 0.000000e+00" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103]   --->   Operation 392 'fmul' 'tmp_i9_i9' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 393 [2/3] (8.43ns)   --->   "%tmp_i1_i1 = fmul float %norm_y_1, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 393 'fmul' 'tmp_i1_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 394 [2/3] (8.43ns)   --->   "%tmp_i1_i1_8 = fmul float %norm_y_1, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 394 'fmul' 'tmp_i1_i1_8' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 21> <Delay = 8.43>
ST_74 : Operation 395 [1/3] (8.43ns)   --->   "%tmp_i9_i9 = fmul float %norm_y_1, 0.000000e+00" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103]   --->   Operation 395 'fmul' 'tmp_i9_i9' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 396 [1/3] (8.43ns)   --->   "%tmp_i1_i1 = fmul float %norm_y_1, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 396 'fmul' 'tmp_i1_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 397 [1/3] (8.43ns)   --->   "%tmp_i1_i1_8 = fmul float %norm_y_1, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 397 'fmul' 'tmp_i1_i1_8' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 22> <Delay = 8.58>
ST_75 : Operation 398 [4/4] (8.58ns)   --->   "%tmp_28_i_i1 = fadd float %tmp_i9_i9, %tmp_i9_i9" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103]   --->   Operation 398 'fadd' 'tmp_28_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 399 [4/4] (8.58ns)   --->   "%tmp_15_i_i1 = fadd float %tmp_i1_i1, %tmp_i1_i1_8" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 399 'fadd' 'tmp_15_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 23> <Delay = 8.58>
ST_76 : Operation 400 [3/4] (8.58ns)   --->   "%tmp_28_i_i1 = fadd float %tmp_i9_i9, %tmp_i9_i9" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103]   --->   Operation 400 'fadd' 'tmp_28_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 401 [3/4] (8.58ns)   --->   "%tmp_15_i_i1 = fadd float %tmp_i1_i1, %tmp_i1_i1_8" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 401 'fadd' 'tmp_15_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 402 [3/3] (8.43ns)   --->   "%tmp_20_i_i1 = fmul float %tmp_19_i_i1, %norm_y_1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 402 'fmul' 'tmp_20_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 403 [3/3] (8.43ns)   --->   "%tmp_22_i_i1 = fmul float %tmp_21_i_i1, %norm_y_1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 403 'fmul' 'tmp_22_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 24> <Delay = 8.58>
ST_77 : Operation 404 [2/4] (8.58ns)   --->   "%tmp_28_i_i1 = fadd float %tmp_i9_i9, %tmp_i9_i9" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103]   --->   Operation 404 'fadd' 'tmp_28_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 405 [2/4] (8.58ns)   --->   "%tmp_15_i_i1 = fadd float %tmp_i1_i1, %tmp_i1_i1_8" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 405 'fadd' 'tmp_15_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 406 [2/3] (8.43ns)   --->   "%tmp_20_i_i1 = fmul float %tmp_19_i_i1, %norm_y_1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 406 'fmul' 'tmp_20_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 407 [2/3] (8.43ns)   --->   "%tmp_22_i_i1 = fmul float %tmp_21_i_i1, %norm_y_1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 407 'fmul' 'tmp_22_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 25> <Delay = 8.58>
ST_78 : Operation 408 [1/4] (8.58ns)   --->   "%tmp_28_i_i1 = fadd float %tmp_i9_i9, %tmp_i9_i9" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103]   --->   Operation 408 'fadd' 'tmp_28_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 409 [1/4] (8.58ns)   --->   "%tmp_15_i_i1 = fadd float %tmp_i1_i1, %tmp_i1_i1_8" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 409 'fadd' 'tmp_15_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 410 [1/3] (8.43ns)   --->   "%tmp_20_i_i1 = fmul float %tmp_19_i_i1, %norm_y_1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 410 'fmul' 'tmp_20_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 411 [1/3] (8.43ns)   --->   "%tmp_22_i_i1 = fmul float %tmp_21_i_i1, %norm_y_1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 411 'fmul' 'tmp_22_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 26> <Delay = 8.58>
ST_79 : Operation 412 [4/4] (8.58ns)   --->   "%dot_1 = fadd float %tmp_28_i_i1, %R_z_1" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103]   --->   Operation 412 'fadd' 'dot_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 413 [4/4] (8.58ns)   --->   "%tmp_17_i_i1 = fadd float %tmp_15_i_i1, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 413 'fadd' 'tmp_17_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 414 [4/4] (8.58ns)   --->   "%tmp_23_i_i1 = fadd float %tmp_20_i_i1, %tmp_22_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 414 'fadd' 'tmp_23_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 27> <Delay = 8.58>
ST_80 : Operation 415 [3/4] (8.58ns)   --->   "%dot_1 = fadd float %tmp_28_i_i1, %R_z_1" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103]   --->   Operation 415 'fadd' 'dot_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 416 [3/4] (8.58ns)   --->   "%tmp_17_i_i1 = fadd float %tmp_15_i_i1, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 416 'fadd' 'tmp_17_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 417 [3/4] (8.58ns)   --->   "%tmp_23_i_i1 = fadd float %tmp_20_i_i1, %tmp_22_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 417 'fadd' 'tmp_23_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 28> <Delay = 8.58>
ST_81 : Operation 418 [2/4] (8.58ns)   --->   "%dot_1 = fadd float %tmp_28_i_i1, %R_z_1" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103]   --->   Operation 418 'fadd' 'dot_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 419 [2/4] (8.58ns)   --->   "%tmp_17_i_i1 = fadd float %tmp_15_i_i1, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 419 'fadd' 'tmp_17_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 420 [2/4] (8.58ns)   --->   "%tmp_23_i_i1 = fadd float %tmp_20_i_i1, %tmp_22_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 420 'fadd' 'tmp_23_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 29> <Delay = 8.58>
ST_82 : Operation 421 [1/4] (8.58ns)   --->   "%dot_1 = fadd float %tmp_28_i_i1, %R_z_1" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103]   --->   Operation 421 'fadd' 'dot_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 422 [1/4] (8.58ns)   --->   "%tmp_17_i_i1 = fadd float %tmp_15_i_i1, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 422 'fadd' 'tmp_17_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 423 [1/4] (8.58ns)   --->   "%tmp_23_i_i1 = fadd float %tmp_20_i_i1, %tmp_22_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 423 'fadd' 'tmp_23_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 30> <Delay = 8.58>
ST_83 : Operation 424 [4/4] (8.58ns)   --->   "%tmp_18_i_i1 = fsub float %dot_1, %tmp_17_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 424 'fsub' 'tmp_18_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 425 [4/4] (8.58ns)   --->   "%tmp_26_i_i1 = fadd float %tmp_23_i_i1, %tmp_24_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 425 'fadd' 'tmp_26_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 31> <Delay = 8.58>
ST_84 : Operation 426 [3/4] (8.58ns)   --->   "%tmp_18_i_i1 = fsub float %dot_1, %tmp_17_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 426 'fsub' 'tmp_18_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 427 [3/4] (8.58ns)   --->   "%tmp_26_i_i1 = fadd float %tmp_23_i_i1, %tmp_24_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 427 'fadd' 'tmp_26_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 32> <Delay = 8.58>
ST_85 : Operation 428 [2/4] (8.58ns)   --->   "%tmp_18_i_i1 = fsub float %dot_1, %tmp_17_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 428 'fsub' 'tmp_18_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 429 [2/4] (8.58ns)   --->   "%tmp_26_i_i1 = fadd float %tmp_23_i_i1, %tmp_24_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 429 'fadd' 'tmp_26_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 33> <Delay = 8.58>
ST_86 : Operation 430 [1/4] (8.58ns)   --->   "%tmp_18_i_i1 = fsub float %dot_1, %tmp_17_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 430 'fsub' 'tmp_18_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 431 [1/4] (8.58ns)   --->   "%tmp_26_i_i1 = fadd float %tmp_23_i_i1, %tmp_24_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 431 'fadd' 'tmp_26_i_i1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 34> <Delay = 7.19>
ST_87 : Operation 432 [12/12] (7.19ns)   --->   "%T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 432 'fdiv' 'T_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 35> <Delay = 7.19>
ST_88 : Operation 433 [11/12] (7.19ns)   --->   "%T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 433 'fdiv' 'T_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 36> <Delay = 7.19>
ST_89 : Operation 434 [10/12] (7.19ns)   --->   "%T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 434 'fdiv' 'T_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 37> <Delay = 7.19>
ST_90 : Operation 435 [9/12] (7.19ns)   --->   "%T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 435 'fdiv' 'T_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 38> <Delay = 7.19>
ST_91 : Operation 436 [8/12] (7.19ns)   --->   "%T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 436 'fdiv' 'T_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 39> <Delay = 7.19>
ST_92 : Operation 437 [7/12] (7.19ns)   --->   "%T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 437 'fdiv' 'T_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 40> <Delay = 7.19>
ST_93 : Operation 438 [6/12] (7.19ns)   --->   "%T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 438 'fdiv' 'T_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 41> <Delay = 7.19>
ST_94 : Operation 439 [5/12] (7.19ns)   --->   "%T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 439 'fdiv' 'T_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 42> <Delay = 7.19>
ST_95 : Operation 440 [4/12] (7.19ns)   --->   "%T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 440 'fdiv' 'T_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 43> <Delay = 7.19>
ST_96 : Operation 441 [3/12] (7.19ns)   --->   "%T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 441 'fdiv' 'T_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 44> <Delay = 7.19>
ST_97 : Operation 442 [2/12] (7.19ns)   --->   "%T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 442 'fdiv' 'T_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 45> <Delay = 7.19>
ST_98 : Operation 443 [1/12] (7.19ns)   --->   "%T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103]   --->   Operation 443 'fdiv' 'T_1' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 46> <Delay = 8.43>
ST_99 : Operation 444 [3/3] (8.43ns)   --->   "%tmp_i2_i1 = fmul float %tmp_19_i_i1, %T_1" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 444 'fmul' 'tmp_i2_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 445 [3/3] (8.43ns)   --->   "%tmp_12_i_i1 = fmul float %tmp_21_i_i1, %T_1" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 445 'fmul' 'tmp_12_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 446 [3/3] (8.43ns)   --->   "%tmp_14_i_i1 = fmul float %tmp_24_i_i1, %T_1" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 446 'fmul' 'tmp_14_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 47> <Delay = 8.43>
ST_100 : Operation 447 [2/3] (8.43ns)   --->   "%tmp_i2_i1 = fmul float %tmp_19_i_i1, %T_1" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 447 'fmul' 'tmp_i2_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 448 [2/3] (8.43ns)   --->   "%tmp_12_i_i1 = fmul float %tmp_21_i_i1, %T_1" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 448 'fmul' 'tmp_12_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 449 [2/3] (8.43ns)   --->   "%tmp_14_i_i1 = fmul float %tmp_24_i_i1, %T_1" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 449 'fmul' 'tmp_14_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 48> <Delay = 8.43>
ST_101 : Operation 450 [1/3] (8.43ns)   --->   "%tmp_i2_i1 = fmul float %tmp_19_i_i1, %T_1" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 450 'fmul' 'tmp_i2_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 451 [1/3] (8.43ns)   --->   "%tmp_12_i_i1 = fmul float %tmp_21_i_i1, %T_1" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 451 'fmul' 'tmp_12_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 452 [1/3] (8.43ns)   --->   "%tmp_14_i_i1 = fmul float %tmp_24_i_i1, %T_1" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 452 'fmul' 'tmp_14_i_i1' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 49> <Delay = 8.58>
ST_102 : Operation 453 [4/4] (8.58ns)   --->   "%POI_x_1 = fadd float %tmp_i2_i1, %edge_p1_x_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 453 'fadd' 'POI_x_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 454 [4/4] (8.58ns)   --->   "%POI_z_1 = fadd float %tmp_12_i_i1, %edge_p1_y_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 454 'fadd' 'POI_z_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 455 [4/4] (8.58ns)   --->   "%POI_y_1 = fadd float %tmp_14_i_i1, %edge_p1_z_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 455 'fadd' 'POI_y_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 50> <Delay = 8.58>
ST_103 : Operation 456 [3/4] (8.58ns)   --->   "%POI_x_1 = fadd float %tmp_i2_i1, %edge_p1_x_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 456 'fadd' 'POI_x_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 457 [3/4] (8.58ns)   --->   "%POI_z_1 = fadd float %tmp_12_i_i1, %edge_p1_y_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 457 'fadd' 'POI_z_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 458 [3/4] (8.58ns)   --->   "%POI_y_1 = fadd float %tmp_14_i_i1, %edge_p1_z_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 458 'fadd' 'POI_y_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 51> <Delay = 8.58>
ST_104 : Operation 459 [2/4] (8.58ns)   --->   "%POI_x_1 = fadd float %tmp_i2_i1, %edge_p1_x_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 459 'fadd' 'POI_x_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 460 [2/4] (8.58ns)   --->   "%POI_z_1 = fadd float %tmp_12_i_i1, %edge_p1_y_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 460 'fadd' 'POI_z_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 461 [2/4] (8.58ns)   --->   "%POI_y_1 = fadd float %tmp_14_i_i1, %edge_p1_z_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 461 'fadd' 'POI_y_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 52> <Delay = 8.58>
ST_105 : Operation 462 [1/4] (8.58ns)   --->   "%POI_x_1 = fadd float %tmp_i2_i1, %edge_p1_x_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 462 'fadd' 'POI_x_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 463 [1/4] (8.58ns)   --->   "%POI_z_1 = fadd float %tmp_12_i_i1, %edge_p1_y_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 463 'fadd' 'POI_z_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 464 [1/4] (8.58ns)   --->   "%POI_y_1 = fadd float %tmp_14_i_i1, %edge_p1_z_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103]   --->   Operation 464 'fadd' 'POI_y_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 53> <Delay = 4.99>
ST_106 : Operation 465 [2/2] (4.99ns)   --->   "%tmp_2 = call fastcc i1 @pointOnSegment(float %POI_x_1, float %POI_y_1, float %POI_z_1, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)" [src/honeybee.c:105]   --->   Operation 465 'call' 'tmp_2' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_106 : Operation 466 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %POI_x_1 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 466 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 467 'partselect' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i32 %p_Val2_s to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 468 'trunc' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 469 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_5, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 469 'bitconcatenate' 'mantissa_V_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%zext_ln682_2 = zext i25 %mantissa_V_2 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 470 'zext' 'zext_ln682_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln339_2 = zext i8 %tmp_V_4 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 471 'zext' 'zext_ln339_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 472 [1/1] (1.30ns)   --->   "%add_ln339_2 = add i9 -127, %zext_ln339_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 472 'add' 'add_ln339_2' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 473 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_2, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 473 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 474 [1/1] (1.30ns)   --->   "%sub_ln1311_2 = sub i8 127, %tmp_V_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 474 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i8 %sub_ln1311_2 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 475 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 476 [1/1] (0.72ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_4, i9 %add_ln339_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 476 'select' 'ush_2' <Predicate = true> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%sext_ln1311_5 = sext i9 %ush_2 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 477 'sext' 'sext_ln1311_5' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%sext_ln1311_14 = sext i9 %ush_2 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 478 'sext' 'sext_ln1311_14' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%zext_ln1287_2 = zext i32 %sext_ln1311_5 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 479 'zext' 'zext_ln1287_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%r_V_4 = lshr i25 %mantissa_V_2, %sext_ln1311_14" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 480 'lshr' 'r_V_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%r_V_5 = shl i79 %zext_ln682_2, %zext_ln1287_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 481 'shl' 'r_V_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_4, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 482 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%zext_ln662_2 = zext i1 %tmp_11 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 483 'zext' 'zext_ln662_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_5, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 484 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 485 [1/1] (2.96ns) (out node of the LUT)   --->   "%p_Val2_22 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 485 'select' 'p_Val2_22' <Predicate = true> <Delay = 2.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 107 <SV = 54> <Delay = 8.68>
ST_107 : Operation 486 [1/2] (7.39ns)   --->   "%tmp_2 = call fastcc i1 @pointOnSegment(float %POI_x_1, float %POI_y_1, float %POI_z_1, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)" [src/honeybee.c:105]   --->   Operation 486 'call' 'tmp_2' <Predicate = true> <Delay = 7.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_107 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_4)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 487 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 488 [1/1] (1.89ns)   --->   "%result_V_3 = sub i32 0, %p_Val2_22" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 488 'sub' 'result_V_3' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_4)   --->   "%p_Val2_23 = select i1 %p_Result_2, i32 %result_V_3, i32 %p_Val2_22" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 489 'select' 'p_Val2_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 490 [1/1] (0.00ns)   --->   "%p_Val2_12 = bitcast float %POI_z_1 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 490 'bitcast' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_4)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_12, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 491 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_12, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 492 'partselect' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_V_7 = trunc i32 %p_Val2_12 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 493 'trunc' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 494 [1/1] (0.00ns)   --->   "%mantissa_V_3 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_7, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 494 'bitconcatenate' 'mantissa_V_3' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%zext_ln682_3 = zext i25 %mantissa_V_3 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 495 'zext' 'zext_ln682_3' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln339_3 = zext i8 %tmp_V_6 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 496 'zext' 'zext_ln339_3' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 497 [1/1] (1.30ns)   --->   "%add_ln339_3 = add i9 -127, %zext_ln339_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 497 'add' 'add_ln339_3' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 498 [1/1] (0.00ns)   --->   "%isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_3, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 498 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 499 [1/1] (1.30ns)   --->   "%sub_ln1311_3 = sub i8 127, %tmp_V_6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 499 'sub' 'sub_ln1311_3' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln1311_6 = sext i8 %sub_ln1311_3 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 500 'sext' 'sext_ln1311_6' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 501 [1/1] (0.72ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1311_6, i9 %add_ln339_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 501 'select' 'ush_3' <Predicate = true> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%sext_ln1311_7 = sext i9 %ush_3 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 502 'sext' 'sext_ln1311_7' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%sext_ln1311_15 = sext i9 %ush_3 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 503 'sext' 'sext_ln1311_15' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%zext_ln1287_3 = zext i32 %sext_ln1311_7 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 504 'zext' 'zext_ln1287_3' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%r_V_6 = lshr i25 %mantissa_V_3, %sext_ln1311_15" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 505 'lshr' 'r_V_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%r_V_7 = shl i79 %zext_ln682_3, %zext_ln1287_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 506 'shl' 'r_V_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_6, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 507 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%zext_ln662_3 = zext i1 %tmp_16 to i55" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 508 'zext' 'zext_ln662_3' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312_2)   --->   "%tmp_14 = call i55 @_ssdm_op_PartSelect.i55.i79.i32.i32(i79 %r_V_7, i32 24, i32 78)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 509 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 510 [1/1] (2.96ns) (out node of the LUT)   --->   "%select_ln1312_2 = select i1 %isNeg_3, i55 %zext_ln662_3, i55 %tmp_14" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 510 'select' 'select_ln1312_2' <Predicate = true> <Delay = 2.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln82_3 = trunc i55 %select_ln1312_2 to i28" [src/honeybee.c:82->src/honeybee.c:106]   --->   Operation 511 'trunc' 'trunc_ln82_3' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 512 [1/1] (1.79ns)   --->   "%sub_ln82_1 = sub i28 0, %trunc_ln82_3" [src/honeybee.c:82->src/honeybee.c:106]   --->   Operation 512 'sub' 'sub_ln82_1' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_4)   --->   "%trunc_ln82_5 = trunc i55 %select_ln1312_2 to i28" [src/honeybee.c:82->src/honeybee.c:106]   --->   Operation 513 'trunc' 'trunc_ln82_5' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_4)   --->   "%select_ln59_2 = select i1 %p_Result_3, i28 %sub_ln82_1, i28 %trunc_ln82_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106]   --->   Operation 514 'select' 'select_ln59_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_4)   --->   "%shl_ln82_4 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %select_ln59_2, i4 0)" [src/honeybee.c:82->src/honeybee.c:106]   --->   Operation 515 'bitconcatenate' 'shl_ln82_4' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 516 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln82_4 = add i32 %p_Val2_23, %shl_ln82_4" [src/honeybee.c:82->src/honeybee.c:106]   --->   Operation 516 'add' 'add_ln82_4' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 55> <Delay = 5.60>
ST_108 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln82_4 = trunc i3 %j_assign_1 to i2" [src/honeybee.c:82->src/honeybee.c:106]   --->   Operation 517 'trunc' 'trunc_ln82_4' <Predicate = (tmp_2)> <Delay = 0.00>
ST_108 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln82_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln82_4, i2 0)" [src/honeybee.c:82->src/honeybee.c:106]   --->   Operation 518 'bitconcatenate' 'shl_ln82_3' <Predicate = (tmp_2)> <Delay = 0.00>
ST_108 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i4 %shl_ln82_3 to i32" [src/honeybee.c:82->src/honeybee.c:106]   --->   Operation 519 'zext' 'zext_ln82_1' <Predicate = (tmp_2)> <Delay = 0.00>
ST_108 : Operation 520 [1/1] (1.89ns)   --->   "%add_ln82_5 = add i32 %add_ln82_4, %zext_ln82_1" [src/honeybee.c:82->src/honeybee.c:106]   --->   Operation 520 'add' 'add_ln82_5' <Predicate = (tmp_2)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node collisions_5)   --->   "%zext_ln106 = zext i32 %add_ln82_5 to i64" [src/honeybee.c:106]   --->   Operation 521 'zext' 'zext_ln106' <Predicate = (tmp_2)> <Delay = 0.00>
ST_108 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node collisions_5)   --->   "%shl_ln106 = shl i64 1, %zext_ln106" [src/honeybee.c:106]   --->   Operation 522 'shl' 'shl_ln106' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 523 [1/1] (0.76ns)   --->   "%add_ln82_6 = add i3 -1, %j_assign_1" [src/honeybee.c:82->src/honeybee.c:107]   --->   Operation 523 'add' 'add_ln82_6' <Predicate = (tmp_2)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_18 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %add_ln82_6, i2 0)" [src/honeybee.c:82->src/honeybee.c:107]   --->   Operation 524 'bitconcatenate' 'tmp_18' <Predicate = (tmp_2)> <Delay = 0.00>
ST_108 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i5 %tmp_18 to i32" [src/honeybee.c:82->src/honeybee.c:107]   --->   Operation 525 'sext' 'sext_ln82_1' <Predicate = (tmp_2)> <Delay = 0.00>
ST_108 : Operation 526 [1/1] (1.89ns)   --->   "%add_ln82_7 = add i32 %add_ln82_4, %sext_ln82_1" [src/honeybee.c:82->src/honeybee.c:107]   --->   Operation 526 'add' 'add_ln82_7' <Predicate = (tmp_2)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node collisions_5)   --->   "%zext_ln107 = zext i32 %add_ln82_7 to i64" [src/honeybee.c:107]   --->   Operation 527 'zext' 'zext_ln107' <Predicate = (tmp_2)> <Delay = 0.00>
ST_108 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node collisions_5)   --->   "%shl_ln107 = shl i64 1, %zext_ln107" [src/honeybee.c:107]   --->   Operation 528 'shl' 'shl_ln107' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node collisions_5)   --->   "%or_ln107 = or i64 %collisions_2, %shl_ln107" [src/honeybee.c:107]   --->   Operation 529 'or' 'or_ln107' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node collisions_5)   --->   "%collisions_3 = or i64 %or_ln107, %shl_ln106" [src/honeybee.c:107]   --->   Operation 530 'or' 'collisions_3' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 531 [1/1] (2.93ns) (out node of the LUT)   --->   "%collisions_5 = select i1 %tmp_2, i64 %collisions_3, i64 %collisions_2" [src/honeybee.c:105]   --->   Operation 531 'select' 'collisions_5' <Predicate = true> <Delay = 2.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 532 [1/1] (0.00ns)   --->   "br label %.preheader4" [src/honeybee.c:102]   --->   Operation 532 'br' <Predicate = true> <Delay = 0.00>

State 109 <SV = 1> <Delay = 8.58>
ST_109 : Operation 533 [3/4] (8.58ns)   --->   "%tmp_19_i_i = fsub float %edge_p2_x_read, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 533 'fsub' 'tmp_19_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 534 [3/4] (8.58ns)   --->   "%tmp_21_i_i = fsub float %edge_p2_y_read, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 534 'fsub' 'tmp_21_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 535 [3/4] (8.58ns)   --->   "%tmp_24_i_i = fsub float %edge_p2_z_read, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 535 'fsub' 'tmp_24_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 2> <Delay = 8.58>
ST_110 : Operation 536 [2/4] (8.58ns)   --->   "%tmp_19_i_i = fsub float %edge_p2_x_read, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 536 'fsub' 'tmp_19_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 537 [2/4] (8.58ns)   --->   "%tmp_21_i_i = fsub float %edge_p2_y_read, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 537 'fsub' 'tmp_21_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 538 [2/4] (8.58ns)   --->   "%tmp_24_i_i = fsub float %edge_p2_z_read, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 538 'fsub' 'tmp_24_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 3> <Delay = 8.58>
ST_111 : Operation 539 [1/4] (8.58ns)   --->   "%tmp_19_i_i = fsub float %edge_p2_x_read, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 539 'fsub' 'tmp_19_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 540 [1/4] (8.58ns)   --->   "%tmp_21_i_i = fsub float %edge_p2_y_read, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 540 'fsub' 'tmp_21_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 541 [1/4] (8.58ns)   --->   "%tmp_24_i_i = fsub float %edge_p2_z_read, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 541 'fsub' 'tmp_24_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 542 [1/1] (0.46ns)   --->   "br label %.preheader6" [src/honeybee.c:92]   --->   Operation 542 'br' <Predicate = true> <Delay = 0.46>

State 112 <SV = 4> <Delay = 8.08>
ST_112 : Operation 543 [1/1] (0.00ns)   --->   "%k_assign = phi i3 [ %z, %_ifconv ], [ 0, %.preheader6.preheader ]"   --->   Operation 543 'phi' 'k_assign' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 544 [1/1] (0.00ns)   --->   "%collisions_0 = phi i64 [ %collisions_1, %_ifconv ], [ 0, %.preheader6.preheader ]"   --->   Operation 544 'phi' 'collisions_0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i3 %k_assign to i32" [src/honeybee.c:92]   --->   Operation 545 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 546 [1/1] (0.98ns)   --->   "%icmp_ln92 = icmp eq i3 %k_assign, -4" [src/honeybee.c:92]   --->   Operation 546 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 547 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 547 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 548 [1/1] (0.76ns)   --->   "%z = add i3 %k_assign, 1" [src/honeybee.c:92]   --->   Operation 548 'add' 'z' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 549 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %.loopexit.loopexit26, label %_ifconv" [src/honeybee.c:92]   --->   Operation 549 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 550 [4/4] (8.08ns)   --->   "%R_z = sitofp i32 %zext_ln92 to float" [src/honeybee.c:93]   --->   Operation 550 'sitofp' 'R_z' <Predicate = (!icmp_ln92)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 551 [1/1] (0.79ns)   --->   "br label %.loopexit"   --->   Operation 551 'br' <Predicate = (icmp_ln92)> <Delay = 0.79>

State 113 <SV = 5> <Delay = 8.08>
ST_113 : Operation 552 [3/4] (8.08ns)   --->   "%R_z = sitofp i32 %zext_ln92 to float" [src/honeybee.c:93]   --->   Operation 552 'sitofp' 'R_z' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 6> <Delay = 8.08>
ST_114 : Operation 553 [2/4] (8.08ns)   --->   "%R_z = sitofp i32 %zext_ln92 to float" [src/honeybee.c:93]   --->   Operation 553 'sitofp' 'R_z' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 7> <Delay = 8.08>
ST_115 : Operation 554 [1/4] (8.08ns)   --->   "%R_z = sitofp i32 %zext_ln92 to float" [src/honeybee.c:93]   --->   Operation 554 'sitofp' 'R_z' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 8> <Delay = 8.58>
ST_116 : Operation 555 [4/4] (8.58ns)   --->   "%PR_z = fsub float %R_z, %R_z" [src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:93]   --->   Operation 555 'fsub' 'PR_z' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 9> <Delay = 8.58>
ST_117 : Operation 556 [3/4] (8.58ns)   --->   "%PR_z = fsub float %R_z, %R_z" [src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:93]   --->   Operation 556 'fsub' 'PR_z' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 10> <Delay = 8.58>
ST_118 : Operation 557 [2/4] (8.58ns)   --->   "%PR_z = fsub float %R_z, %R_z" [src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:93]   --->   Operation 557 'fsub' 'PR_z' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 11> <Delay = 8.58>
ST_119 : Operation 558 [1/4] (8.58ns)   --->   "%PR_z = fsub float %R_z, %R_z" [src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:93]   --->   Operation 558 'fsub' 'PR_z' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 12> <Delay = 8.43>
ST_120 : Operation 559 [3/3] (8.43ns)   --->   "%tmp_i_i = fmul float %PR_z, 0.000000e+00" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93]   --->   Operation 559 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 13> <Delay = 8.43>
ST_121 : Operation 560 [2/3] (8.43ns)   --->   "%tmp_i_i = fmul float %PR_z, 0.000000e+00" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93]   --->   Operation 560 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 14> <Delay = 8.43>
ST_122 : Operation 561 [1/3] (8.43ns)   --->   "%tmp_i_i = fmul float %PR_z, 0.000000e+00" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93]   --->   Operation 561 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 562 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast float %PR_z to i32" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93]   --->   Operation 562 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 563 [1/1] (0.80ns)   --->   "%xor_ln22 = xor i32 %bitcast_ln22, -2147483648" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93]   --->   Operation 563 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 15> <Delay = 8.58>
ST_123 : Operation 564 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i32 %xor_ln22 to float" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93]   --->   Operation 564 'bitcast' 'bitcast_ln22_1' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 565 [4/4] (8.58ns)   --->   "%norm_y = fsub float %tmp_i_i, %bitcast_ln22_1" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93]   --->   Operation 565 'fsub' 'norm_y' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 16> <Delay = 8.58>
ST_124 : Operation 566 [3/4] (8.58ns)   --->   "%norm_y = fsub float %tmp_i_i, %bitcast_ln22_1" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93]   --->   Operation 566 'fsub' 'norm_y' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 17> <Delay = 8.58>
ST_125 : Operation 567 [2/4] (8.58ns)   --->   "%norm_y = fsub float %tmp_i_i, %bitcast_ln22_1" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93]   --->   Operation 567 'fsub' 'norm_y' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 18> <Delay = 8.58>
ST_126 : Operation 568 [1/4] (8.58ns)   --->   "%norm_y = fsub float %tmp_i_i, %bitcast_ln22_1" [src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93]   --->   Operation 568 'fsub' 'norm_y' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 19> <Delay = 8.43>
ST_127 : Operation 569 [3/3] (8.43ns)   --->   "%tmp_i9_i = fmul float %norm_y, 0.000000e+00" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93]   --->   Operation 569 'fmul' 'tmp_i9_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 570 [3/3] (8.43ns)   --->   "%tmp_i1_i = fmul float %norm_y, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 570 'fmul' 'tmp_i1_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 571 [3/3] (8.43ns)   --->   "%tmp_i1_i_6 = fmul float %norm_y, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 571 'fmul' 'tmp_i1_i_6' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 20> <Delay = 8.43>
ST_128 : Operation 572 [2/3] (8.43ns)   --->   "%tmp_i9_i = fmul float %norm_y, 0.000000e+00" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93]   --->   Operation 572 'fmul' 'tmp_i9_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 573 [2/3] (8.43ns)   --->   "%tmp_i1_i = fmul float %norm_y, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 573 'fmul' 'tmp_i1_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 574 [2/3] (8.43ns)   --->   "%tmp_i1_i_6 = fmul float %norm_y, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 574 'fmul' 'tmp_i1_i_6' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 21> <Delay = 8.43>
ST_129 : Operation 575 [1/3] (8.43ns)   --->   "%tmp_i9_i = fmul float %norm_y, 0.000000e+00" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93]   --->   Operation 575 'fmul' 'tmp_i9_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 576 [1/3] (8.43ns)   --->   "%tmp_i1_i = fmul float %norm_y, %edge_p1_x_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 576 'fmul' 'tmp_i1_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 577 [1/3] (8.43ns)   --->   "%tmp_i1_i_6 = fmul float %norm_y, %edge_p1_y_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 577 'fmul' 'tmp_i1_i_6' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 22> <Delay = 8.58>
ST_130 : Operation 578 [4/4] (8.58ns)   --->   "%tmp_28_i_i = fadd float %tmp_i9_i, %tmp_i9_i" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93]   --->   Operation 578 'fadd' 'tmp_28_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 579 [4/4] (8.58ns)   --->   "%tmp_15_i_i = fadd float %tmp_i1_i, %tmp_i1_i_6" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 579 'fadd' 'tmp_15_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 23> <Delay = 8.58>
ST_131 : Operation 580 [3/4] (8.58ns)   --->   "%tmp_28_i_i = fadd float %tmp_i9_i, %tmp_i9_i" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93]   --->   Operation 580 'fadd' 'tmp_28_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 581 [3/4] (8.58ns)   --->   "%tmp_15_i_i = fadd float %tmp_i1_i, %tmp_i1_i_6" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 581 'fadd' 'tmp_15_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 582 [3/3] (8.43ns)   --->   "%tmp_20_i_i = fmul float %tmp_19_i_i, %norm_y" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 582 'fmul' 'tmp_20_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 583 [3/3] (8.43ns)   --->   "%tmp_22_i_i = fmul float %tmp_21_i_i, %norm_y" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 583 'fmul' 'tmp_22_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 24> <Delay = 8.58>
ST_132 : Operation 584 [2/4] (8.58ns)   --->   "%tmp_28_i_i = fadd float %tmp_i9_i, %tmp_i9_i" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93]   --->   Operation 584 'fadd' 'tmp_28_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 585 [2/4] (8.58ns)   --->   "%tmp_15_i_i = fadd float %tmp_i1_i, %tmp_i1_i_6" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 585 'fadd' 'tmp_15_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 586 [2/3] (8.43ns)   --->   "%tmp_20_i_i = fmul float %tmp_19_i_i, %norm_y" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 586 'fmul' 'tmp_20_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 587 [2/3] (8.43ns)   --->   "%tmp_22_i_i = fmul float %tmp_21_i_i, %norm_y" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 587 'fmul' 'tmp_22_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 25> <Delay = 8.58>
ST_133 : Operation 588 [1/4] (8.58ns)   --->   "%tmp_28_i_i = fadd float %tmp_i9_i, %tmp_i9_i" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93]   --->   Operation 588 'fadd' 'tmp_28_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 589 [1/4] (8.58ns)   --->   "%tmp_15_i_i = fadd float %tmp_i1_i, %tmp_i1_i_6" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 589 'fadd' 'tmp_15_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 590 [1/3] (8.43ns)   --->   "%tmp_20_i_i = fmul float %tmp_19_i_i, %norm_y" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 590 'fmul' 'tmp_20_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 591 [1/3] (8.43ns)   --->   "%tmp_22_i_i = fmul float %tmp_21_i_i, %norm_y" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 591 'fmul' 'tmp_22_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 26> <Delay = 8.58>
ST_134 : Operation 592 [4/4] (8.58ns)   --->   "%dot = fadd float %tmp_28_i_i, %R_z" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93]   --->   Operation 592 'fadd' 'dot' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 593 [4/4] (8.58ns)   --->   "%tmp_17_i_i = fadd float %tmp_15_i_i, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 593 'fadd' 'tmp_17_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 594 [4/4] (8.58ns)   --->   "%tmp_23_i_i = fadd float %tmp_20_i_i, %tmp_22_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 594 'fadd' 'tmp_23_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 27> <Delay = 8.58>
ST_135 : Operation 595 [3/4] (8.58ns)   --->   "%dot = fadd float %tmp_28_i_i, %R_z" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93]   --->   Operation 595 'fadd' 'dot' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 596 [3/4] (8.58ns)   --->   "%tmp_17_i_i = fadd float %tmp_15_i_i, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 596 'fadd' 'tmp_17_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 597 [3/4] (8.58ns)   --->   "%tmp_23_i_i = fadd float %tmp_20_i_i, %tmp_22_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 597 'fadd' 'tmp_23_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 28> <Delay = 8.58>
ST_136 : Operation 598 [2/4] (8.58ns)   --->   "%dot = fadd float %tmp_28_i_i, %R_z" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93]   --->   Operation 598 'fadd' 'dot' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 599 [2/4] (8.58ns)   --->   "%tmp_17_i_i = fadd float %tmp_15_i_i, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 599 'fadd' 'tmp_17_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 600 [2/4] (8.58ns)   --->   "%tmp_23_i_i = fadd float %tmp_20_i_i, %tmp_22_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 600 'fadd' 'tmp_23_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 29> <Delay = 8.58>
ST_137 : Operation 601 [1/4] (8.58ns)   --->   "%dot = fadd float %tmp_28_i_i, %R_z" [src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93]   --->   Operation 601 'fadd' 'dot' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 602 [1/4] (8.58ns)   --->   "%tmp_17_i_i = fadd float %tmp_15_i_i, %edge_p1_z_read" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 602 'fadd' 'tmp_17_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 603 [1/4] (8.58ns)   --->   "%tmp_23_i_i = fadd float %tmp_20_i_i, %tmp_22_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 603 'fadd' 'tmp_23_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 30> <Delay = 8.58>
ST_138 : Operation 604 [4/4] (8.58ns)   --->   "%tmp_18_i_i = fsub float %dot, %tmp_17_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 604 'fsub' 'tmp_18_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 605 [4/4] (8.58ns)   --->   "%tmp_26_i_i = fadd float %tmp_23_i_i, %tmp_24_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 605 'fadd' 'tmp_26_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 31> <Delay = 8.58>
ST_139 : Operation 606 [3/4] (8.58ns)   --->   "%tmp_18_i_i = fsub float %dot, %tmp_17_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 606 'fsub' 'tmp_18_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 607 [3/4] (8.58ns)   --->   "%tmp_26_i_i = fadd float %tmp_23_i_i, %tmp_24_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 607 'fadd' 'tmp_26_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 32> <Delay = 8.58>
ST_140 : Operation 608 [2/4] (8.58ns)   --->   "%tmp_18_i_i = fsub float %dot, %tmp_17_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 608 'fsub' 'tmp_18_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 609 [2/4] (8.58ns)   --->   "%tmp_26_i_i = fadd float %tmp_23_i_i, %tmp_24_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 609 'fadd' 'tmp_26_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 33> <Delay = 8.58>
ST_141 : Operation 610 [1/4] (8.58ns)   --->   "%tmp_18_i_i = fsub float %dot, %tmp_17_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 610 'fsub' 'tmp_18_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 611 [1/4] (8.58ns)   --->   "%tmp_26_i_i = fadd float %tmp_23_i_i, %tmp_24_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 611 'fadd' 'tmp_26_i_i' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 34> <Delay = 7.19>
ST_142 : Operation 612 [12/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i_i, %tmp_26_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 612 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 35> <Delay = 7.19>
ST_143 : Operation 613 [11/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i_i, %tmp_26_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 613 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 36> <Delay = 7.19>
ST_144 : Operation 614 [10/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i_i, %tmp_26_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 614 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 37> <Delay = 7.19>
ST_145 : Operation 615 [9/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i_i, %tmp_26_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 615 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 38> <Delay = 7.19>
ST_146 : Operation 616 [8/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i_i, %tmp_26_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 616 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 39> <Delay = 7.19>
ST_147 : Operation 617 [7/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i_i, %tmp_26_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 617 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 40> <Delay = 7.19>
ST_148 : Operation 618 [6/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i_i, %tmp_26_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 618 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 41> <Delay = 7.19>
ST_149 : Operation 619 [5/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i_i, %tmp_26_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 619 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 42> <Delay = 7.19>
ST_150 : Operation 620 [4/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i_i, %tmp_26_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 620 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 43> <Delay = 7.19>
ST_151 : Operation 621 [3/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i_i, %tmp_26_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 621 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 44> <Delay = 7.19>
ST_152 : Operation 622 [2/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i_i, %tmp_26_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 622 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 45> <Delay = 7.19>
ST_153 : Operation 623 [1/12] (7.19ns)   --->   "%T = fdiv float %tmp_18_i_i, %tmp_26_i_i" [src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93]   --->   Operation 623 'fdiv' 'T' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 46> <Delay = 8.43>
ST_154 : Operation 624 [3/3] (8.43ns)   --->   "%tmp_i2_i = fmul float %tmp_19_i_i, %T" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 624 'fmul' 'tmp_i2_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 625 [3/3] (8.43ns)   --->   "%tmp_12_i_i = fmul float %tmp_21_i_i, %T" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 625 'fmul' 'tmp_12_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 626 [3/3] (8.43ns)   --->   "%tmp_14_i_i = fmul float %tmp_24_i_i, %T" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 626 'fmul' 'tmp_14_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 47> <Delay = 8.43>
ST_155 : Operation 627 [2/3] (8.43ns)   --->   "%tmp_i2_i = fmul float %tmp_19_i_i, %T" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 627 'fmul' 'tmp_i2_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 628 [2/3] (8.43ns)   --->   "%tmp_12_i_i = fmul float %tmp_21_i_i, %T" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 628 'fmul' 'tmp_12_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 629 [2/3] (8.43ns)   --->   "%tmp_14_i_i = fmul float %tmp_24_i_i, %T" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 629 'fmul' 'tmp_14_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 48> <Delay = 8.43>
ST_156 : Operation 630 [1/3] (8.43ns)   --->   "%tmp_i2_i = fmul float %tmp_19_i_i, %T" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 630 'fmul' 'tmp_i2_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 631 [1/3] (8.43ns)   --->   "%tmp_12_i_i = fmul float %tmp_21_i_i, %T" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 631 'fmul' 'tmp_12_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 632 [1/3] (8.43ns)   --->   "%tmp_14_i_i = fmul float %tmp_24_i_i, %T" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 632 'fmul' 'tmp_14_i_i' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 49> <Delay = 8.58>
ST_157 : Operation 633 [4/4] (8.58ns)   --->   "%POI_x = fadd float %tmp_i2_i, %edge_p1_x_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 633 'fadd' 'POI_x' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 634 [4/4] (8.58ns)   --->   "%POI_y = fadd float %tmp_12_i_i, %edge_p1_y_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 634 'fadd' 'POI_y' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 635 [4/4] (8.58ns)   --->   "%POI_z = fadd float %tmp_14_i_i, %edge_p1_z_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 635 'fadd' 'POI_z' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 50> <Delay = 8.58>
ST_158 : Operation 636 [3/4] (8.58ns)   --->   "%POI_x = fadd float %tmp_i2_i, %edge_p1_x_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 636 'fadd' 'POI_x' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 637 [3/4] (8.58ns)   --->   "%POI_y = fadd float %tmp_12_i_i, %edge_p1_y_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 637 'fadd' 'POI_y' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 638 [3/4] (8.58ns)   --->   "%POI_z = fadd float %tmp_14_i_i, %edge_p1_z_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 638 'fadd' 'POI_z' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 51> <Delay = 8.58>
ST_159 : Operation 639 [2/4] (8.58ns)   --->   "%POI_x = fadd float %tmp_i2_i, %edge_p1_x_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 639 'fadd' 'POI_x' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 640 [2/4] (8.58ns)   --->   "%POI_y = fadd float %tmp_12_i_i, %edge_p1_y_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 640 'fadd' 'POI_y' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 641 [2/4] (8.58ns)   --->   "%POI_z = fadd float %tmp_14_i_i, %edge_p1_z_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 641 'fadd' 'POI_z' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 52> <Delay = 8.58>
ST_160 : Operation 642 [1/4] (8.58ns)   --->   "%POI_x = fadd float %tmp_i2_i, %edge_p1_x_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 642 'fadd' 'POI_x' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 643 [1/4] (8.58ns)   --->   "%POI_y = fadd float %tmp_12_i_i, %edge_p1_y_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 643 'fadd' 'POI_y' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 644 [1/4] (8.58ns)   --->   "%POI_z = fadd float %tmp_14_i_i, %edge_p1_z_read" [src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93]   --->   Operation 644 'fadd' 'POI_z' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 53> <Delay = 4.99>
ST_161 : Operation 645 [2/2] (4.99ns)   --->   "%tmp_s = call fastcc i1 @pointOnSegment(float %POI_x, float %POI_y, float %POI_z, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)" [src/honeybee.c:94]   --->   Operation 645 'call' 'tmp_s' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_161 : Operation 646 [1/1] (0.00ns)   --->   "%p_Val2_1 = bitcast float %POI_x to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 646 'bitcast' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 647 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_1 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 648 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 649 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 649 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 650 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 651 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 652 [1/1] (1.30ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 652 'add' 'add_ln339' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 653 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 653 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 654 [1/1] (1.30ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 654 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 655 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 656 [1/1] (0.72ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 656 'select' 'ush' <Predicate = true> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_161 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 657 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%sext_ln1311_12 = sext i9 %ush to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 658 'sext' 'sext_ln1311_12' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 659 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 660 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 661 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 662 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%zext_ln662 = zext i1 %tmp to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 663 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20)   --->   "%tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 664 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 665 [1/1] (2.96ns) (out node of the LUT)   --->   "%p_Val2_20 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 665 'select' 'p_Val2_20' <Predicate = true> <Delay = 2.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 162 <SV = 54> <Delay = 8.73>
ST_162 : Operation 666 [1/2] (7.39ns)   --->   "%tmp_s = call fastcc i1 @pointOnSegment(float %POI_x, float %POI_y, float %POI_z, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)" [src/honeybee.c:94]   --->   Operation 666 'call' 'tmp_s' <Predicate = true> <Delay = 7.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_162 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node add_ln82)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 667 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 668 [1/1] (1.89ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_20" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 668 'sub' 'result_V_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node add_ln82)   --->   "%p_Val2_21 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_20" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 669 'select' 'p_Val2_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 670 [1/1] (0.00ns)   --->   "%p_Val2_6 = bitcast float %POI_y to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 670 'bitcast' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node add_ln82)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_6, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 671 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 672 'partselect' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i32 %p_Val2_6 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 673 'trunc' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 674 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_3, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 674 'bitconcatenate' 'mantissa_V_1' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln682_1 = zext i25 %mantissa_V_1 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 675 'zext' 'zext_ln682_1' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i8 %tmp_V_2 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 676 'zext' 'zext_ln339_1' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 677 [1/1] (1.30ns)   --->   "%add_ln339_1 = add i9 -127, %zext_ln339_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 677 'add' 'add_ln339_1' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 678 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_1, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 678 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 679 [1/1] (1.30ns)   --->   "%sub_ln1311_1 = sub i8 127, %tmp_V_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 679 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %sub_ln1311_1 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 680 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 681 [1/1] (0.72ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_2, i9 %add_ln339_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 681 'select' 'ush_1' <Predicate = true> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%sext_ln1311_3 = sext i9 %ush_1 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 682 'sext' 'sext_ln1311_3' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%sext_ln1311_13 = sext i9 %ush_1 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 683 'sext' 'sext_ln1311_13' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln1287_1 = zext i32 %sext_ln1311_3 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 684 'zext' 'zext_ln1287_1' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_2 = lshr i25 %mantissa_V_1, %sext_ln1311_13" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 685 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_3 = shl i79 %zext_ln682_1, %zext_ln1287_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 686 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_2, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 687 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln662_1 = zext i1 %tmp_7 to i55" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 688 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_6 = call i55 @_ssdm_op_PartSelect.i55.i79.i32.i32(i79 %r_V_3, i32 24, i32 78)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 689 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 690 [1/1] (2.96ns) (out node of the LUT)   --->   "%select_ln1312 = select i1 %isNeg_1, i55 %zext_ln662_1, i55 %tmp_6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 690 'select' 'select_ln1312' <Predicate = true> <Delay = 2.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i55 %select_ln1312 to i30" [src/honeybee.c:82->src/honeybee.c:95]   --->   Operation 691 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 692 [1/1] (1.84ns)   --->   "%sub_ln82 = sub i30 0, %trunc_ln82" [src/honeybee.c:82->src/honeybee.c:95]   --->   Operation 692 'sub' 'sub_ln82' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node add_ln82)   --->   "%trunc_ln82_1 = trunc i55 %select_ln1312 to i30" [src/honeybee.c:82->src/honeybee.c:95]   --->   Operation 693 'trunc' 'trunc_ln82_1' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node add_ln82)   --->   "%select_ln59 = select i1 %p_Result_1, i30 %sub_ln82, i30 %trunc_ln82_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95]   --->   Operation 694 'select' 'select_ln59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln82)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %select_ln59, i2 0)" [src/honeybee.c:82->src/honeybee.c:95]   --->   Operation 695 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 696 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln82 = add i32 %shl_ln, %p_Val2_21" [src/honeybee.c:82->src/honeybee.c:95]   --->   Operation 696 'add' 'add_ln82' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 55> <Delay = 5.60>
ST_163 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln82_2 = trunc i3 %k_assign to i2" [src/honeybee.c:82->src/honeybee.c:95]   --->   Operation 697 'trunc' 'trunc_ln82_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_163 : Operation 698 [1/1] (0.00ns)   --->   "%shl_ln82_1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %trunc_ln82_2, i4 0)" [src/honeybee.c:82->src/honeybee.c:95]   --->   Operation 698 'bitconcatenate' 'shl_ln82_1' <Predicate = (tmp_s)> <Delay = 0.00>
ST_163 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i6 %shl_ln82_1 to i32" [src/honeybee.c:82->src/honeybee.c:95]   --->   Operation 699 'zext' 'zext_ln82' <Predicate = (tmp_s)> <Delay = 0.00>
ST_163 : Operation 700 [1/1] (1.89ns)   --->   "%add_ln82_1 = add i32 %add_ln82, %zext_ln82" [src/honeybee.c:82->src/honeybee.c:95]   --->   Operation 700 'add' 'add_ln82_1' <Predicate = (tmp_s)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node collisions_1)   --->   "%zext_ln95 = zext i32 %add_ln82_1 to i64" [src/honeybee.c:95]   --->   Operation 701 'zext' 'zext_ln95' <Predicate = (tmp_s)> <Delay = 0.00>
ST_163 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node collisions_1)   --->   "%shl_ln95 = shl i64 1, %zext_ln95" [src/honeybee.c:95]   --->   Operation 702 'shl' 'shl_ln95' <Predicate = (tmp_s)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 703 [1/1] (0.76ns)   --->   "%add_ln82_2 = add i3 -1, %k_assign" [src/honeybee.c:82->src/honeybee.c:96]   --->   Operation 703 'add' 'add_ln82_2' <Predicate = (tmp_s)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %add_ln82_2, i4 0)" [src/honeybee.c:82->src/honeybee.c:96]   --->   Operation 704 'bitconcatenate' 'tmp_10' <Predicate = (tmp_s)> <Delay = 0.00>
ST_163 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i7 %tmp_10 to i32" [src/honeybee.c:82->src/honeybee.c:96]   --->   Operation 705 'sext' 'sext_ln82' <Predicate = (tmp_s)> <Delay = 0.00>
ST_163 : Operation 706 [1/1] (1.89ns)   --->   "%add_ln82_3 = add i32 %add_ln82, %sext_ln82" [src/honeybee.c:82->src/honeybee.c:96]   --->   Operation 706 'add' 'add_ln82_3' <Predicate = (tmp_s)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node collisions_1)   --->   "%zext_ln96 = zext i32 %add_ln82_3 to i64" [src/honeybee.c:96]   --->   Operation 707 'zext' 'zext_ln96' <Predicate = (tmp_s)> <Delay = 0.00>
ST_163 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node collisions_1)   --->   "%shl_ln96 = shl i64 1, %zext_ln96" [src/honeybee.c:96]   --->   Operation 708 'shl' 'shl_ln96' <Predicate = (tmp_s)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node collisions_1)   --->   "%or_ln96 = or i64 %collisions_0, %shl_ln96" [src/honeybee.c:96]   --->   Operation 709 'or' 'or_ln96' <Predicate = (tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node collisions_1)   --->   "%collisions = or i64 %or_ln96, %shl_ln95" [src/honeybee.c:96]   --->   Operation 710 'or' 'collisions' <Predicate = (tmp_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 711 [1/1] (2.93ns) (out node of the LUT)   --->   "%collisions_1 = select i1 %tmp_s, i64 %collisions, i64 %collisions_0" [src/honeybee.c:94]   --->   Operation 711 'select' 'collisions_1' <Predicate = true> <Delay = 2.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_163 : Operation 712 [1/1] (0.00ns)   --->   "br label %.preheader6" [src/honeybee.c:92]   --->   Operation 712 'br' <Predicate = true> <Delay = 0.00>

State 164 <SV = 5> <Delay = 0.00>
ST_164 : Operation 713 [1/1] (0.00ns)   --->   "%collisions_7 = phi i64 [ %collisions_4, %.loopexit.loopexit ], [ %collisions_2, %.loopexit.loopexit25 ], [ %collisions_0, %.loopexit.loopexit26 ]" [src/honeybee.c:116]   --->   Operation 713 'phi' 'collisions_7' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 714 [1/1] (0.00ns)   --->   "ret i64 %collisions_7" [src/honeybee.c:123]   --->   Operation 714 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.59ns
The critical path consists of the following:
	wire read on port 'edge_p2_z' (src/honeybee.c:85) [8]  (0 ns)
	'fsub' operation ('tmp_24_i_i', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [238]  (8.59 ns)

 <State 2>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_19_i_i1', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [20]  (8.59 ns)

 <State 3>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_19_i_i1', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [20]  (8.59 ns)

 <State 4>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_19_i_i1', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [20]  (8.59 ns)

 <State 5>: 8.08ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', src/honeybee.c:113) [28]  (0 ns)
	'sitofp' operation ('plane', src/honeybee.c:114) [35]  (8.08 ns)

 <State 6>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('plane', src/honeybee.c:114) [35]  (8.08 ns)

 <State 7>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('plane', src/honeybee.c:114) [35]  (8.08 ns)

 <State 8>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('plane', src/honeybee.c:114) [35]  (8.08 ns)

 <State 9>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.z', src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:114) [36]  (8.59 ns)

 <State 10>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.z', src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:114) [36]  (8.59 ns)

 <State 11>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.z', src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:114) [36]  (8.59 ns)

 <State 12>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.z', src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:114) [36]  (8.59 ns)

 <State 13>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i1', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114) [37]  (8.43 ns)

 <State 14>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i1', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114) [37]  (8.43 ns)

 <State 15>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i1', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114) [37]  (8.43 ns)

 <State 16>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.x', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114) [41]  (8.59 ns)

 <State 17>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.x', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114) [41]  (8.59 ns)

 <State 18>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.x', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114) [41]  (8.59 ns)

 <State 19>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.x', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:114) [41]  (8.59 ns)

 <State 20>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i9_i1', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114) [42]  (8.43 ns)

 <State 21>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i9_i1', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114) [42]  (8.43 ns)

 <State 22>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i9_i1', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114) [42]  (8.43 ns)

 <State 23>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_i_i2', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114) [43]  (8.59 ns)

 <State 24>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_i_i2', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114) [43]  (8.59 ns)

 <State 25>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_i_i2', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114) [43]  (8.59 ns)

 <State 26>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_i_i2', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114) [43]  (8.59 ns)

 <State 27>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('dot', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114) [44]  (8.59 ns)

 <State 28>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('dot', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114) [44]  (8.59 ns)

 <State 29>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('dot', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114) [44]  (8.59 ns)

 <State 30>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('dot', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:114) [44]  (8.59 ns)

 <State 31>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_18_i_i2', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [49]  (8.59 ns)

 <State 32>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_18_i_i2', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [49]  (8.59 ns)

 <State 33>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_18_i_i2', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [49]  (8.59 ns)

 <State 34>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_18_i_i2', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [49]  (8.59 ns)

 <State 35>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [54]  (7.2 ns)

 <State 36>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [54]  (7.2 ns)

 <State 37>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [54]  (7.2 ns)

 <State 38>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [54]  (7.2 ns)

 <State 39>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [54]  (7.2 ns)

 <State 40>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [54]  (7.2 ns)

 <State 41>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [54]  (7.2 ns)

 <State 42>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [54]  (7.2 ns)

 <State 43>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [54]  (7.2 ns)

 <State 44>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [54]  (7.2 ns)

 <State 45>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [54]  (7.2 ns)

 <State 46>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:114) [54]  (7.2 ns)

 <State 47>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2_i2', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114) [55]  (8.43 ns)

 <State 48>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2_i2', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114) [55]  (8.43 ns)

 <State 49>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2_i2', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114) [55]  (8.43 ns)

 <State 50>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('agg.result.x', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114) [56]  (8.59 ns)

 <State 51>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('agg.result.x', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114) [56]  (8.59 ns)

 <State 52>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('agg.result.x', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114) [56]  (8.59 ns)

 <State 53>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('agg.result.x', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:114) [56]  (8.59 ns)

 <State 54>: 7.57ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117) [69]  (1.31 ns)
	'select' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117) [73]  (0.722 ns)
	'lshr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117) [77]  (0 ns)
	'select' operation ('select_ln1312_3', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117) [82]  (2.97 ns)
	'sub' operation ('sub_ln82_2', src/honeybee.c:82->src/honeybee.c:117) [84]  (1.85 ns)
	'select' operation ('select_ln59_4', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:117) [108]  (0.727 ns)

 <State 55>: 7.4ns
The critical path consists of the following:
	'call' operation ('tmp_4', src/honeybee.c:116) to 'pointOnSegment' [61]  (7.4 ns)

 <State 56>: 2.94ns
The critical path consists of the following:
	'shl' operation ('shl_ln117', src/honeybee.c:117) [117]  (0 ns)
	'or' operation ('collisions', src/honeybee.c:118) [124]  (0 ns)
	'select' operation ('collisions', src/honeybee.c:116) [125]  (2.94 ns)

 <State 57>: 8.08ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', src/honeybee.c:102) [132]  (0 ns)
	'sitofp' operation ('plane', src/honeybee.c:103) [140]  (8.08 ns)

 <State 58>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('plane', src/honeybee.c:103) [140]  (8.08 ns)

 <State 59>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('plane', src/honeybee.c:103) [140]  (8.08 ns)

 <State 60>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('plane', src/honeybee.c:103) [140]  (8.08 ns)

 <State 61>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.z', src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:103) [141]  (8.59 ns)

 <State 62>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.z', src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:103) [141]  (8.59 ns)

 <State 63>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.z', src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:103) [141]  (8.59 ns)

 <State 64>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.z', src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:103) [141]  (8.59 ns)

 <State 65>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i4', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103) [142]  (8.43 ns)

 <State 66>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i4', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103) [142]  (8.43 ns)

 <State 67>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i4', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103) [142]  (8.43 ns)

 <State 68>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.x', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103) [146]  (8.59 ns)

 <State 69>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.x', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103) [146]  (8.59 ns)

 <State 70>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.x', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103) [146]  (8.59 ns)

 <State 71>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.x', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:103) [146]  (8.59 ns)

 <State 72>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i9_i9', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103) [147]  (8.43 ns)

 <State 73>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i9_i9', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103) [147]  (8.43 ns)

 <State 74>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i9_i9', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103) [147]  (8.43 ns)

 <State 75>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_i_i1', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103) [148]  (8.59 ns)

 <State 76>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_i_i1', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103) [148]  (8.59 ns)

 <State 77>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_i_i1', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103) [148]  (8.59 ns)

 <State 78>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_i_i1', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103) [148]  (8.59 ns)

 <State 79>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('dot', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103) [149]  (8.59 ns)

 <State 80>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('dot', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103) [149]  (8.59 ns)

 <State 81>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('dot', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103) [149]  (8.59 ns)

 <State 82>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('dot', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:103) [149]  (8.59 ns)

 <State 83>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_18_i_i1', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [154]  (8.59 ns)

 <State 84>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_18_i_i1', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [154]  (8.59 ns)

 <State 85>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_18_i_i1', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [154]  (8.59 ns)

 <State 86>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_18_i_i1', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [154]  (8.59 ns)

 <State 87>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [159]  (7.2 ns)

 <State 88>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [159]  (7.2 ns)

 <State 89>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [159]  (7.2 ns)

 <State 90>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [159]  (7.2 ns)

 <State 91>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [159]  (7.2 ns)

 <State 92>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [159]  (7.2 ns)

 <State 93>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [159]  (7.2 ns)

 <State 94>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [159]  (7.2 ns)

 <State 95>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [159]  (7.2 ns)

 <State 96>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [159]  (7.2 ns)

 <State 97>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [159]  (7.2 ns)

 <State 98>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:103) [159]  (7.2 ns)

 <State 99>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2_i1', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103) [160]  (8.43 ns)

 <State 100>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2_i1', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103) [160]  (8.43 ns)

 <State 101>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2_i1', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103) [160]  (8.43 ns)

 <State 102>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('agg.result.x', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103) [161]  (8.59 ns)

 <State 103>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('agg.result.x', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103) [161]  (8.59 ns)

 <State 104>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('agg.result.x', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103) [161]  (8.59 ns)

 <State 105>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('agg.result.x', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:103) [161]  (8.59 ns)

 <State 106>: 5ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106) [174]  (1.31 ns)
	'select' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106) [178]  (0.722 ns)
	'lshr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106) [182]  (0 ns)
	'select' operation ('__Val2__', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106) [187]  (2.97 ns)

 <State 107>: 8.69ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106) [197]  (1.31 ns)
	'select' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106) [201]  (0.722 ns)
	'lshr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106) [205]  (0 ns)
	'select' operation ('select_ln1312_2', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106) [210]  (2.97 ns)
	'sub' operation ('sub_ln82_1', src/honeybee.c:82->src/honeybee.c:106) [212]  (1.8 ns)
	'select' operation ('select_ln59_2', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:106) [217]  (0 ns)
	'add' operation ('add_ln82_4', src/honeybee.c:82->src/honeybee.c:106) [219]  (1.9 ns)

 <State 108>: 5.6ns
The critical path consists of the following:
	'add' operation ('add_ln82_6', src/honeybee.c:82->src/honeybee.c:107) [223]  (0.768 ns)
	'add' operation ('add_ln82_7', src/honeybee.c:82->src/honeybee.c:107) [226]  (1.9 ns)
	'shl' operation ('shl_ln107', src/honeybee.c:107) [228]  (0 ns)
	'or' operation ('or_ln107', src/honeybee.c:107) [229]  (0 ns)
	'or' operation ('collisions', src/honeybee.c:107) [230]  (0 ns)
	'select' operation ('collisions', src/honeybee.c:105) [231]  (2.94 ns)

 <State 109>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_19_i_i', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [236]  (8.59 ns)

 <State 110>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_19_i_i', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [236]  (8.59 ns)

 <State 111>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_19_i_i', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [236]  (8.59 ns)

 <State 112>: 8.08ns
The critical path consists of the following:
	'phi' operation ('z') with incoming values : ('z', src/honeybee.c:92) [241]  (0 ns)
	'sitofp' operation ('plane', src/honeybee.c:93) [249]  (8.08 ns)

 <State 113>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('plane', src/honeybee.c:93) [249]  (8.08 ns)

 <State 114>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('plane', src/honeybee.c:93) [249]  (8.08 ns)

 <State 115>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('plane', src/honeybee.c:93) [249]  (8.08 ns)

 <State 116>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.z', src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:93) [250]  (8.59 ns)

 <State 117>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.z', src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:93) [250]  (8.59 ns)

 <State 118>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.z', src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:93) [250]  (8.59 ns)

 <State 119>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.z', src/honeybee.c:14->src/honeybee.c:63->src/honeybee.c:93) [250]  (8.59 ns)

 <State 120>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93) [251]  (8.43 ns)

 <State 121>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93) [251]  (8.43 ns)

 <State 122>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i_i', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93) [251]  (8.43 ns)

 <State 123>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.x', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93) [255]  (8.59 ns)

 <State 124>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.x', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93) [255]  (8.59 ns)

 <State 125>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.x', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93) [255]  (8.59 ns)

 <State 126>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('agg.result.x', src/honeybee.c:22->src/honeybee.c:67->src/honeybee.c:93) [255]  (8.59 ns)

 <State 127>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i9_i', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93) [256]  (8.43 ns)

 <State 128>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i9_i', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93) [256]  (8.43 ns)

 <State 129>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i9_i', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93) [256]  (8.43 ns)

 <State 130>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_i_i', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93) [257]  (8.59 ns)

 <State 131>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_i_i', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93) [257]  (8.59 ns)

 <State 132>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_i_i', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93) [257]  (8.59 ns)

 <State 133>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_28_i_i', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93) [257]  (8.59 ns)

 <State 134>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('dot', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93) [258]  (8.59 ns)

 <State 135>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('dot', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93) [258]  (8.59 ns)

 <State 136>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('dot', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93) [258]  (8.59 ns)

 <State 137>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('dot', src/honeybee.c:30->src/honeybee.c:70->src/honeybee.c:93) [258]  (8.59 ns)

 <State 138>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_18_i_i', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [263]  (8.59 ns)

 <State 139>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_18_i_i', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [263]  (8.59 ns)

 <State 140>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_18_i_i', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [263]  (8.59 ns)

 <State 141>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_18_i_i', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [263]  (8.59 ns)

 <State 142>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [268]  (7.2 ns)

 <State 143>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [268]  (7.2 ns)

 <State 144>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [268]  (7.2 ns)

 <State 145>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [268]  (7.2 ns)

 <State 146>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [268]  (7.2 ns)

 <State 147>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [268]  (7.2 ns)

 <State 148>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [268]  (7.2 ns)

 <State 149>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [268]  (7.2 ns)

 <State 150>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [268]  (7.2 ns)

 <State 151>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [268]  (7.2 ns)

 <State 152>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [268]  (7.2 ns)

 <State 153>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('T', src/honeybee.c:34->src/honeybee.c:73->src/honeybee.c:93) [268]  (7.2 ns)

 <State 154>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2_i', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93) [269]  (8.43 ns)

 <State 155>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2_i', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93) [269]  (8.43 ns)

 <State 156>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_i2_i', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93) [269]  (8.43 ns)

 <State 157>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('agg.result.x', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93) [270]  (8.59 ns)

 <State 158>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('agg.result.x', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93) [270]  (8.59 ns)

 <State 159>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('agg.result.x', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93) [270]  (8.59 ns)

 <State 160>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('agg.result.x', src/honeybee.c:40->src/honeybee.c:76->src/honeybee.c:93) [270]  (8.59 ns)

 <State 161>: 5ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95) [283]  (1.31 ns)
	'select' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95) [287]  (0.722 ns)
	'lshr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95) [291]  (0 ns)
	'select' operation ('__Val2__', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95) [296]  (2.97 ns)

 <State 162>: 8.74ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95) [306]  (1.31 ns)
	'select' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95) [310]  (0.722 ns)
	'lshr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95) [314]  (0 ns)
	'select' operation ('select_ln1312', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95) [319]  (2.97 ns)
	'sub' operation ('sub_ln82', src/honeybee.c:82->src/honeybee.c:95) [321]  (1.85 ns)
	'select' operation ('select_ln59', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->src/honeybee.c:95) [323]  (0 ns)
	'add' operation ('add_ln82', src/honeybee.c:82->src/honeybee.c:95) [328]  (1.9 ns)

 <State 163>: 5.6ns
The critical path consists of the following:
	'add' operation ('add_ln82_2', src/honeybee.c:82->src/honeybee.c:96) [332]  (0.768 ns)
	'add' operation ('add_ln82_3', src/honeybee.c:82->src/honeybee.c:96) [335]  (1.9 ns)
	'shl' operation ('shl_ln96', src/honeybee.c:96) [337]  (0 ns)
	'or' operation ('or_ln96', src/honeybee.c:96) [338]  (0 ns)
	'or' operation ('collisions', src/honeybee.c:96) [339]  (0 ns)
	'select' operation ('collisions', src/honeybee.c:94) [340]  (2.94 ns)

 <State 164>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
