0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_1/lab_1.sim/sim_1/impl/timing/xsim/lab1_tb_time_impl.v,1585040350,verilog,,C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_1/lab_1.srcs/sim_1/imports/1 Vivado Design Flow/lab1_tb.v,,glbl;lab1,,,,,,,,
C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_1/lab_1.srcs/sim_1/imports/1 Vivado Design Flow/lab1_tb.v,1584598858,verilog,,,,lab1_tb,,,,,,,,
