Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/kanish/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot mac_tb_func_impl xil_defaultlib.mac_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ADREG=0,AREG=...
Compiling module xil_defaultlib.dsp_macro_0
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.mac_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mac_tb_func_impl
