library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity program_counter is
  port(
    Reset   : in std_logic;
    Clock    : in std_logic;
    PCin    : in std_logic;
    PCout   : in std_logic;
    cpu_bus : inout std_logic_vector(31 downto 0) := (others => 'Z')
    );
end program_counter;

architecture rtl of program_counter is

begin

end rtl;
