#include <stdio.h>	// for debugging/logging

#include "fcs_trg_base.h"

// VERSION 0x0  (Apr 2, 2019)
void fcs_trg_base::stage_1_201900(uint32_t s0[], geom_t geo, link_t *output) 
{

	// Tonko: I will run this basic "high-towerish" trigger always
	uint8_t t[32] ;
	uint32_t mask = 0 ;
	uint32_t thr = ht_threshold[geo.det] ;	// depends on detector
	
	for(int i=0;i<32;i++) {
		if(s0[i] > thr) {
			mask |= (1<<i) ;
			t[i] = 1 ;
		}
		else {
			mask &= ~(1<<i) ;
			t[i] = 0 ;
		}
	}

	// algorithm depends on detector
	if(geo.det == 2) {	// BASIC algo for fPRE in FY19
		uint8_t bit[3] ;

		bit[0] = t[0] | t[1] | t[2] | t[3] | t[4] ;
		bit[1] = t[2] | t[3] | t[4] | t[5] | t[6] ;
		bit[2] = t[4] | t[5] | t[6] | t[7] | t[8] ;

		// Akio
		output->d[0] = (bit[2]<<2) | (bit[1]<<1) | (bit[0]<<0) ;

		// Tonko
		output->d[1] = (t[7]<<7)|(t[6]<<6)|(t[5]<<5)|(t[4]<<4)|(t[3]<<3)|(t[2]<<2)|(t[1]<<1)|(t[0]<<0) ;
		output->d[2] = (t[15]<<7)|(t[14]<<6)|(t[13]<<5)|(t[12]<<4)|(t[11]<<3)|(t[10]<<2)|(t[9]<<1)|(t[8]<<0) ;
		output->d[3] = (t[23]<<7)|(t[22]<<6)|(t[21]<<5)|(t[20]<<4)|(t[19]<<3)|(t[18]<<2)|(t[17]<<1)|(t[16]<<0) ;
		output->d[4] = (t[31]<<7)|(t[30]<<6)|(t[29]<<5)|(t[28]<<4)|(t[27]<<3)|(t[26]<<2)|(t[25]<<1)|(t[24]<<0) ;
		output->d[5] = 0 ;
		output->d[6] = 0 ;
		output->d[7] = mask?0x80:0 ;
	}
	else {	// BASIC algo for ECAL/HCAL
		uint32_t sum[8] ;

		// Akio
		sum[0] = s0[0] + s0[1] + s0[4] + s0[5] ;
		sum[1] = s0[2] + s0[3] + s0[6] + s0[7] ;
		sum[2] = s0[8] + s0[9] + s0[12] + s0[13] ;
		sum[3] = s0[10] + s0[11] + s0[14] + s0[15] ;
		sum[4] = s0[16] + s0[17] + s0[20] + s0[21] ;
		sum[5] = s0[18] + s0[19] + s0[22] + s0[23] ;
		sum[6] = s0[24] + s0[25] + s0[28] + s0[29] ;
		sum[7] = s0[26] + s0[27] + s0[30] + s0[31] ;
	
		// outputs to stage_2
		for(int i=0;i<8;i++) {
			//fprintf(stderr,"SUM %d: %d: %d\n",i,sum[i],sum[i]>>7) ;

			if(sum[i]>131071) output->d[i] = 0xFF ;
			else output->d[i] = sum[i]>>7 ;

			// Tonko: Akio has a bug here because sum values between 132k and 32k
			// will overflow the 8 bits.
			// I fixed this to match the current VHDL:

			output->d[i] &= 0xFF ;

		}
	}


}
