library verilog;
use verilog.vl_types.all;
entity GPR is
    port(
        DataOut1        : out    vl_logic_vector(31 downto 0);
        DataOut2        : out    vl_logic_vector(31 downto 0);
        clk             : in     vl_logic;
        WData           : in     vl_logic_vector(31 downto 0);
        WE              : in     vl_logic;
        WeSel           : in     vl_logic_vector(4 downto 0);
        ReSel1          : in     vl_logic_vector(4 downto 0);
        ReSel2          : in     vl_logic_vector(4 downto 0)
    );
end GPR;
