$date
	Sun Sep 15 18:38:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! simple $end
$var wire 1 " complex $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module c1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " f $end
$upscope $end
$scope module s1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
1!
1$
#20
0"
0!
0$
1#
#30
1"
1!
1$
#40
