Flow report for HADA_T2G5
Thu Nov 14 12:52:11 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Thu Nov 14 12:52:11 2019       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; HADA_T2G5                                   ;
; Top-level Entity Name           ; HAD_DECODER_PARALLEL                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC7C7F23C8                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 11 / 56,480 ( < 1 % )                       ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 13 / 268 ( 5 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 7,024,640 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 156 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                               ;
; Total PLLs                      ; 0 / 13 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/14/2019 12:48:30 ;
; Main task         ; Compilation         ;
; Revision Name     ; HADA_T2G5           ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                        ;
+-------------------------------------+----------------------------------------+---------------+----------------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name          ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+----------------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 141448468207563.157373571005219        ; --            ; --                   ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                   ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                   ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                   ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                   ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --            ; --                   ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                 ; <None>        ; --                   ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --                   ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --                   ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --                   ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; HAD_DECODER_PARALLEL ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; HAD_DECODER_PARALLEL ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; HAD_DECODER_PARALLEL ; Top                               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --                   ; --                                ;
; TOP_LEVEL_ENTITY                    ; HAD_DECODER_PARALLEL                   ; HADA_T2G5     ; --                   ; --                                ;
+-------------------------------------+----------------------------------------+---------------+----------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:15     ; 1.0                     ; 1004 MB             ; 00:00:29                           ;
; Fitter               ; 00:00:47     ; 1.0                     ; 2208 MB             ; 00:01:03                           ;
; Assembler            ; 00:00:11     ; 1.0                     ; 978 MB              ; 00:00:09                           ;
; Timing Analyzer      ; 00:00:06     ; 1.0                     ; 1168 MB             ; 00:00:05                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1129 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1125 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1129 MB             ; 00:00:01                           ;
; Total                ; 00:01:22     ; --                      ; --                  ; 00:01:49                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; gabriel-X555LJ   ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; Fitter               ; gabriel-X555LJ   ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; Assembler            ; gabriel-X555LJ   ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; Timing Analyzer      ; gabriel-X555LJ   ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; EDA Netlist Writer   ; gabriel-X555LJ   ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; EDA Netlist Writer   ; gabriel-X555LJ   ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
; EDA Netlist Writer   ; gabriel-X555LJ   ; Ubuntu 18.04.3 ; 18         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off HADA_T2G5 -c HADA_T2G5
quartus_fit --read_settings_files=off --write_settings_files=off HADA_T2G5 -c HADA_T2G5
quartus_asm --read_settings_files=off --write_settings_files=off HADA_T2G5 -c HADA_T2G5
quartus_sta HADA_T2G5 -c HADA_T2G5
quartus_eda --read_settings_files=off --write_settings_files=off HADA_T2G5 -c HADA_T2G5
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off HADA_T2G5 -c HADA_T2G5 --vector_source=/home/gabriel/UA/4Ano/ACA/Proj1/HADA_T2G5/HAD_DECODER_PARALLEL.vwf --testbench_file=/home/gabriel/UA/4Ano/ACA/Proj1/HADA_T2G5/simulation/qsim/HAD_DECODER_PARALLEL.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/gabriel/UA/4Ano/ACA/Proj1/HADA_T2G5/simulation/qsim/ HADA_T2G5 -c HADA_T2G5



