; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 32
2 input 1 iDcache_address
3 sort bitvec 1
4 input 3 iDcache_request_n
5 input 1 iIcache_address
6 input 3 iIcache_request_n
7 input 3 iResetn
8 input 3 imem_ack
9 input 1 imem_busin
10 input 3 imem_data_read_ack
11 input 3 imem_enable_n
12 input 1 iwrite_data
13 input 3 iwrite_request_n
14 input 3 iwrite_size
15 input 3 sys_clk
16 sort bitvec 2
17 const 16 00
18 state 16 customer
19 init 16 18 17
20 const 16 11
21 neq 3 18 20
22 const 3 1
23 state 3 write_accept_n_reg
24 init 3 23 22
25 eq 3 23 22
26 or 3 21 25
27 not 3 26
28 output 27 prop_neg
29 not 3 26
30 and 3 22 29
31 bad 30
32 input 1
33 uext 1 32 0 Dcache_address
34 input 3
35 uext 3 34 0 Dcache_done_n_reg
36 const 3 0
37 state 3 Dcache_request_n
38 init 3 37 36
39 input 1
40 uext 1 39 0 Icache_address
41 input 3
42 uext 3 41 0 Icache_done_n_reg
43 state 3 Icache_request_n
44 init 3 43 36
45 state 3 Resetn
46 init 3 45 36
47 input 1
48 uext 1 47 0 cache_DBUS_reg
49 state 3 data_in_next_cycle
50 init 3 49 36
51 state 3 mem_ack
52 init 3 51 36
53 input 1
54 uext 1 53 0 mem_address_reg
55 input 1
56 uext 1 55 0 mem_busin
57 input 1
58 uext 1 57 0 mem_busout_reg
59 sort bitvec 3
60 input 59
61 uext 59 60 0 mem_control_reg
62 state 3 mem_data_read_ack
63 init 3 62 36
64 state 3 mem_enable_n
65 init 3 64 36
66 input 59
67 uext 59 66 0 mem_valid_reg
68 uext 3 26 0 prop
69 input 1
70 uext 1 69 0 write_data
71 state 3 write_request_n
72 init 3 71 36
73 input 3
74 uext 3 73 0 write_size
75 not 3 71
76 ite 16 75 20 18
77 const 16 10
78 not 3 37
79 ite 16 78 77 76
80 const 16 01
81 not 3 43
82 ite 16 81 80 79
83 eq 3 18 17
84 ite 16 83 82 18
85 eq 3 51 36
86 ite 16 85 17 18
87 eq 3 62 22
88 ite 16 87 18 86
89 eq 3 18 80
90 ite 16 89 88 84
91 uext 59 51 2
92 const 59 000
93 eq 3 91 92
94 ite 16 93 17 18
95 eq 3 62 22
96 ite 16 95 18 94
97 uext 59 51 2
98 eq 3 97 92
99 ite 16 98 17 18
100 ite 16 49 18 99
101 ite 16 64 18 100
102 eq 3 18 20
103 ite 16 102 101 96
104 eq 3 18 77
105 or 3 104 102
106 ite 16 105 103 90
107 ite 16 45 106 18
108 next 16 18 107
109 neq 3 18 20
110 ite 3 109 22 23
111 ite 3 98 36 22
112 ite 3 49 110 111
113 ite 3 64 110 112
114 eq 3 18 20
115 ite 3 114 113 110
116 ite 3 45 115 23
117 next 3 23 116
118 next 3 37 4
119 next 3 43 6
120 next 3 45 7
121 ite 3 75 36 49
122 ite 3 78 49 121
123 ite 3 81 49 122
124 eq 3 18 17
125 ite 3 124 123 49
126 ite 3 49 36 49
127 ite 3 64 22 126
128 eq 3 18 20
129 ite 3 128 127 125
130 ite 3 45 129 49
131 next 3 49 130
132 next 3 51 8
133 next 3 62 10
134 next 3 64 11
135 next 3 71 13
; end of yosys output
