#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Wed Feb 26 18:02:36 2020
# Process ID: 12136
# Current directory: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1
# Command line: vivado.exe -log design_IP_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_IP_wrapper.tcl
# Log file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/design_IP_wrapper.vds
# Journal file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_IP_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/A2_project/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:multiply_block:1.0'. The one found in IP location 'c:/A2_project/HLS/xilinx_com_hls_multiply_block_1_0' will take precedence over the same IP in location c:/A2_project/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/ip
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 404.434 ; gain = 25.590
Command: synth_design -top design_IP_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 875.371 ; gain = 177.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_IP_wrapper' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/hdl/design_IP_wrapper.vhd:41]
INFO: [Synth 8-3491] module 'design_IP' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:11817' bound to instance 'design_IP_i' of component 'design_IP' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/hdl/design_IP_wrapper.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_IP' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:11848]
INFO: [Synth 8-3491] module 'design_IP_axi_gpio_0_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_IP_axi_gpio_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:13372]
INFO: [Synth 8-638] synthesizing module 'design_IP_axi_gpio_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'design_IP_axi_interconnect_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:8094]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_HK7C4E' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:322]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_HK7C4E' (1#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:322]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1AFXEMA' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:1729]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_0_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_0_stub.vhdl:85]
INFO: [Synth 8-3491] module 'design_IP_auto_us_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'design_IP_auto_us_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:2143]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_us_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1AFXEMA' (2#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:1729]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_V7USKA' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:2616]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_1' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_1_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_1' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:2953]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_1' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_1_stub.vhdl:85]
INFO: [Synth 8-3491] module 'design_IP_auto_us_1' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_1_stub.vhdl:5' bound to instance 'auto_us' of component 'design_IP_auto_us_1' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:3030]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_us_1' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_1_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_V7USKA' (3#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:2616]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1MRYG8J' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:3187]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_2' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_2_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_2' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:3524]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_2' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_2_stub.vhdl:85]
INFO: [Synth 8-3491] module 'design_IP_auto_us_2' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_2_stub.vhdl:5' bound to instance 'auto_us' of component 'design_IP_auto_us_2' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:3601]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_us_2' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_2_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1MRYG8J' (4#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:3187]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_163V1N' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:3758]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_3' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_3_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_3' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:4095]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_3' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_3_stub.vhdl:85]
INFO: [Synth 8-3491] module 'design_IP_auto_us_3' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_3_stub.vhdl:5' bound to instance 'auto_us' of component 'design_IP_auto_us_3' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:4172]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_us_3' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_3_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_163V1N' (5#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:3758]
INFO: [Synth 8-638] synthesizing module 's04_couplers_imp_LNHV34' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:4329]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_4' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_4_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_4' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:4666]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_4' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_4_stub.vhdl:85]
INFO: [Synth 8-3491] module 'design_IP_auto_us_4' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_4_stub.vhdl:5' bound to instance 'auto_us' of component 'design_IP_auto_us_4' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:4743]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_us_4' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_4_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's04_couplers_imp_LNHV34' (6#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:4329]
INFO: [Synth 8-638] synthesizing module 's05_couplers_imp_16PG5X4' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:4900]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_5' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_5_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_5' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:5237]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_5' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_5_stub.vhdl:85]
INFO: [Synth 8-3491] module 'design_IP_auto_us_5' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_5_stub.vhdl:5' bound to instance 'auto_us' of component 'design_IP_auto_us_5' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:5314]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_us_5' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_5_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's05_couplers_imp_16PG5X4' (7#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:4900]
INFO: [Synth 8-638] synthesizing module 's06_couplers_imp_GAQTZL' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:5471]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_6' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_6_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_6' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:5808]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_6' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_6_stub.vhdl:85]
INFO: [Synth 8-3491] module 'design_IP_auto_us_6' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_6_stub.vhdl:5' bound to instance 'auto_us' of component 'design_IP_auto_us_6' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:5885]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_us_6' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_6_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's06_couplers_imp_GAQTZL' (8#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:5471]
INFO: [Synth 8-638] synthesizing module 's07_couplers_imp_1TV1ERT' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:6042]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_7' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_7_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_7' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:6379]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_7' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_7_stub.vhdl:85]
INFO: [Synth 8-3491] module 'design_IP_auto_us_7' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_7_stub.vhdl:5' bound to instance 'auto_us' of component 'design_IP_auto_us_7' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:6456]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_us_7' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_7_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's07_couplers_imp_1TV1ERT' (9#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:6042]
INFO: [Synth 8-638] synthesizing module 's08_couplers_imp_1CHK0XZ' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:6613]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_8' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_8_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_8' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:6950]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_8' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_8_stub.vhdl:85]
INFO: [Synth 8-3491] module 'design_IP_auto_us_8' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_8_stub.vhdl:5' bound to instance 'auto_us' of component 'design_IP_auto_us_8' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:7027]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_us_8' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_8_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's08_couplers_imp_1CHK0XZ' (10#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:6613]
INFO: [Synth 8-638] synthesizing module 's09_couplers_imp_XLYWM7' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:7184]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_9' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_9_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_9' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:7521]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_9' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_9_stub.vhdl:85]
INFO: [Synth 8-3491] module 'design_IP_auto_us_9' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_9_stub.vhdl:5' bound to instance 'auto_us' of component 'design_IP_auto_us_9' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:7598]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_us_9' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_us_9_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 's09_couplers_imp_XLYWM7' (11#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:7184]
INFO: [Synth 8-3491] module 'design_IP_xbar_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_IP_xbar_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:10202]
INFO: [Synth 8-638] synthesizing module 'design_IP_xbar_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_xbar_0_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'design_IP_axi_interconnect_0_0' (12#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:8094]
INFO: [Synth 8-638] synthesizing module 'design_IP_axi_interconnect_1_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:10727]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_19KDZ9M' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:59]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_10' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_10_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_10' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:189]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_10' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_10_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_19KDZ9M' (13#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:59]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_W5A4R6' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:485]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_11' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_11_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_11' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:615]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_11' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_11_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_W5A4R6' (14#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:485]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1LV643F' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:710]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_12' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_12_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_12' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:840]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_12' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_12_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1LV643F' (15#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:710]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_22AAG3' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:935]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_13' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_13_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_13' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:1065]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_13' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_13_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_22AAG3' (16#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:935]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_LGAZHK' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:1160]
INFO: [Synth 8-3491] module 'design_IP_auto_cc_14' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_14_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_IP_auto_cc_14' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:1290]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_cc_14' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_cc_14_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_LGAZHK' (17#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:1160]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_GO1AXI' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:2289]
INFO: [Synth 8-3491] module 'design_IP_auto_pc_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_IP_auto_pc_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:2472]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_pc_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_GO1AXI' (18#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:2289]
INFO: [Synth 8-3491] module 'design_IP_xbar_1' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'design_IP_xbar_1' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:11440]
INFO: [Synth 8-638] synthesizing module 'design_IP_xbar_1' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_IP_axi_interconnect_1_0' (19#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:10727]
INFO: [Synth 8-3491] module 'design_IP_clk_wiz_0_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_IP_clk_wiz_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:13949]
INFO: [Synth 8-638] synthesizing module 'design_IP_clk_wiz_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_clk_wiz_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_IP_clk_wiz_1_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_IP_clk_wiz_1_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:13958]
INFO: [Synth 8-638] synthesizing module 'design_IP_clk_wiz_1_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_clk_wiz_1_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_IP_kmeans_0_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_kmeans_0_0_stub.vhdl:5' bound to instance 'kmeans_0' of component 'design_IP_kmeans_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:13967]
INFO: [Synth 8-638] synthesizing module 'design_IP_kmeans_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_kmeans_0_0_stub.vhdl:101]
INFO: [Synth 8-3491] module 'design_IP_multiply_block_0_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_multiply_block_0_0_stub.vhdl:5' bound to instance 'multiply_block_0' of component 'design_IP_multiply_block_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:14060]
INFO: [Synth 8-638] synthesizing module 'design_IP_multiply_block_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_multiply_block_0_0_stub.vhdl:101]
INFO: [Synth 8-3491] module 'design_IP_multiply_block_32_0_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_multiply_block_32_0_0_stub.vhdl:5' bound to instance 'multiply_block_32_0' of component 'design_IP_multiply_block_32_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:14153]
INFO: [Synth 8-638] synthesizing module 'design_IP_multiply_block_32_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_multiply_block_32_0_0_stub.vhdl:101]
INFO: [Synth 8-3491] module 'design_IP_multiply_block_64_0_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_multiply_block_64_0_0_stub.vhdl:5' bound to instance 'multiply_block_64_0' of component 'design_IP_multiply_block_64_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:14246]
INFO: [Synth 8-638] synthesizing module 'design_IP_multiply_block_64_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_multiply_block_64_0_0_stub.vhdl:101]
INFO: [Synth 8-3491] module 'design_IP_pearson_0_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_pearson_0_0_stub.vhdl:5' bound to instance 'pearson_0' of component 'design_IP_pearson_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:14339]
INFO: [Synth 8-638] synthesizing module 'design_IP_pearson_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_pearson_0_0_stub.vhdl:101]
INFO: [Synth 8-3491] module 'design_IP_processing_system7_0_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_IP_processing_system7_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:14432]
INFO: [Synth 8-638] synthesizing module 'design_IP_processing_system7_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_processing_system7_0_0_stub.vhdl:157]
INFO: [Synth 8-638] synthesizing module 'design_IP_ps7_0_axi_periph_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:11630]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_19D8OB0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:1404]
INFO: [Synth 8-3491] module 'design_IP_auto_pc_1' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_IP_auto_pc_1' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:1585]
INFO: [Synth 8-638] synthesizing module 'design_IP_auto_pc_1' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_auto_pc_1_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_19D8OB0' (20#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:1404]
INFO: [Synth 8-256] done synthesizing module 'design_IP_ps7_0_axi_periph_0' (21#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:11630]
INFO: [Synth 8-3491] module 'design_IP_rst_ps7_0_100M_1' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_rst_ps7_0_100M_1_stub.vhdl:5' bound to instance 'rst_Multiply_block' of component 'design_IP_rst_ps7_0_100M_1' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:14645]
INFO: [Synth 8-638] synthesizing module 'design_IP_rst_ps7_0_100M_1' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_rst_ps7_0_100M_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_IP_rst_Multiply_block_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_rst_Multiply_block_0_stub.vhdl:5' bound to instance 'rst_kmeans' of component 'design_IP_rst_Multiply_block_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:14658]
INFO: [Synth 8-638] synthesizing module 'design_IP_rst_Multiply_block_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_rst_Multiply_block_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_IP_proc_sys_reset_0_1' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'rst_mul_32' of component 'design_IP_proc_sys_reset_0_1' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:14671]
INFO: [Synth 8-638] synthesizing module 'design_IP_proc_sys_reset_0_1' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_IP_proc_sys_reset_0_2' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_proc_sys_reset_0_2_stub.vhdl:5' bound to instance 'rst_mul_64' of component 'design_IP_proc_sys_reset_0_2' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:14684]
INFO: [Synth 8-638] synthesizing module 'design_IP_proc_sys_reset_0_2' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_proc_sys_reset_0_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_IP_proc_sys_reset_0_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'rst_pearson' of component 'design_IP_proc_sys_reset_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:14697]
INFO: [Synth 8-638] synthesizing module 'design_IP_proc_sys_reset_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_IP_rst_ps7_0_100M_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'design_IP_rst_ps7_0_100M_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:14710]
INFO: [Synth 8-638] synthesizing module 'design_IP_rst_ps7_0_100M_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_IP_smartconnect_0_0' declared at 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_smartconnect_0_0_stub.vhdl:5' bound to instance 'smartconnect_0' of component 'design_IP_smartconnect_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:14723]
INFO: [Synth 8-638] synthesizing module 'design_IP_smartconnect_0_0' [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/.Xil/Vivado-12136-Qlala-Blade/realtime/design_IP_smartconnect_0_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 'design_IP' (22#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/synth/design_IP.vhd:11848]
INFO: [Synth 8-256] done synthesizing module 'design_IP_wrapper' (23#1) [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/hdl/design_IP_wrapper.vhd:41]
WARNING: [Synth 8-3331] design s00_couplers_imp_19D8OB0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_19D8OB0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_IP_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_IP_ps7_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_GO1AXI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_GO1AXI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[9]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[8]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[7]
WARNING: [Synth 8-3331] design m04_couplers_imp_LGAZHK has unconnected port S_AXI_awaddr[6]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[9]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[8]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[7]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_araddr[6]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m03_couplers_imp_22AAG3 has unconnected port S_AXI_awaddr[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 968.523 ; gain = 270.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 968.523 ; gain = 270.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 968.523 ; gain = 270.199
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc] for cell 'design_IP_i/processing_system7_0'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc] for cell 'design_IP_i/processing_system7_0'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_clk_wiz_0_0/design_IP_clk_wiz_0_0/design_IP_clk_wiz_0_0_in_context.xdc] for cell 'design_IP_i/clk_wiz_0'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_clk_wiz_0_0/design_IP_clk_wiz_0_0/design_IP_clk_wiz_0_0_in_context.xdc] for cell 'design_IP_i/clk_wiz_0'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_xbar_0/design_IP_xbar_0/design_IP_xbar_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_xbar_0/design_IP_xbar_0/design_IP_xbar_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_rst_ps7_0_100M_0/design_IP_rst_ps7_0_100M_0/design_IP_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_IP_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_rst_ps7_0_100M_0/design_IP_rst_ps7_0_100M_0/design_IP_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_IP_i/rst_ps7_0_100M'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_axi_gpio_0_0/design_IP_axi_gpio_0_0/design_IP_axi_gpio_0_0_in_context.xdc] for cell 'design_IP_i/axi_gpio_0'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_axi_gpio_0_0/design_IP_axi_gpio_0_0/design_IP_axi_gpio_0_0_in_context.xdc] for cell 'design_IP_i/axi_gpio_0'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_multiply_block_0_0/design_IP_multiply_block_0_0/design_IP_multiply_block_0_0_in_context.xdc] for cell 'design_IP_i/multiply_block_0'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_multiply_block_0_0/design_IP_multiply_block_0_0/design_IP_multiply_block_0_0_in_context.xdc] for cell 'design_IP_i/multiply_block_0'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_rst_ps7_0_100M_1/design_IP_rst_ps7_0_100M_1/design_IP_rst_ps7_0_100M_1_in_context.xdc] for cell 'design_IP_i/rst_Multiply_block'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_rst_ps7_0_100M_1/design_IP_rst_ps7_0_100M_1/design_IP_rst_ps7_0_100M_1_in_context.xdc] for cell 'design_IP_i/rst_Multiply_block'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_xbar_1/design_IP_xbar_1/design_IP_xbar_1_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/xbar'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_xbar_1/design_IP_xbar_1/design_IP_xbar_1_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/xbar'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_kmeans_0_0/design_IP_kmeans_0_0/design_IP_kmeans_0_0_in_context.xdc] for cell 'design_IP_i/kmeans_0'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_kmeans_0_0/design_IP_kmeans_0_0/design_IP_kmeans_0_0_in_context.xdc] for cell 'design_IP_i/kmeans_0'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_rst_Multiply_block_0/design_IP_rst_Multiply_block_0/design_IP_rst_Multiply_block_0_in_context.xdc] for cell 'design_IP_i/rst_kmeans'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_rst_Multiply_block_0/design_IP_rst_Multiply_block_0/design_IP_rst_Multiply_block_0_in_context.xdc] for cell 'design_IP_i/rst_kmeans'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_proc_sys_reset_0_0/design_IP_proc_sys_reset_0_0/design_IP_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_IP_i/rst_pearson'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_proc_sys_reset_0_0/design_IP_proc_sys_reset_0_0/design_IP_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_IP_i/rst_pearson'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_pearson_0_0/design_IP_pearson_0_0/design_IP_pearson_0_0_in_context.xdc] for cell 'design_IP_i/pearson_0'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_pearson_0_0/design_IP_pearson_0_0/design_IP_pearson_0_0_in_context.xdc] for cell 'design_IP_i/pearson_0'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_clk_wiz_1_0/design_IP_clk_wiz_1_0/design_IP_clk_wiz_1_0_in_context.xdc] for cell 'design_IP_i/clk_wiz_1'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_clk_wiz_1_0/design_IP_clk_wiz_1_0/design_IP_clk_wiz_1_0_in_context.xdc] for cell 'design_IP_i/clk_wiz_1'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_multiply_block_32_0_0/design_IP_multiply_block_32_0_0/design_IP_multiply_block_32_0_0_in_context.xdc] for cell 'design_IP_i/multiply_block_32_0'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_multiply_block_32_0_0/design_IP_multiply_block_32_0_0/design_IP_multiply_block_32_0_0_in_context.xdc] for cell 'design_IP_i/multiply_block_32_0'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_proc_sys_reset_0_1/design_IP_proc_sys_reset_0_1/design_IP_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_IP_i/rst_mul_32'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_proc_sys_reset_0_1/design_IP_proc_sys_reset_0_1/design_IP_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_IP_i/rst_mul_32'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_multiply_block_64_0_0/design_IP_multiply_block_64_0_0/design_IP_multiply_block_64_0_0_in_context.xdc] for cell 'design_IP_i/multiply_block_64_0'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_multiply_block_64_0_0/design_IP_multiply_block_64_0_0/design_IP_multiply_block_64_0_0_in_context.xdc] for cell 'design_IP_i/multiply_block_64_0'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_proc_sys_reset_0_2/design_IP_proc_sys_reset_0_2/design_IP_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_IP_i/rst_mul_64'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_proc_sys_reset_0_2/design_IP_proc_sys_reset_0_2/design_IP_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_IP_i/rst_mul_64'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_smartconnect_0_0/design_IP_smartconnect_0_0/design_IP_smartconnect_0_0_in_context.xdc] for cell 'design_IP_i/smartconnect_0'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_smartconnect_0_0/design_IP_smartconnect_0_0/design_IP_smartconnect_0_0_in_context.xdc] for cell 'design_IP_i/smartconnect_0'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_0/design_IP_auto_us_0/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_0/design_IP_auto_us_0/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_0/design_IP_auto_cc_0/design_IP_auto_cc_1_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s00_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_0/design_IP_auto_cc_0/design_IP_auto_cc_1_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s00_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_1/design_IP_auto_us_1/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s01_couplers/auto_us'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_1/design_IP_auto_us_1/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s01_couplers/auto_us'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_1/design_IP_auto_cc_1/design_IP_auto_cc_1_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s01_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_1/design_IP_auto_cc_1/design_IP_auto_cc_1_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s01_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_2/design_IP_auto_us_2/design_IP_auto_us_3_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s02_couplers/auto_us'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_2/design_IP_auto_us_2/design_IP_auto_us_3_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s02_couplers/auto_us'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_2/design_IP_auto_cc_2/design_IP_auto_cc_3_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s02_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_2/design_IP_auto_cc_2/design_IP_auto_cc_3_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s02_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_3/design_IP_auto_us_3/design_IP_auto_us_3_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s03_couplers/auto_us'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_3/design_IP_auto_us_3/design_IP_auto_us_3_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s03_couplers/auto_us'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_3/design_IP_auto_cc_3/design_IP_auto_cc_3_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s03_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_3/design_IP_auto_cc_3/design_IP_auto_cc_3_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s03_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_4/design_IP_auto_us_4/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s04_couplers/auto_us'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_4/design_IP_auto_us_4/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s04_couplers/auto_us'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_4/design_IP_auto_cc_4/design_IP_auto_cc_9_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s04_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_4/design_IP_auto_cc_4/design_IP_auto_cc_9_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s04_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_5/design_IP_auto_us_5/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s05_couplers/auto_us'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_5/design_IP_auto_us_5/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s05_couplers/auto_us'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_5/design_IP_auto_cc_5/design_IP_auto_cc_9_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s05_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_5/design_IP_auto_cc_5/design_IP_auto_cc_9_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s05_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_6/design_IP_auto_us_6/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s06_couplers/auto_us'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_6/design_IP_auto_us_6/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s06_couplers/auto_us'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_6/design_IP_auto_cc_6/design_IP_auto_cc_9_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s06_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_6/design_IP_auto_cc_6/design_IP_auto_cc_9_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s06_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_7/design_IP_auto_us_7/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s07_couplers/auto_us'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_7/design_IP_auto_us_7/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s07_couplers/auto_us'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_7/design_IP_auto_cc_7/design_IP_auto_cc_9_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s07_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_7/design_IP_auto_cc_7/design_IP_auto_cc_9_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s07_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_8/design_IP_auto_us_8/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s08_couplers/auto_us'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_8/design_IP_auto_us_8/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s08_couplers/auto_us'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_8/design_IP_auto_cc_8/design_IP_auto_cc_9_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s08_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_8/design_IP_auto_cc_8/design_IP_auto_cc_9_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s08_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_9/design_IP_auto_us_9/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s09_couplers/auto_us'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_us_9/design_IP_auto_us_9/design_IP_auto_us_0_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s09_couplers/auto_us'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_9/design_IP_auto_cc_9/design_IP_auto_cc_9_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s09_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_9/design_IP_auto_cc_9/design_IP_auto_cc_9_in_context.xdc] for cell 'design_IP_i/axi_interconnect_0/s09_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_pc_0/design_IP_auto_pc_0/design_IP_auto_pc_1_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_pc_0/design_IP_auto_pc_0/design_IP_auto_pc_1_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/s00_couplers/auto_pc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_10/design_IP_auto_cc_10/design_IP_auto_cc_10_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/m00_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_10/design_IP_auto_cc_10/design_IP_auto_cc_10_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/m00_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_11/design_IP_auto_cc_11/design_IP_auto_cc_11_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/m01_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_11/design_IP_auto_cc_11/design_IP_auto_cc_11_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/m01_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_12/design_IP_auto_cc_12/design_IP_auto_cc_12_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/m02_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_12/design_IP_auto_cc_12/design_IP_auto_cc_12_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/m02_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_13/design_IP_auto_cc_13/design_IP_auto_cc_13_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/m03_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_13/design_IP_auto_cc_13/design_IP_auto_cc_13_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/m03_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_14/design_IP_auto_cc_14/design_IP_auto_cc_13_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/m04_couplers/auto_cc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_cc_14/design_IP_auto_cc_14/design_IP_auto_cc_13_in_context.xdc] for cell 'design_IP_i/axi_interconnect_1/m04_couplers/auto_cc'
Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_pc_1/design_IP_auto_pc_1/design_IP_auto_pc_1_in_context.xdc] for cell 'design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_auto_pc_1/design_IP_auto_pc_1/design_IP_auto_pc_1_in_context.xdc] for cell 'design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1094.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.584 . Memory (MB): peak = 1094.785 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_IP_i/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '8.547', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_IP_i/multiply_block_0' at clock pin 'ap_clk' is different from the actual clock period '8.205', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ip/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0/design_IP_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property DONT_TOUCH = true for design_IP_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/multiply_block_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/rst_Multiply_block. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/kmeans_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/rst_kmeans. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/rst_pearson. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/pearson_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/multiply_block_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/rst_mul_32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/multiply_block_64_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/rst_mul_64. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s03_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s03_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s04_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s04_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s05_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s05_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s06_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s07_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s07_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s08_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s08_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s09_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_0/s09_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_1/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_1/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_1/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_1/m03_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/axi_interconnect_1/m04_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_IP_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_IP_i/processing_system7_0/FCLK_CLK0' to pin 'design_IP_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_IP_i/processing_system7_0/FCLK_CLK1' to pin 'design_IP_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_IP_i/clk_wiz_0/clk_in1' to pin 'design_IP_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_IP_i/clk_wiz_0/AXI_clk' to pin 'design_IP_i/clk_wiz_0/bbstub_AXI_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_IP_i/clk_wiz_0/clk_in1' to 'design_IP_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_IP_i/clk_wiz_0/HLS_CLK' to pin 'design_IP_i/clk_wiz_0/bbstub_HLS_CLK/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_IP_i/clk_wiz_0/clk_in1' to 'design_IP_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_IP_i/clk_wiz_0/HLS_km_CLK' to pin 'design_IP_i/clk_wiz_0/bbstub_HLS_km_CLK/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_IP_i/clk_wiz_0/clk_in1' to 'design_IP_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_IP_i/clk_wiz_1/clk_in1' to pin 'design_IP_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_IP_i/clk_wiz_1/HLS_mul32_clk' to pin 'design_IP_i/clk_wiz_1/bbstub_HLS_mul32_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_IP_i/clk_wiz_1/clk_in1' to 'design_IP_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_IP_i/clk_wiz_1/HLS_mul64_clk' to pin 'design_IP_i/clk_wiz_1/bbstub_HLS_mul64_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_IP_i/clk_wiz_1/clk_in1' to 'design_IP_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_IP_i/clk_wiz_1/HLS_pear_clk' to pin 'design_IP_i/clk_wiz_1/bbstub_HLS_pear_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'design_IP_i/clk_wiz_1/clk_in1' to 'design_IP_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5819] Moved 10 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_IP_xbar_0                 |         1|
|2     |design_IP_auto_cc_0              |         1|
|3     |design_IP_auto_us_0              |         1|
|4     |design_IP_auto_cc_1              |         1|
|5     |design_IP_auto_us_1              |         1|
|6     |design_IP_auto_cc_2              |         1|
|7     |design_IP_auto_us_2              |         1|
|8     |design_IP_auto_cc_3              |         1|
|9     |design_IP_auto_us_3              |         1|
|10    |design_IP_auto_cc_4              |         1|
|11    |design_IP_auto_us_4              |         1|
|12    |design_IP_auto_cc_5              |         1|
|13    |design_IP_auto_us_5              |         1|
|14    |design_IP_auto_cc_6              |         1|
|15    |design_IP_auto_us_6              |         1|
|16    |design_IP_auto_cc_7              |         1|
|17    |design_IP_auto_us_7              |         1|
|18    |design_IP_auto_cc_8              |         1|
|19    |design_IP_auto_us_8              |         1|
|20    |design_IP_auto_cc_9              |         1|
|21    |design_IP_auto_us_9              |         1|
|22    |design_IP_xbar_1                 |         1|
|23    |design_IP_auto_cc_10             |         1|
|24    |design_IP_auto_cc_11             |         1|
|25    |design_IP_auto_cc_12             |         1|
|26    |design_IP_auto_cc_13             |         1|
|27    |design_IP_auto_cc_14             |         1|
|28    |design_IP_auto_pc_0              |         1|
|29    |design_IP_auto_pc_1              |         1|
|30    |design_IP_axi_gpio_0_0           |         1|
|31    |design_IP_clk_wiz_0_0            |         1|
|32    |design_IP_clk_wiz_1_0            |         1|
|33    |design_IP_kmeans_0_0             |         1|
|34    |design_IP_multiply_block_0_0     |         1|
|35    |design_IP_multiply_block_32_0_0  |         1|
|36    |design_IP_multiply_block_64_0_0  |         1|
|37    |design_IP_pearson_0_0            |         1|
|38    |design_IP_processing_system7_0_0 |         1|
|39    |design_IP_rst_ps7_0_100M_1       |         1|
|40    |design_IP_rst_Multiply_block_0   |         1|
|41    |design_IP_proc_sys_reset_0_1     |         1|
|42    |design_IP_proc_sys_reset_0_2     |         1|
|43    |design_IP_proc_sys_reset_0_0     |         1|
|44    |design_IP_rst_ps7_0_100M_0       |         1|
|45    |design_IP_smartconnect_0_0       |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |design_IP_auto_cc_0_bbox_1               |     1|
|2     |design_IP_auto_cc_10_bbox_22             |     1|
|3     |design_IP_auto_cc_11_bbox_23             |     1|
|4     |design_IP_auto_cc_12_bbox_24             |     1|
|5     |design_IP_auto_cc_13_bbox_25             |     1|
|6     |design_IP_auto_cc_14_bbox_26             |     1|
|7     |design_IP_auto_cc_1_bbox_3               |     1|
|8     |design_IP_auto_cc_2_bbox_5               |     1|
|9     |design_IP_auto_cc_3_bbox_7               |     1|
|10    |design_IP_auto_cc_4_bbox_9               |     1|
|11    |design_IP_auto_cc_5_bbox_11              |     1|
|12    |design_IP_auto_cc_6_bbox_13              |     1|
|13    |design_IP_auto_cc_7_bbox_15              |     1|
|14    |design_IP_auto_cc_8_bbox_17              |     1|
|15    |design_IP_auto_cc_9_bbox_19              |     1|
|16    |design_IP_auto_pc_0_bbox_27              |     1|
|17    |design_IP_auto_pc_1_bbox_37              |     1|
|18    |design_IP_auto_us_0_bbox_2               |     1|
|19    |design_IP_auto_us_1_bbox_4               |     1|
|20    |design_IP_auto_us_2_bbox_6               |     1|
|21    |design_IP_auto_us_3_bbox_8               |     1|
|22    |design_IP_auto_us_4_bbox_10              |     1|
|23    |design_IP_auto_us_5_bbox_12              |     1|
|24    |design_IP_auto_us_6_bbox_14              |     1|
|25    |design_IP_auto_us_7_bbox_16              |     1|
|26    |design_IP_auto_us_8_bbox_18              |     1|
|27    |design_IP_auto_us_9_bbox_20              |     1|
|28    |design_IP_axi_gpio_0_0_bbox_0            |     1|
|29    |design_IP_clk_wiz_0_0_bbox_29            |     1|
|30    |design_IP_clk_wiz_1_0_bbox_30            |     1|
|31    |design_IP_kmeans_0_0_bbox_31             |     1|
|32    |design_IP_multiply_block_0_0_bbox_32     |     1|
|33    |design_IP_multiply_block_32_0_0_bbox_33  |     1|
|34    |design_IP_multiply_block_64_0_0_bbox_34  |     1|
|35    |design_IP_pearson_0_0_bbox_35            |     1|
|36    |design_IP_proc_sys_reset_0_0_bbox_42     |     1|
|37    |design_IP_proc_sys_reset_0_1_bbox_40     |     1|
|38    |design_IP_proc_sys_reset_0_2_bbox_41     |     1|
|39    |design_IP_processing_system7_0_0_bbox_36 |     1|
|40    |design_IP_rst_Multiply_block_0_bbox_39   |     1|
|41    |design_IP_rst_ps7_0_100M_0_bbox_43       |     1|
|42    |design_IP_rst_ps7_0_100M_1_bbox_38       |     1|
|43    |design_IP_smartconnect_0_0_bbox_44       |     1|
|44    |design_IP_xbar_0_bbox_21                 |     1|
|45    |design_IP_xbar_1_bbox_28                 |     1|
|46    |OBUF                                     |     8|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+-----------------------+-------------------------------+------+
|      |Instance               |Module                         |Cells |
+------+-----------------------+-------------------------------+------+
|1     |top                    |                               | 10327|
|2     |  design_IP_i          |design_IP                      | 10319|
|3     |    axi_interconnect_0 |design_IP_axi_interconnect_0_0 |  6188|
|4     |      s00_couplers     |s00_couplers_imp_1AFXEMA       |   516|
|5     |      s01_couplers     |s01_couplers_imp_V7USKA        |   516|
|6     |      s02_couplers     |s02_couplers_imp_1MRYG8J       |   516|
|7     |      s03_couplers     |s03_couplers_imp_163V1N        |   516|
|8     |      s04_couplers     |s04_couplers_imp_LNHV34        |   516|
|9     |      s05_couplers     |s05_couplers_imp_16PG5X4       |   516|
|10    |      s06_couplers     |s06_couplers_imp_GAQTZL        |   516|
|11    |      s07_couplers     |s07_couplers_imp_1TV1ERT       |   516|
|12    |      s08_couplers     |s08_couplers_imp_1CHK0XZ       |   516|
|13    |      s09_couplers     |s09_couplers_imp_XLYWM7        |   516|
|14    |    axi_interconnect_1 |design_IP_axi_interconnect_1_0 |  1271|
|15    |      m00_couplers     |m00_couplers_imp_19KDZ9M       |   100|
|16    |      m01_couplers     |m01_couplers_imp_W5A4R6        |   100|
|17    |      m02_couplers     |m02_couplers_imp_1LV643F       |    98|
|18    |      m03_couplers     |m03_couplers_imp_22AAG3        |   100|
|19    |      m04_couplers     |m04_couplers_imp_LGAZHK        |   100|
|20    |      s00_couplers     |s00_couplers_imp_GO1AXI        |   177|
|21    |    ps7_0_axi_periph   |design_IP_ps7_0_axi_periph_0   |   177|
|22    |      s00_couplers     |s00_couplers_imp_19D8OB0       |   177|
+------+-----------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1096.180 ; gain = 397.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1096.180 ; gain = 270.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1096.180 ; gain = 397.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1096.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1096.320 ; gain = 691.887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1096.320 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.runs/synth_1/design_IP_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_IP_wrapper_utilization_synth.rpt -pb design_IP_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 18:03:45 2020...
