<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Parallel_data_transfer2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Parallel_data_transfer2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Parallel_data_transfer2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Parallel_data_transfer2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Parallel_data_transfer2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Parallel_data_transfer2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Parallel_data_transfer2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Parallel_data_transfer2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Parallel_data_transfer2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Parallel_data_transfer2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Parallel_data_transfer2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Parallel_data_transfer2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Parallel_data_transfer2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Parallel_data_transfer2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Parallel_data_transfer2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Parallel_data_transfer2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Parallel_data_transfer2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Parallel_data_transfer2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Parallel_data_transfer2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Parallel_data_transfer2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Parallel_data_transfer2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Parallel_data_transfer2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Parallel_data_transfer2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Parallel_data_transfer2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Parallel_data_transfer2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Parallel_data_transfer2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Parallel_data_transfer2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Parallel_data_transfer2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Parallel_data_transfer2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Parallel_data_transfer2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Parallel_data_transfer2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Parallel_data_transfer2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Parallel_data_transfer2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Parallel_data_transfer2_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Parallel_data_transfer2_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Parallel_data_transfer2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Parallel_data_transfer2_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Parallel_data_transfer2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Parallel_data_transfer2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="parallel_data_transfer2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="parallel_data_transfer2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="parallel_data_transfer2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1603477185" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1603477185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603478458" xil_pn:in_ck="2700783298148467445" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1603478458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Parallel_data_transfer2.v"/>
      <outfile xil_pn:name="Parallel_data_transfer2_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1603477185" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7157276024991281720" xil_pn:start_ts="1603477185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603477185" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3461280130751603328" xil_pn:start_ts="1603477185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603477185" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7981148839819273593" xil_pn:start_ts="1603477185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603478459" xil_pn:in_ck="2700783298148467445" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1603478458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Parallel_data_transfer2.v"/>
      <outfile xil_pn:name="Parallel_data_transfer2_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1603478461" xil_pn:in_ck="2700783298148467445" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3402702098344883980" xil_pn:start_ts="1603478459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Parallel_data_transfer2_tb_beh.prj"/>
      <outfile xil_pn:name="Parallel_data_transfer2_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1603478461" xil_pn:in_ck="4007762957324317728" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4175226979161710225" xil_pn:start_ts="1603478461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Parallel_data_transfer2_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1603477113" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1603477113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603477113" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2782844296962667851" xil_pn:start_ts="1603477113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603477113" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7981148839819273593" xil_pn:start_ts="1603477113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603477113" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1603477113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603477113" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-672358102624921197" xil_pn:start_ts="1603477113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603477113" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057739476154" xil_pn:start_ts="1603477113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603477113" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6251131012552103889" xil_pn:start_ts="1603477113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603773256" xil_pn:in_ck="8208554565544910816" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="5271250040238996071" xil_pn:start_ts="1603773246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Parallel_data_transfer2.lso"/>
      <outfile xil_pn:name="Parallel_data_transfer2.ngc"/>
      <outfile xil_pn:name="Parallel_data_transfer2.ngr"/>
      <outfile xil_pn:name="Parallel_data_transfer2.prj"/>
      <outfile xil_pn:name="Parallel_data_transfer2.stx"/>
      <outfile xil_pn:name="Parallel_data_transfer2.syr"/>
      <outfile xil_pn:name="Parallel_data_transfer2.xst"/>
      <outfile xil_pn:name="Parallel_data_transfer2_tb_beh.prj"/>
      <outfile xil_pn:name="Parallel_data_transfer2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1603477442" xil_pn:in_ck="-7554953870724652856" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3967566555172011966" xil_pn:start_ts="1603477442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603773299" xil_pn:in_ck="-8386230131988696310" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5356785019552987611" xil_pn:start_ts="1603773293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Parallel_data_transfer2.bld"/>
      <outfile xil_pn:name="Parallel_data_transfer2.ngd"/>
      <outfile xil_pn:name="Parallel_data_transfer2_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1603773304" xil_pn:in_ck="7700299522064183915" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6068476255904139836" xil_pn:start_ts="1603773299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Parallel_data_transfer2.pcf"/>
      <outfile xil_pn:name="Parallel_data_transfer2_map.map"/>
      <outfile xil_pn:name="Parallel_data_transfer2_map.mrp"/>
      <outfile xil_pn:name="Parallel_data_transfer2_map.ncd"/>
      <outfile xil_pn:name="Parallel_data_transfer2_map.ngm"/>
      <outfile xil_pn:name="Parallel_data_transfer2_map.xrpt"/>
      <outfile xil_pn:name="Parallel_data_transfer2_summary.xml"/>
      <outfile xil_pn:name="Parallel_data_transfer2_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1603773312" xil_pn:in_ck="-4577825152412802076" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1603773304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Parallel_data_transfer2.ncd"/>
      <outfile xil_pn:name="Parallel_data_transfer2.pad"/>
      <outfile xil_pn:name="Parallel_data_transfer2.par"/>
      <outfile xil_pn:name="Parallel_data_transfer2.ptwx"/>
      <outfile xil_pn:name="Parallel_data_transfer2.unroutes"/>
      <outfile xil_pn:name="Parallel_data_transfer2.xpi"/>
      <outfile xil_pn:name="Parallel_data_transfer2_pad.csv"/>
      <outfile xil_pn:name="Parallel_data_transfer2_pad.txt"/>
      <outfile xil_pn:name="Parallel_data_transfer2_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1603773335" xil_pn:in_ck="-7554953870724660481" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1603773329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Parallel_data_transfer2.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="parallel_data_transfer2.bgn"/>
      <outfile xil_pn:name="parallel_data_transfer2.bit"/>
      <outfile xil_pn:name="parallel_data_transfer2.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1603773312" xil_pn:in_ck="5653953663682430055" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1603773308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Parallel_data_transfer2.twr"/>
      <outfile xil_pn:name="Parallel_data_transfer2.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
