<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ControladorMemoria.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SimMain_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SimMain_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SimMain_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mainMemoria.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mainMemoria.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mainMemoria.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mainMemoria.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mainMemoria.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mainMemoria.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mainMemoria.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mainMemoria.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mainMemoria_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mainMemoria_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mainMemoria_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simMem_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testImpulso_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testMainMemoria_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testMainMemoria_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testMainMemoria_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testMainMemoria_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1384176469" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1384176469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384176469" xil_pn:in_ck="5837572809873062583" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1384176469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Controlador.v"/>
      <outfile xil_pn:name="PulsoAImpulso.v"/>
      <outfile xil_pn:name="SimMain.v"/>
      <outfile xil_pn:name="mainMemoria.v"/>
      <outfile xil_pn:name="memoria4K.v"/>
      <outfile xil_pn:name="simMem.v"/>
      <outfile xil_pn:name="testImpulso.v"/>
    </transform>
    <transform xil_pn:end_ts="1384176469" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8487241820130879845" xil_pn:start_ts="1384176469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384176469" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-71282818602243293" xil_pn:start_ts="1384176469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384176469" xil_pn:in_ck="2640053229538993147" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2837592871924773773" xil_pn:start_ts="1384176469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ram4.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram4.v"/>
    </transform>
    <transform xil_pn:end_ts="1384176469" xil_pn:in_ck="5034536187701946974" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1384176469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Controlador.v"/>
      <outfile xil_pn:name="PulsoAImpulso.v"/>
      <outfile xil_pn:name="SimMain.v"/>
      <outfile xil_pn:name="ipcore_dir/ram4.v"/>
      <outfile xil_pn:name="mainMemoria.v"/>
      <outfile xil_pn:name="memoria4K.v"/>
      <outfile xil_pn:name="simMem.v"/>
      <outfile xil_pn:name="testImpulso.v"/>
    </transform>
    <transform xil_pn:end_ts="1384176474" xil_pn:in_ck="5034536187701946974" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="216654189059195977" xil_pn:start_ts="1384176469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SimMain_beh.prj"/>
      <outfile xil_pn:name="SimMain_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1384383268" xil_pn:in_ck="-6290594069705142518" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2535300046459904724" xil_pn:start_ts="1384383266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SimMain_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1384105051" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1384105051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384130802" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5877225672277797500" xil_pn:start_ts="1384130802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384130803" xil_pn:in_ck="2640053229538993147" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2837592871924773773" xil_pn:start_ts="1384130802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="ipcore_dir/ram4.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ram4.v"/>
    </transform>
    <transform xil_pn:end_ts="1384106782" xil_pn:in_ck="-2674108528426262155" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1384106782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384130803" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2765683157408018362" xil_pn:start_ts="1384130803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1384130803" xil_pn:in_ck="-5111963793760977462" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1384130803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1384130803" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8781254420451244739" xil_pn:start_ts="1384130803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1384132007" xil_pn:in_ck="3730275067268091486" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2545123687876515042" xil_pn:start_ts="1384131993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mainMemoria.lso"/>
      <outfile xil_pn:name="mainMemoria.ngc"/>
      <outfile xil_pn:name="mainMemoria.ngr"/>
      <outfile xil_pn:name="mainMemoria.prj"/>
      <outfile xil_pn:name="mainMemoria.stx"/>
      <outfile xil_pn:name="mainMemoria.syr"/>
      <outfile xil_pn:name="mainMemoria.xst"/>
      <outfile xil_pn:name="mainMemoria_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
