Time resolution is 1 ps
$finish called at time : 50 ns : File "/home/ramdas/Vidyaleap/SystemVerilog/ALU/ALU.srcs/sim_1/new/tb_alu_4bit.sv" Line 24
