Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Fri Nov  4 02:59:54 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.9-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet gnd
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file ../eth_core_OSU180_netlist.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_leffile ../../../../lib/tsmc018/lib/osu018_stdcells.lef
<CMD_INTERNAL> setUIVar rda_Input ui_netlist ../eth_core_OSU180_netlist.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max ../../../../lib/tsmc018/lib/osu018_stdcells.tlf
<CMD_INTERNAL> setUIVar rda_Input ui_topcell eth_core
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet vdd
<CMD> commitConfig

Loading Lef file ../../../../lib/tsmc018/lib/osu018_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 800.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Fri Nov  4 03:01:11 2016
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN6 GENERATE
viaInitial ends at Fri Nov  4 03:01:11 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../eth_core_OSU180_netlist.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.9 (Current mem = 265.238M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.5, real=0:00:01.0, mem=265.2M) ***
Set top cell to eth_core.
Reading max timing library '../../../../lib/tsmc018/lib/osu018_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 32 cells in library 'osu018_stdcells' 
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_mem=265.3M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell eth_core ...
*** Netlist is unique.
** info: there are 39 modules.
** info: there are 23049 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 275.582M, initial mem = 50.625M) ***
*info - Done with setDoAssign with 220 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file '../eth_core_OSU180_netlist.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../eth_core_OSU180_netlist.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=280.9M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
<CMD> fit
<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.99849148768 0.89999 20.0 20.0 20.0 20.0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 0.5 -width_left 9 -width_bottom 9 -width_top 9 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 9 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

The power planner created 8 wires.
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 1.0 -padcore_ring_bottom_layer_limit metal1 -number_of_sets 15 -stacked_via_top_layer metal6 -padcore_ring_top_layer_limit metal3 -spacing 0.5 -merge_stripes_value 0.8 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 5 -nets {gnd vdd } -stacked_via_bottom_layer metal1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-354):	The power planner did not generate Vertical stripe at 22.50 either because the stripe merged with rings, 
	or because stripe could not be connected to any legal targets.
Stripe generation is complete; vias are now being generated.
The power planner created 29 wires.
<CMD> getIoFlowFlag
<CMD> getMultiCpuUsage -localCpu
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 301.5M, InitMEM = 301.5M)
Number of Loop : 0
Start delay calculation (mem=301.500M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:00.0 mem=307.312M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 307.3M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 501 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.1) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=307.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=307.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=307.6M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=22548 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=23146 #term=74314 #term/net=3.21, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1153
stdCell: 22548 single + 0 double + 0 multi
Total standard cell length = 134.0536 (mm), area = 1.3405 (mm^2)
Average module density = 1.032.
Density for the design = 1.032.
       = stdcell_area 167567 (1340536 um^2) / alloc_area 162382 (1299056 um^2).
Pin Density = 0.443.
            = total # of pins 74314 / total Instance area 167567.
Iteration  1: Total net bbox = 2.021e-07 (1.20e-07 8.22e-08)
              Est.  stn bbox = 2.021e-07 (1.20e-07 8.22e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 316.5M
Iteration  2: Total net bbox = 2.021e-07 (1.20e-07 8.22e-08)
              Est.  stn bbox = 2.021e-07 (1.20e-07 8.22e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 316.5M
Iteration  3: Total net bbox = 1.240e+03 (6.33e+02 6.07e+02)
              Est.  stn bbox = 1.240e+03 (6.33e+02 6.07e+02)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 316.5M
Iteration  4: Total net bbox = 7.429e+05 (3.51e+05 3.92e+05)
              Est.  stn bbox = 7.429e+05 (3.51e+05 3.92e+05)
              cpu = 0:00:03.6 real = 0:00:04.0 mem = 316.5M
Iteration  5: Total net bbox = 9.227e+05 (4.94e+05 4.29e+05)
              Est.  stn bbox = 9.227e+05 (4.94e+05 4.29e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 316.5M
Iteration  6: Total net bbox = 9.073e+05 (4.90e+05 4.18e+05)
              Est.  stn bbox = 9.073e+05 (4.90e+05 4.18e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 317.4M
Iteration  7: Total net bbox = 1.145e+06 (6.05e+05 5.40e+05)
              Est.  stn bbox = 1.351e+06 (7.17e+05 6.34e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 314.7M
Iteration  8: Total net bbox = 1.152e+06 (6.08e+05 5.43e+05)
              Est.  stn bbox = 1.359e+06 (7.21e+05 6.38e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 313.1M
Iteration  9: Total net bbox = 1.176e+06 (6.09e+05 5.67e+05)
              Est.  stn bbox = 1.388e+06 (7.24e+05 6.64e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 316.8M
Iteration 10: Total net bbox = 1.178e+06 (6.10e+05 5.68e+05)
              Est.  stn bbox = 1.390e+06 (7.25e+05 6.65e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 314.8M
Iteration 11: Total net bbox = 1.195e+06 (6.13e+05 5.81e+05)
              Est.  stn bbox = 1.408e+06 (7.30e+05 6.79e+05)
              cpu = 0:00:12.7 real = 0:00:12.0 mem = 316.3M
Iteration 12: Total net bbox = 1.195e+06 (6.13e+05 5.81e+05)
              Est.  stn bbox = 1.408e+06 (7.30e+05 6.79e+05)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 316.3M
Iteration 13: Total net bbox = 1.260e+06 (6.66e+05 5.94e+05)
              Est.  stn bbox = 1.476e+06 (7.84e+05 6.92e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 316.3M
*** cost = 1.260e+06 (6.66e+05 5.94e+05) (cpu for global=0:00:32.0) real=0:00:33.0***
Core Placement runtime cpu: 0:00:25.2 real: 0:00:25.0
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (102.7%). Stopping detail placement.
Total net length = 1.262e+06 (6.664e+05 5.961e+05) (ext = 1.618e+05)
*** End of Placement (cpu=0:00:32.9, real=0:00:34.0, mem=316.3M) ***
default core: bins with density >  0.75 = 84.6 % ( 143 / 169 )
*** Free Virtual Timing Model ...(mem=309.6M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:34, real = 0: 0:35, mem = 307.0M **
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> deleteAllFPObjects
There is no pin guide defined.
There is no pin blockage which matches the wildcard name [*].
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.988935273376 0.79999 20.0 20.0 20.0 20.0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 0.5 -width_left 9 -width_bottom 9 -width_top 9 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 9 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

The power planner created 8 wires.
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 1.0 -padcore_ring_bottom_layer_limit metal1 -number_of_sets 15 -stacked_via_top_layer metal6 -padcore_ring_top_layer_limit metal3 -spacing 0.5 -merge_stripes_value 0.8 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 5 -nets {gnd vdd } -stacked_via_bottom_layer metal1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-354):	The power planner did not generate Vertical stripe at 22.50 either because the stripe merged with rings, 
	or because stripe could not be connected to any legal targets.
Stripe generation is complete; vias are now being generated.
The power planner created 29 wires.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 312.0M, InitMEM = 312.0M)
Number of Loop : 0
Start delay calculation (mem=311.980M)...
Delay calculation completed. (cpu=0:00:00.4 real=0:00:01.0 mem=311.980M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 312.0M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.0) ***
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=312.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=312.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=312.0M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=22548 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=23146 #term=74314 #term/net=3.21, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1153
stdCell: 22548 single + 0 double + 0 multi
Total standard cell length = 134.0536 (mm), area = 1.3405 (mm^2)
Average module density = 0.918.
Density for the design = 0.918.
       = stdcell_area 167567 (1340536 um^2) / alloc_area 182528 (1460224 um^2).
Pin Density = 0.443.
            = total # of pins 74314 / total Instance area 167567.
Iteration  1: Total net bbox = 1.550e+06 (8.16e+05 7.34e+05)
              Est.  stn bbox = 1.550e+06 (8.16e+05 7.34e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 319.0M
Iteration  2: Total net bbox = 1.550e+06 (8.16e+05 7.34e+05)
              Est.  stn bbox = 1.550e+06 (8.16e+05 7.34e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 319.0M
Iteration  3: Total net bbox = 9.844e+05 (4.89e+05 4.95e+05)
              Est.  stn bbox = 9.844e+05 (4.89e+05 4.95e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 319.0M
Iteration  4: Total net bbox = 1.089e+06 (5.41e+05 5.47e+05)
              Est.  stn bbox = 1.089e+06 (5.41e+05 5.47e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 319.0M
Iteration  5: Total net bbox = 1.301e+06 (6.50e+05 6.51e+05)
              Est.  stn bbox = 1.301e+06 (6.50e+05 6.51e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 319.0M
Iteration  6: Total net bbox = 1.298e+06 (6.53e+05 6.45e+05)
              Est.  stn bbox = 1.298e+06 (6.53e+05 6.45e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 319.0M
Iteration  7: Total net bbox = 1.277e+06 (6.50e+05 6.27e+05)
              Est.  stn bbox = 1.509e+06 (7.68e+05 7.41e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 314.7M
Iteration  8: Total net bbox = 1.287e+06 (6.55e+05 6.33e+05)
              Est.  stn bbox = 1.520e+06 (7.73e+05 7.47e+05)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 314.2M
Iteration  9: Total net bbox = 1.281e+06 (6.46e+05 6.35e+05)
              Est.  stn bbox = 1.512e+06 (7.64e+05 7.48e+05)
              cpu = 0:00:02.4 real = 0:00:03.0 mem = 316.6M
Iteration 10: Total net bbox = 1.283e+06 (6.47e+05 6.36e+05)
              Est.  stn bbox = 1.515e+06 (7.66e+05 7.50e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 315.1M
Iteration 11: Total net bbox = 1.315e+06 (6.57e+05 6.58e+05)
              Est.  stn bbox = 1.543e+06 (7.74e+05 7.69e+05)
              cpu = 0:00:16.8 real = 0:00:16.0 mem = 317.8M
Iteration 12: Total net bbox = 1.315e+06 (6.57e+05 6.58e+05)
              Est.  stn bbox = 1.543e+06 (7.74e+05 7.69e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 317.8M
Iteration 13: Total net bbox = 1.377e+06 (7.08e+05 6.69e+05)
              Est.  stn bbox = 1.605e+06 (8.26e+05 7.79e+05)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 317.8M
*** cost = 1.377e+06 (7.08e+05 6.69e+05) (cpu for global=0:00:30.9) real=0:00:31.0***
Core Placement runtime cpu: 0:00:24.0 real: 0:00:23.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:02.6, Real Time = 0:00:02.0
move report: preRPlace moves 20420 insts, mean move: 8.20 um, max move: 82.40 um
	max move on inst (tx_core/tx_crc/crcpkt0/U1710): (314.40, 760.00) --> (292.00, 820.00)
Placement tweakage begins.
wire length = 1.479e+06 = 7.619e+05 H + 7.174e+05 V
wire length = 1.364e+06 = 6.698e+05 H + 6.944e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 13398 insts, mean move: 12.09 um, max move: 88.00 um
	max move on inst (tx_core/tx_crc/crcpkt0/U3047): (357.60, 560.00) --> (349.60, 480.00)
move report: rPlace moves 2600 insts, mean move: 13.16 um, max move: 86.80 um
	max move on inst (tx_core/tx_crc/crcpkt0/U3379): (681.60, 710.00) --> (758.40, 700.00)
move report: overall moves 21193 insts, mean move: 12.14 um, max move: 121.20 um
	max move on inst (tx_core/tx_crc/crcpkt0/U3379): (667.20, 730.00) --> (758.40, 700.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       121.20 um
  inst (tx_core/tx_crc/crcpkt0/U3379) with max move: (667.2, 730) -> (758.4, 700)
  mean    (X+Y) =        12.14 um
Total instances flipped for WireLenOpt: 1102
Total instances flipped, including legalization: 914
Total instances moved : 21193
*** cpu=0:00:03.2   mem=323.9M  mem(used)=6.1M***
Total net length = 1.401e+06 (6.919e+05 7.089e+05) (ext = 1.159e+05)
*** End of Placement (cpu=0:00:35.0, real=0:00:35.0, mem=323.9M) ***
default core: bins with density >  0.75 =   89 % ( 162 / 182 )
*** Free Virtual Timing Model ...(mem=320.9M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:36, real = 0: 0:36, mem = 320.9M **
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal6 -crossoverViaTopLayer metal6 -targetViaBottomLayer metal1 -nets { gnd vdd }
*** Begin SPECIAL ROUTE on Fri Nov  4 03:09:42 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_wholedesign/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.59Ghz)

Begin option processing ...
(from .sroute_23244.conf) srouteConnectPowerBump set to false
(from .sroute_23244.conf) routeSelectNet set to "gnd vdd"
(from .sroute_23244.conf) routeSpecial set to true
(from .sroute_23244.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_23244.conf) srouteFollowCorePinEnd set to 3
(from .sroute_23244.conf) srouteFollowPadPin set to true
(from .sroute_23244.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_23244.conf) sroutePadPinAllPorts set to true
(from .sroute_23244.conf) sroutePreserveExistingRoutes set to true
(from .sroute_23244.conf) srouteTopLayerLimit set to 6
(from .sroute_23244.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 520.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 6 routing layers, 0 overlap layer
Read in 33 macros, 24 used
Read in 22548 components
  22548 core components: 0 unplaced, 22548 placed, 0 fixed
Read in 1208 physical pins
  1208 physical pins: 0 unplaced, 1208 placed, 0 fixed
Read in 56 logical pins
Read in 1192 nets
Read in 2 special nets, 2 routed
Read in 1208 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 258
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 129
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 523.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1208 io pins ...
 Updating DB with 9 via definition ...

sroute post-processing starts at Fri Nov  4 03:09:42 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Fri Nov  4 03:09:42 2016

sroute post-processing starts at Fri Nov  4 03:09:42 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Fri Nov  4 03:09:43 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 320.86 megs
<CMD> setNanoRouteMode -routeAllowPowerGroundPin true
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=328.9M) ***
*** End createClockTreeSpec (cpu=0:00:00.4, real=0:00:00.0, mem=328.9M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=328.9M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (3566) instances, and (0) nets in Clock clks.clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=328.9M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

deleteClockTree Option :  -all 
*** Removed (0) buffers and (0) inverters in Clock clks.clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 328.867M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=328.9M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 328.867M)

Start to trace clock trees ...
*** Begin Tracer (mem=328.9M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=328.9M) ***
***** Allocate Obstruction Memory  Finished (MEM: 328.867M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          48(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          48(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          33.000000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 120(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF1) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 3566
Nr.          Rising  Sync Pins  : 3566
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (3566-leaf) (mem=328.9M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Phase 1 (2) Starts......
Phase 2 Starts......
Total 3 topdown clustering. 
Trig. Edge Skew=107[1075,1182*] trVio=B103(822)ps N3566 B260 G1 A260(260.0) L[5,5] score=158682 cpu=0:00:11.0 mem=334M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:11.7, real=0:00:12.0, mem=334.1M)
Memory increase =5M



**** CK_START: Update Database (mem=334.1M)
260 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=335.1M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:03.0, Real Time = 0:00:03.0
move report: preRPlace moves 9757 insts, mean move: 6.03 um, max move: 63.20 um
	max move on inst (tx_core/tx_crc/crcpkt0/U2882): (371.20, 850.00) --> (328.00, 870.00)
move report: rPlace moves 92 insts, mean move: 13.97 um, max move: 50.00 um
	max move on inst (tx_core/tx_crc/crcpkt0/U573): (275.20, 740.00) --> (295.20, 710.00)
move report: overall moves 9775 insts, mean move: 6.13 um, max move: 63.20 um
	max move on inst (tx_core/tx_crc/crcpkt0/U2882): (371.20, 850.00) --> (328.00, 870.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        63.20 um
  inst (tx_core/tx_crc/crcpkt0/U2882) with max move: (371.2, 850) -> (328, 870)
  mean    (X+Y) =         6.13 um
Total instances flipped for legalization: 2
Total instances moved : 9775
*** cpu=0:00:03.1   mem=332.3M  mem(used)=0.1M***
***** Refine Placement Finished (CPU Time: 0:00:03.1  MEM: 332.270M)

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 260
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/crcin8_d_reg[14]/CLK 1186.9(ps)
Min trig. edge delay at sink(R): tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15]/CLK 1075.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1075.3~1186.9(ps)      0~10(ps)            
Fall Phase Delay               : 1088.3~1200(ps)        0~10(ps)            
Trig. Edge Skew                : 111.6(ps)              120(ps)             
Rise Skew                      : 111.6(ps)              
Fall Skew                      : 111.7(ps)              
Max. Rise Buffer Tran.         : 303.9(ps)              200(ps)             
Max. Fall Buffer Tran.         : 254.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 180.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 151.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 107.3(ps)              0(ps)               
Min. Fall Buffer Tran.         : 91.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 124.4(ps)              0(ps)               
Min. Fall Sink Tran.           : 104.6(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



globalDetailRoute

#Start globalDetailRoute on Fri Nov  4 03:10:42 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 332.00 (Mb)
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.650.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Nov  4 03:10:43 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Nov  4 03:10:43 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       18630      90.14%
#  Metal 2        V       18630       4.50%
#  Metal 3        H       18630       0.00%
#  Metal 4        V       18630       0.00%
#  Metal 5        H       18630       0.00%
#  Metal 6        V       18630       0.00%
#  ------------------------------------------
#  Total                 111780      15.77%
#
#  261 nets (1.04%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 354.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 356.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     35(0.20%)      9(0.05%)   (0.25%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     35(0.04%)      9(0.01%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 85051 um.
#Total half perimeter of net bounding box = 52461 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 107 um.
#Total wire length on LAYER metal3 = 50827 um.
#Total wire length on LAYER metal4 = 34117 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 10147
#Up-Via Summary (total 10147):
#           
#-----------------------
#  Metal 1         3694
#  Metal 2         3687
#  Metal 3         2766
#-----------------------
#                 10147 
#
#Max overcon = 2 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 5.00 (Mb)
#Total memory = 356.00 (Mb)
#Peak memory = 385.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 1.4% of the total area was rechecked for DRC, and 93.7% required routing.
#    number of violations = 1
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 360.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 360.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 83335 um.
#Total half perimeter of net bounding box = 52461 um.
#Total wire length on LAYER metal1 = 61 um.
#Total wire length on LAYER metal2 = 1388 um.
#Total wire length on LAYER metal3 = 40122 um.
#Total wire length on LAYER metal4 = 41764 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 12831
#Up-Via Summary (total 12831):
#           
#-----------------------
#  Metal 1         4132
#  Metal 2         3980
#  Metal 3         4719
#-----------------------
#                 12831 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 0.00 (Mb)
#Total memory = 356.00 (Mb)
#Peak memory = 385.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 23.00 (Mb)
#Total memory = 355.00 (Mb)
#Peak memory = 385.00 (Mb)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov  4 03:10:51 2016
#
*** Look For Un-Routed Clock Tree Net ***
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 260
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data24_d_reg[12]/CLK 1224.8(ps)
Min trig. edge delay at sink(R): tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15]/CLK 1094.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1094.6~1224.8(ps)      0~10(ps)            
Fall Phase Delay               : 1107.3~1237.9(ps)      0~10(ps)            
Trig. Edge Skew                : 130.2(ps)              120(ps)             
Rise Skew                      : 130.2(ps)              
Fall Skew                      : 130.6(ps)              
Max. Rise Buffer Tran.         : 307.6(ps)              200(ps)             
Max. Fall Buffer Tran.         : 257.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 183.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 153.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 108.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 92.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 125.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 105.5(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.1)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
*** ckiInputTermCanInsertBuffer find sync pin tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15]/CLK
attaching a dummy cell FECTS_clks_clk___I0(CLKBUF1) loc=(744000 1140000) at the net FECTS_clks_clk___L2_N7 around the input term FECTS_clks_clk___L3_I38/A
global skew: 126.7(ps)
max(R): 1224.8(ps) tx_core/tx_crc/crcpkt0/data24_d_reg[12]/CLK
min(R): 1098.1(ps) tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][16]/CLK
buffer tran max: [307.6(ps) 257.8(ps)]
sink tran max: [183.3(ps) 153.3(ps)]
*** ckiInputTermCanInsertBuffer find sync pin tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][16]/CLK
attaching a dummy cell FECTS_clks_clk___I1(CLKBUF1) loc=(754400 1140000) at the net FECTS_clks_clk___L2_N3 around the input term FECTS_clks_clk___L3_I16/A
Inserted dummy cell (CLKBUF1): FECTS_clks_clk___I0
Inserted dummy cell (CLKBUF1): FECTS_clks_clk___I1
resized 0 standard cell(s).
inserted 2 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.5 real=0:00:00.0 mem=355.7M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.5 real=0:00:00.0 mem=355.7M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.1, Real Time = 0:00:01.0
move report: preRPlace moves 72 insts, mean move: 8.34 um, max move: 27.60 um
	max move on inst (tx_core/dma_reg_tx/U1218): (739.20, 1140.00) --> (721.60, 1130.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 72 insts, mean move: 8.34 um, max move: 27.60 um
	max move on inst (tx_core/dma_reg_tx/U1218): (739.20, 1140.00) --> (721.60, 1130.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        27.60 um
  inst (tx_core/dma_reg_tx/U1218) with max move: (739.2, 1140) -> (721.6, 1130)
  mean    (X+Y) =         8.34 um
Total instances moved : 72
*** cpu=0:00:01.1   mem=355.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:01.2  MEM: 355.676M)

globalDetailRoute

#Start globalDetailRoute on Fri Nov  4 03:10:53 2016
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (703.050 1133.650) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (710.250 1133.650) on metal1 for NET FECTS_clks_clk___L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (753.450 1166.350) on metal1 for NET FECTS_clks_clk___L2_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (716.000 1135.000) on metal1 for NET FECTS_clks_clk___L2_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (737.450 1146.350) on metal1 for NET FECTS_clks_clk___L2_N7. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (708.800 1135.000) on metal1 for NET FECTS_clks_clk___L2_N7. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (759.200 1165.000) on metal1 for NET FECTS_clks_clk___L3_N16. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (657.450 1093.650) on metal1 for NET FECTS_clks_clk___L3_N38. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (663.200 1095.000) on metal1 for NET FECTS_clks_clk___L4_N197. The NET is considered partially routed.
#6 routed nets are extracted.
#    6 (0.02%) extracted nets are partially routed.
#255 routed nets are imported.
#23145 (91.88%) nets are without wires.
#1785 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 25191.
#Number of eco nets is 6
#
#Start data preparation...
#
#Data preparation is done on Fri Nov  4 03:10:54 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Nov  4 03:10:54 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       18630      90.14%
#  Metal 2        V       18630       4.50%
#  Metal 3        H       18630       0.00%
#  Metal 4        V       18630       0.00%
#  Metal 5        H       18630       0.00%
#  Metal 6        V       18630       0.00%
#  ------------------------------------------
#  Total                 111780      15.77%
#
#  261 nets (1.04%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 356.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 357.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      1(0.01%)   (0.01%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 83358 um.
#Total half perimeter of net bounding box = 52475 um.
#Total wire length on LAYER metal1 = 60 um.
#Total wire length on LAYER metal2 = 1387 um.
#Total wire length on LAYER metal3 = 40134 um.
#Total wire length on LAYER metal4 = 41776 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 12832
#Up-Via Summary (total 12832):
#           
#-----------------------
#  Metal 1         4132
#  Metal 2         3980
#  Metal 3         4720
#-----------------------
#                 12832 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.00 (Mb)
#Total memory = 356.00 (Mb)
#Peak memory = 385.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 8.7% of the total area was rechecked for DRC, and 0.8% required routing.
#    number of violations = 0
#0.6% of the total area is being checked for drcs
#0.6% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 360.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 360.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 83354 um.
#Total half perimeter of net bounding box = 52475 um.
#Total wire length on LAYER metal1 = 59 um.
#Total wire length on LAYER metal2 = 1389 um.
#Total wire length on LAYER metal3 = 40129 um.
#Total wire length on LAYER metal4 = 41777 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 12836
#Up-Via Summary (total 12836):
#           
#-----------------------
#  Metal 1         4134
#  Metal 2         3982
#  Metal 3         4720
#-----------------------
#                 12836 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.00 (Mb)
#Total memory = 357.00 (Mb)
#Peak memory = 385.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.00 (Mb)
#Total memory = 357.00 (Mb)
#Peak memory = 385.00 (Mb)
#Number of warnings = 16
#Total number of warnings = 44
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov  4 03:10:55 2016
#
*** Re-Route Steiner Clock Tree/Signal Net (cpu=0:00:01.5 mem=357.2M) ***
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 262
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data24_d_reg[12]/CLK 1224.3(ps)
Min trig. edge delay at sink(R): tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15]/CLK 1113.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1113.3~1224.3(ps)      0~10(ps)            
Fall Phase Delay               : 1126.5~1237.3(ps)      0~10(ps)            
Trig. Edge Skew                : 111(ps)                120(ps)             
Rise Skew                      : 111(ps)                
Fall Skew                      : 110.8(ps)              
Max. Rise Buffer Tran.         : 307(ps)                200(ps)             
Max. Fall Buffer Tran.         : 257.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 183.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 153.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 108.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 92.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 125.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 105.5(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3566
Nr. of Buffer                  : 262
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data24_d_reg[12]/CLK 1224.3(ps)
Min trig. edge delay at sink(R): tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15]/CLK 1113.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1113.3~1224.3(ps)      0~10(ps)            
Fall Phase Delay               : 1126.5~1237.3(ps)      0~10(ps)            
Trig. Edge Skew                : 111(ps)                120(ps)             
Rise Skew                      : 111(ps)                
Fall Skew                      : 110.8(ps)              
Max. Rise Buffer Tran.         : 307(ps)                200(ps)             
Max. Fall Buffer Tran.         : 257.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 183.3(ps)              200(ps)             
Max. Fall Sink Tran.           : 153.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 108.9(ps)              0(ps)               
Min. Fall Buffer Tran.         : 92.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 125.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 105.5(ps)              0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide eth_core.rguide ....
Clock Analysis (CPU Time 0:00:00.1)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:27.4, real=0:00:29.0, mem=357.2M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=357.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 261
There are 261 nets with 1 extra space.
routingBox: (0 0) (1349150 1320000)
coreBox:    (20000 20000) (1329150 1300000)
There are 261 prerouted nets with extraSpace.
Number of multi-gpin terms=6150, multi-gpins=17788, moved blk term=0/0

Phase 1a route (0:00:00.2 357.2M):
Est net length = 1.651e+06um = 8.195e+05H + 8.319e+05V
Usage: (30.5%H 33.9%V) = (1.074e+06um 1.688e+06um) = (267753 168841)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 11 = 2 (0.00% H) + 9 (0.02% V)

Phase 1b route (0:00:00.1 357.2M):
Usage: (30.4%H 33.9%V) = (1.072e+06um 1.688e+06um) = (267031 168841)
Overflow: 4 = 1 (0.00% H) + 3 (0.01% V)

Phase 1c route (0:00:00.1 357.2M):
Usage: (30.3%H 33.9%V) = (1.070e+06um 1.689e+06um) = (266559 168845)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1d route (0:00:00.1 357.2M):
Usage: (30.3%H 33.9%V) = (1.070e+06um 1.689e+06um) = (266559 168845)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1e route (0:00:00.0 357.2M):
Usage: (30.3%H 33.9%V) = (1.070e+06um 1.689e+06um) = (266561 168846)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1f route (0:00:00.0 357.2M):
Usage: (30.3%H 33.9%V) = (1.070e+06um 1.689e+06um) = (266561 168846)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	1	 0.00%	29	 0.07%
  1:	2	 0.00%	149	 0.34%
  2:	15	 0.03%	586	 1.33%
  3:	46	 0.10%	1799	 4.09%
  4:	163	 0.37%	4282	 9.74%
  5:	285	 0.65%	4940	11.24%
  6:	535	 1.22%	5061	11.51%
  7:	738	 1.68%	5182	11.79%
  8:	1196	 2.72%	6727	15.30%
  9:	1717	 3.91%	5541	12.61%
 10:	2399	 5.46%	3282	 7.47%
 11:	3145	 7.15%	2260	 5.14%
 12:	3837	 8.73%	1569	 3.57%
 13:	4699	10.69%	1576	 3.59%
 14:	5143	11.70%	967	 2.20%
 15:	5246	11.93%	0	 0.00%
 16:	4505	10.25%	0	 0.00%
 17:	3433	 7.81%	1	 0.00%
 18:	3295	 7.50%	1	 0.00%
 19:	1696	 3.86%	0	 0.00%
 20:	1860	 4.23%	2	 0.00%


Global route (cpu=0.5s real=0.0s 357.2M)
Phase 1l route (0:00:00.5 357.2M):
There are 261 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (32.0%H 36.7%V) = (1.128e+06um 1.828e+06um) = (281140 182802)
Overflow: 27 = 2 (0.01% H) + 24 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	2	 0.00%
 -2:	1	 0.00%	2	 0.00%
 -1:	1	 0.00%	16	 0.04%
--------------------------------------
  0:	6	 0.01%	134	 0.30%
  1:	21	 0.05%	473	 1.08%
  2:	59	 0.13%	1414	 3.22%
  3:	109	 0.25%	3032	 6.90%
  4:	246	 0.56%	4413	10.04%
  5:	392	 0.89%	4670	10.62%
  6:	729	 1.66%	4521	10.29%
  7:	932	 2.12%	4586	10.43%
  8:	1403	 3.19%	6168	14.03%
  9:	1922	 4.37%	5191	11.81%
 10:	2570	 5.85%	3072	 6.99%
 11:	3364	 7.65%	2254	 5.13%
 12:	3965	 9.02%	1615	 3.67%
 13:	4757	10.82%	1539	 3.50%
 14:	4946	11.25%	849	 1.93%
 15:	4869	11.08%	0	 0.00%
 16:	4179	 9.51%	0	 0.00%
 17:	3148	 7.16%	1	 0.00%
 18:	3006	 6.84%	1	 0.00%
 19:	1624	 3.69%	0	 0.00%
 20:	1707	 3.88%	2	 0.00%



*** Completed Phase 1 route (0:00:01.0 357.2M) ***


Total length: 1.820e+06um, number of vias: 176310
M1(H) length: 5.920e+01um, number of vias: 73729
M2(V) length: 3.162e+05um, number of vias: 65207
M3(H) length: 6.638e+05um, number of vias: 32035
M4(V) length: 5.719e+05um, number of vias: 4204
M5(H) length: 2.013e+05um, number of vias: 1135
M6(V) length: 6.654e+04um
*** Completed Phase 2 route (0:00:00.7 357.8M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=357.8M) ***
Peak Memory Usage was 357.2M 
*** Finished trialRoute (cpu=0:00:01.9 mem=357.8M) ***

Extraction called for design 'eth_core' of instances=22810 and nets=25191 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 357.812M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -15.001 | -15.001 | -4.055  | -5.550  | -1.064  |   N/A   |
|           TNS (ns):| -8760.9 | -8278.8 | -3577.6 |-482.155 | -37.820 |   N/A   |
|    Violating Paths:|  3253   |  2958   |  2110   |   295   |   88    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     68 (68)      |   -1.500   |     68 (68)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.705%
Routing Overflow: 0.01% H and 0.06% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 4.67 sec
Total Real time: 6.0 sec
Total Memory Usage: 372.292969 Mbytes
<CMD> trialRoute -maxRouteLayer 6
*** Starting trialRoute (mem=376.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 6 -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 261
There are 261 nets with 1 extra space.
routingBox: (0 0) (1349150 1320000)
coreBox:    (20000 20000) (1329150 1300000)
There are 261 prerouted nets with extraSpace.
Number of multi-gpin terms=6150, multi-gpins=17788, moved blk term=0/0

Phase 1a route (0:00:00.2 379.1M):
Est net length = 1.651e+06um = 8.195e+05H + 8.319e+05V
Usage: (30.5%H 33.9%V) = (1.074e+06um 1.688e+06um) = (267753 168841)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 11 = 2 (0.00% H) + 9 (0.02% V)

Phase 1b route (0:00:00.1 380.3M):
Usage: (30.4%H 33.9%V) = (1.072e+06um 1.688e+06um) = (267031 168841)
Overflow: 4 = 1 (0.00% H) + 3 (0.01% V)

Phase 1c route (0:00:00.1 380.5M):
Usage: (30.3%H 33.9%V) = (1.070e+06um 1.689e+06um) = (266559 168845)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1d route (0:00:00.1 380.5M):
Usage: (30.3%H 33.9%V) = (1.070e+06um 1.689e+06um) = (266559 168845)
Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)

Phase 1e route (0:00:00.1 381.1M):
Usage: (30.3%H 33.9%V) = (1.070e+06um 1.689e+06um) = (266561 168846)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Phase 1f route (0:00:00.1 381.1M):
Usage: (30.3%H 33.9%V) = (1.070e+06um 1.689e+06um) = (266561 168846)
Overflow: 2 = 0 (0.00% H) + 2 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.00%
--------------------------------------
  0:	1	 0.00%	29	 0.07%
  1:	2	 0.00%	149	 0.34%
  2:	15	 0.03%	586	 1.33%
  3:	46	 0.10%	1799	 4.09%
  4:	163	 0.37%	4282	 9.74%
  5:	285	 0.65%	4940	11.24%
  6:	535	 1.22%	5061	11.51%
  7:	738	 1.68%	5182	11.79%
  8:	1196	 2.72%	6727	15.30%
  9:	1717	 3.91%	5541	12.61%
 10:	2399	 5.46%	3282	 7.47%
 11:	3145	 7.15%	2260	 5.14%
 12:	3837	 8.73%	1569	 3.57%
 13:	4699	10.69%	1576	 3.59%
 14:	5143	11.70%	967	 2.20%
 15:	5246	11.93%	0	 0.00%
 16:	4505	10.25%	0	 0.00%
 17:	3433	 7.81%	1	 0.00%
 18:	3295	 7.50%	1	 0.00%
 19:	1696	 3.86%	0	 0.00%
 20:	1860	 4.23%	2	 0.00%


Global route (cpu=0.5s real=0.0s 379.9M)
Phase 1l route (0:00:00.6 378.7M):
There are 261 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (32.0%H 36.7%V) = (1.128e+06um 1.828e+06um) = (281140 182802)
Overflow: 27 = 2 (0.01% H) + 24 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	2	 0.00%
 -2:	1	 0.00%	2	 0.00%
 -1:	1	 0.00%	16	 0.04%
--------------------------------------
  0:	6	 0.01%	134	 0.30%
  1:	21	 0.05%	473	 1.08%
  2:	59	 0.13%	1414	 3.22%
  3:	109	 0.25%	3032	 6.90%
  4:	246	 0.56%	4413	10.04%
  5:	392	 0.89%	4670	10.62%
  6:	729	 1.66%	4521	10.29%
  7:	932	 2.12%	4586	10.43%
  8:	1403	 3.19%	6168	14.03%
  9:	1922	 4.37%	5191	11.81%
 10:	2570	 5.85%	3072	 6.99%
 11:	3364	 7.65%	2254	 5.13%
 12:	3965	 9.02%	1615	 3.67%
 13:	4757	10.82%	1539	 3.50%
 14:	4946	11.25%	849	 1.93%
 15:	4869	11.08%	0	 0.00%
 16:	4179	 9.51%	0	 0.00%
 17:	3148	 7.16%	1	 0.00%
 18:	3006	 6.84%	1	 0.00%
 19:	1624	 3.69%	0	 0.00%
 20:	1707	 3.88%	2	 0.00%



*** Completed Phase 1 route (0:00:01.3 376.3M) ***


Total length: 1.820e+06um, number of vias: 176310
M1(H) length: 5.920e+01um, number of vias: 73729
M2(V) length: 3.162e+05um, number of vias: 65207
M3(H) length: 6.638e+05um, number of vias: 32035
M4(V) length: 5.719e+05um, number of vias: 4204
M5(H) length: 2.013e+05um, number of vias: 1135
M6(V) length: 6.654e+04um
*** Completed Phase 2 route (0:00:00.8 376.3M) ***

*** Finished all Phases (cpu=0:00:02.2 mem=376.3M) ***
Peak Memory Usage was 383.9M 
*** Finished trialRoute (cpu=0:00:02.3 mem=376.3M) ***

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=366.0M, init mem=366.0M)
*info: Placed = 18982
*info: Unplaced = 0
Placement Density:92.71%(1359400/1466368)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=366.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (261) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=366.0M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Nov  4 03:11:56 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Nov  4 03:11:57 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Nov  4 03:11:57 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       18630      90.14%
#  Metal 2        V       18630       4.50%
#  Metal 3        H       18630       0.00%
#  Metal 4        V       18630       0.00%
#  Metal 5        H       18630       0.00%
#  Metal 6        V       18630       0.00%
#  ------------------------------------------
#  Total                 111780      15.77%
#
#  261 nets (1.04%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 382.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 383.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 403.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 404.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 404.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 406.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   2739(15.4%)    336(1.88%)     90(0.50%)     19(0.11%)   (17.9%)
#   Metal 3    126(0.68%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.68%)
#   Metal 4      4(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 5      8(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 6      5(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  --------------------------------------------------------------------------
#     Total   2882(2.91%)    336(0.34%)     90(0.09%)     19(0.02%)   (3.36%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 1882606 um.
#Total half perimeter of net bounding box = 1625422 um.
#Total wire length on LAYER metal1 = 274 um.
#Total wire length on LAYER metal2 = 253144 um.
#Total wire length on LAYER metal3 = 564570 um.
#Total wire length on LAYER metal4 = 547172 um.
#Total wire length on LAYER metal5 = 359874 um.
#Total wire length on LAYER metal6 = 157573 um.
#Total number of vias = 151356
#Up-Via Summary (total 151356):
#           
#-----------------------
#  Metal 1        59314
#  Metal 2        52497
#  Metal 3        27667
#  Metal 4         8669
#  Metal 5         3209
#-----------------------
#                151356 
#
#Max overcon = 8 tracks.
#Total overcon = 3.36%.
#Worst layer Gcell overcon rate = 0.68%.
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 5.00 (Mb)
#Total memory = 383.00 (Mb)
#Peak memory = 415.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 156
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 391.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 37
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 391.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 31
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 21
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 391.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 21
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 391.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 21
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 391.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 1847595 um.
#Total half perimeter of net bounding box = 1625422 um.
#Total wire length on LAYER metal1 = 28392 um.
#Total wire length on LAYER metal2 = 320737 um.
#Total wire length on LAYER metal3 = 549097 um.
#Total wire length on LAYER metal4 = 467811 um.
#Total wire length on LAYER metal5 = 329249 um.
#Total wire length on LAYER metal6 = 152308 um.
#Total number of vias = 190799
#Up-Via Summary (total 190799):
#           
#-----------------------
#  Metal 1        73207
#  Metal 2        72787
#  Metal 3        32216
#  Metal 4         9611
#  Metal 5         2978
#-----------------------
#                190799 
#
#Total number of DRC violations = 21
#Total number of violations on LAYER metal1 = 7
#Total number of violations on LAYER metal2 = 14
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = 2.00 (Mb)
#Total memory = 385.00 (Mb)
#Peak memory = 425.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 21
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 385.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 18
#cpu time = 00:00:06, elapsed time = 00:00:08, memory = 383.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 18
#cpu time = 00:00:06, elapsed time = 00:00:07, memory = 383.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:14
#Elapsed time = 00:00:19
#Increased memory = -2.00 (Mb)
#Total memory = 383.00 (Mb)
#Peak memory = 425.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 1847564 um.
#Total half perimeter of net bounding box = 1625422 um.
#Total wire length on LAYER metal1 = 28402 um.
#Total wire length on LAYER metal2 = 320772 um.
#Total wire length on LAYER metal3 = 549297 um.
#Total wire length on LAYER metal4 = 467779 um.
#Total wire length on LAYER metal5 = 329033 um.
#Total wire length on LAYER metal6 = 152282 um.
#Total number of vias = 190693
#Up-Via Summary (total 190693):
#           
#-----------------------
#  Metal 1        73199
#  Metal 2        72755
#  Metal 3        32164
#  Metal 4         9597
#  Metal 5         2978
#-----------------------
#                190693 
#
#Total number of DRC violations = 18
#Total number of violations on LAYER metal1 = 4
#Total number of violations on LAYER metal2 = 14
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:51
#Elapsed time = 00:00:56
#Increased memory = 0.00 (Mb)
#Total memory = 383.00 (Mb)
#Peak memory = 425.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:04
#Elapsed time = 00:01:09
#Increased memory = 16.00 (Mb)
#Total memory = 382.00 (Mb)
#Peak memory = 425.00 (Mb)
#Number of warnings = 27
#Total number of warnings = 71
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov  4 03:13:05 2016
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Nov  4 03:14:46 2016

Design Name: eth_core
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1349.1500, 1320.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 03:14:46 **** Processed 5000 nets (Total 25191)
**** 03:14:46 **** Processed 10000 nets (Total 25191)
**** 03:14:46 **** Processed 15000 nets (Total 25191)
**** 03:14:46 **** Processed 20000 nets (Total 25191)
**** 03:14:47 **** Processed 25000 nets (Total 25191)

VC Elapsed Time: 0:00:01.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Nov  4 03:14:47 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.7  MEM: 0.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 382.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4000
  VERIFY GEOMETRY ...... SubArea : 1 of 4
**WARN: (ENCVFG-47):	Pin of Cell tx_core/tx_crc/crcpkt0/U803 at (215.800, 659.700), (216.000, 660.300) on Layer metal1 is not connected to any net. Use globalNetConnect or GUI FloorPlan->Connect Global Nets to specify global net connection rules properly.

  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  4 Viols.
  VERIFY GEOMETRY ...... Wiring         :  2 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 6 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  6 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 6 Viols. 0 Wrngs.
VG: elapsed time: 6.00
Begin Summary ...
  Cells       : 0
  SameNet     : 4
  Wiring      : 2
  Antenna     : 0
  Short       : 14
  Overlap     : 0
End Summary

  Verification Complete : 20 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:05.4  MEM: 92.0M)

<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix eth_core_postRoute -outDir timingReports
Extraction called for design 'eth_core' of instances=22810 and nets=25191 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_96lykZ_23244.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 474.5M)
Creating parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for storing RC.
Extracted 10.0012% (CPU Time= 0:00:00.2  MEM= 474.5M)
Extracted 20.0012% (CPU Time= 0:00:00.2  MEM= 474.5M)
Extracted 30.0011% (CPU Time= 0:00:00.3  MEM= 474.5M)
Extracted 40.001% (CPU Time= 0:00:00.4  MEM= 474.5M)
Extracted 50.001% (CPU Time= 0:00:00.4  MEM= 474.5M)
Extracted 60.0009% (CPU Time= 0:00:00.5  MEM= 474.5M)
Extracted 70.0008% (CPU Time= 0:00:00.6  MEM= 474.5M)
Extracted 80.0008% (CPU Time= 0:00:00.6  MEM= 474.5M)
Extracted 90.0007% (CPU Time= 0:00:00.7  MEM= 474.5M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 474.5M)
Nr. Extracted Resistors     : 347387
Nr. Extracted Ground Cap.   : 370784
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 474.484M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -16.897 | -16.897 | -5.066  | -6.153  | -1.287  |   N/A   |
|           TNS (ns):|-10327.9 | -9749.4 | -4557.4 |-549.344 | -55.408 |   N/A   |
|    Violating Paths:|  3432   |  3135   |  2354   |   297   |   142   |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     72 (72)      |   -1.625   |     72 (72)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.705%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.81 sec
Total Real time: 5.0 sec
Total Memory Usage: 474.484375 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRoute -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'eth_core' of instances=22810 and nets=25191 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_96lykZ_23244.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 474.5M)
Creating parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for storing RC.
Extracted 10.0012% (CPU Time= 0:00:00.2  MEM= 474.5M)
Extracted 20.0012% (CPU Time= 0:00:00.2  MEM= 474.5M)
Extracted 30.0011% (CPU Time= 0:00:00.3  MEM= 474.5M)
Extracted 40.001% (CPU Time= 0:00:00.4  MEM= 474.5M)
Extracted 50.001% (CPU Time= 0:00:00.4  MEM= 474.5M)
Extracted 60.0009% (CPU Time= 0:00:00.5  MEM= 474.5M)
Extracted 70.0008% (CPU Time= 0:00:00.6  MEM= 474.5M)
Extracted 80.0008% (CPU Time= 0:00:00.7  MEM= 474.5M)
Extracted 90.0007% (CPU Time= 0:00:00.8  MEM= 474.5M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 474.5M)
Nr. Extracted Resistors     : 347387
Nr. Extracted Ground Cap.   : 370784
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 474.484M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.779  | -0.035  | -0.779  |  1.397  |  0.650  |   N/A   |
|           TNS (ns):| -2202.1 | -0.035  | -2202.1 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  4373   |    1    |  4372   |    0    |    0    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 92.705%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.75 sec
Total Real time: 6.0 sec
Total Memory Usage: 474.484375 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 474.5M **
#Created 34 library cell signatures
#Created 25191 NETS and 0 SPECIALNETS signatures
#Created 22811 instance signatures
Begin checking placement ... (start mem=483.5M, init mem=482.5M)
*info: Placed = 18982
*info: Unplaced = 0
Placement Density:92.71%(1359400/1466368)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=482.5M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'eth_core' of instances=22810 and nets=25191 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_96lykZ_23244.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 482.5M)
Creating parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for storing RC.
Extracted 10.0012% (CPU Time= 0:00:00.2  MEM= 482.5M)
Extracted 20.0012% (CPU Time= 0:00:00.2  MEM= 482.5M)
Extracted 30.0011% (CPU Time= 0:00:00.3  MEM= 482.5M)
Extracted 40.001% (CPU Time= 0:00:00.4  MEM= 482.5M)
Extracted 50.001% (CPU Time= 0:00:00.4  MEM= 482.5M)
Extracted 60.0009% (CPU Time= 0:00:00.5  MEM= 482.5M)
Extracted 70.0008% (CPU Time= 0:00:00.6  MEM= 482.5M)
Extracted 80.0008% (CPU Time= 0:00:00.6  MEM= 482.5M)
Extracted 90.0007% (CPU Time= 0:00:00.7  MEM= 482.5M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 482.5M)
Nr. Extracted Resistors     : 347387
Nr. Extracted Ground Cap.   : 370784
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:03.0  MEM: 482.484M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 482.5M, InitMEM = 482.5M)
Number of Loop : 0
Start delay calculation (mem=482.484M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 482.5M)
Closing parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq'. 23406 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=482.484M 9)
*** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 482.5M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -16.897 |
|           TNS (ns):|-10327.9 |
|    Violating Paths:|  3432   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     72 (72)      |   -1.625   |     72 (72)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.705%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 482.5M **
*info: Start fixing DRV (Mem = 482.48M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (482.5M)
*info: 261 clock nets excluded
*info: 2 special nets excluded.
*info: 1728 no-driver nets excluded.
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.927052
Start fixing design rules ... (0:00:00.2 482.5M)
Topological Sorting (CPU = 0:00:00.0, MEM = 482.5M, InitMEM = 482.5M)
Number of Loop : 0
Done fixing design rule (0:00:11.4 482.5M)

Summary:
75 buffers added on 75 nets (with 2 drivers resized)

Density after buffering = 0.928656
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.0, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.0   mem=482.5M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:12.5 482.5M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (482.5M)
*info: 261 clock nets excluded
*info: 2 special nets excluded.
*info: 1728 no-driver nets excluded.
Start fixing design rules ... (0:00:00.1 482.5M)
Topological Sorting (CPU = 0:00:00.0, MEM = 482.5M, InitMEM = 482.5M)
Number of Loop : 0
Done fixing design rule (0:00:00.5 482.5M)

Summary:
1 buffer added on 1 net (with 0 driver resized)

Density after buffering = 0.928673
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.0, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.0   mem=482.5M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:01.6 482.5M)

End  of fixDrcViolation iteration 2.
*info:
*info: Completed fixing DRV (CPU Time = 0:00:14, Mem = 482.48M).

------------------------------------------------------------
     Summary (cpu=0.24min real=0.23min mem=482.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.627  |
|           TNS (ns):| -3939.6 |
|    Violating Paths:|  3304   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.867%
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:20, mem = 482.5M **
*** Timing NOT met, worst failing slack is -2.627
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -2.627
*** Check timing (0:00:00.0)
Info: 261 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=482.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 92.867%
total 23334 net, 56 ipo_ignored
total 71012 term, 0 ipo_ignored
total 19320 comb inst, 262 fixed, 0 dont_touch, 0 no_footp
total 3566 seq inst, 3566 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -2.627ns, TNS = -3939.634ns (cpu=0:00:00.5 mem=482.5M)

Iter 0 ...

Collected 13502 nets for fixing
Evaluate 751(114) resize, Select 41 cand. (cpu=0:00:01.2 mem=482.5M)

Commit 11 cand, 6 upSize, 0 downSize, 5 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.2 mem=482.5M)

Calc. DC (cpu=0:00:01.2 mem=482.5M) ***

Estimated WNS = -2.473ns, TNS = -3776.322ns (cpu=0:00:01.4 mem=482.5M)

Iter 1 ...

Collected 13464 nets for fixing
Evaluate 750(121) resize, Select 49 cand. (cpu=0:00:02.1 mem=482.5M)

Commit 9 cand, 6 upSize, 2 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.2 mem=482.5M)

Calc. DC (cpu=0:00:02.2 mem=482.5M) ***

Estimated WNS = -2.473ns, TNS = -3744.975ns (cpu=0:00:02.4 mem=482.5M)

Iter 2 ...

Collected 13448 nets for fixing
Evaluate 755(173) resize, Select 37 cand. (cpu=0:00:03.3 mem=482.5M)

Commit 5 cand, 3 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.3 mem=482.5M)

Calc. DC (cpu=0:00:03.3 mem=482.5M) ***

Estimated WNS = -2.473ns, TNS = -3644.872ns (cpu=0:00:03.5 mem=482.5M)

Calc. DC (cpu=0:00:03.5 mem=482.5M) ***
*summary:     25 instances changed cell type
density after = 92.883%

*** Finish Post Route Setup Fixing (cpu=0:00:03.6 mem=482.5M) ***

Info: 261 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=482.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 92.883%
total 23334 net, 56 ipo_ignored
total 71012 term, 0 ipo_ignored
total 19320 comb inst, 262 fixed, 0 dont_touch, 0 no_footp
total 3566 seq inst, 3566 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -2.473ns, TNS = -3644.872ns (cpu=0:00:00.4 mem=482.5M)

Iter 0 ...

Collected 13441 nets for fixing
Evaluate 823(105) resize, Select 32 cand. (cpu=0:00:01.2 mem=482.5M)
Evaluate 21(788) addBuf, Select 8 cand. (cpu=0:00:03.9 mem=482.5M)
Evaluate 16(16) delBuf, Select 1 cand. (cpu=0:00:04.0 mem=482.5M)

Commit 6 cand, 1 upSize, 0 downSize, 1 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:04.0 mem=482.5M)

Calc. DC (cpu=0:00:04.0 mem=482.5M) ***

Estimated WNS = -2.153ns, TNS = -3520.513ns (cpu=0:00:04.2 mem=482.5M)

Iter 1 ...

Collected 13437 nets for fixing
Evaluate 791(130) resize, Select 31 cand. (cpu=0:00:05.1 mem=482.5M)
Evaluate 21(277) addBuf, Select 11 cand. (cpu=0:00:06.0 mem=482.5M)
Evaluate 40(40) delBuf, Select 1 cand. (cpu=0:00:06.2 mem=482.5M)

Commit 11 cand, 2 upSize, 1 downSize, 2 sameSize, 5 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:06.2 mem=482.5M)

Calc. DC (cpu=0:00:06.3 mem=482.5M) ***

Estimated WNS = -1.949ns, TNS = -3361.981ns (cpu=0:00:06.5 mem=482.5M)

Iter 2 ...

Collected 13446 nets for fixing
Evaluate 750(121) resize, Select 40 cand. (cpu=0:00:07.4 mem=482.5M)
Evaluate 21(578) addBuf, Select 12 cand. (cpu=0:00:09.2 mem=482.5M)
Evaluate 57(57) delBuf, Select 0 cand. (cpu=0:00:09.5 mem=482.5M)

Commit 9 cand, 3 upSize, 0 downSize, 1 sameSize, 5 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.5 mem=482.5M)

Calc. DC (cpu=0:00:09.6 mem=482.5M) ***

Estimated WNS = -1.809ns, TNS = -3275.619ns (cpu=0:00:09.8 mem=482.5M)

Iter 3 ...

Collected 13425 nets for fixing
Evaluate 755(104) resize, Select 19 cand. (cpu=0:00:10.6 mem=482.5M)
Evaluate 21(539) addBuf, Select 10 cand. (cpu=0:00:13.5 mem=482.5M)
Evaluate 62(62) delBuf, Select 2 cand. (cpu=0:00:13.8 mem=482.5M)

Commit 9 cand, 1 upSize, 1 downSize, 1 sameSize, 5 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:13.8 mem=482.5M)

Calc. DC (cpu=0:00:13.9 mem=482.5M) ***

Estimated WNS = -1.658ns, TNS = -3177.460ns (cpu=0:00:14.1 mem=482.5M)

Iter 4 ...

Collected 13336 nets for fixing
Evaluate 754(105) resize, Select 39 cand. (cpu=0:00:14.8 mem=482.5M)
Evaluate 21(591) addBuf, Select 12 cand. (cpu=0:00:16.6 mem=482.5M)
Evaluate 70(70) delBuf, Select 1 cand. (cpu=0:00:16.9 mem=482.5M)

Commit 9 cand, 0 upSize, 0 downSize, 3 sameSize, 5 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:16.9 mem=482.5M)

Calc. DC (cpu=0:00:17.0 mem=482.5M) ***

Estimated WNS = -1.579ns, TNS = -3139.523ns (cpu=0:00:17.2 mem=482.5M)

Iter 5 ...

Collected 13330 nets for fixing
Evaluate 761(100) resize, Select 20 cand. (cpu=0:00:17.9 mem=482.5M)
Evaluate 21(332) addBuf, Select 10 cand. (cpu=0:00:18.9 mem=482.5M)
Evaluate 77(77) delBuf, Select 1 cand. (cpu=0:00:19.3 mem=482.5M)

Commit 11 cand, 0 upSize, 1 downSize, 3 sameSize, 6 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:19.3 mem=482.5M)

Calc. DC (cpu=0:00:19.5 mem=482.5M) ***

Estimated WNS = -1.568ns, TNS = -3063.970ns (cpu=0:00:19.7 mem=482.5M)

Iter 6 ...

Collected 13332 nets for fixing
Evaluate 751(113) resize, Select 47 cand. (cpu=0:00:20.3 mem=482.5M)
Evaluate 21(683) addBuf, Select 13 cand. (cpu=0:00:22.5 mem=482.5M)
Evaluate 78(78) delBuf, Select 0 cand. (cpu=0:00:22.8 mem=482.5M)

Commit 9 cand, 3 upSize, 0 downSize, 1 sameSize, 5 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:22.8 mem=482.5M)

Calc. DC (cpu=0:00:22.9 mem=482.5M) ***

Estimated WNS = -1.532ns, TNS = -3033.808ns (cpu=0:00:23.1 mem=482.5M)

Iter 7 ...

Collected 13310 nets for fixing
Evaluate 753(130) resize, Select 31 cand. (cpu=0:00:23.8 mem=482.5M)
Evaluate 21(188) addBuf, Select 5 cand. (cpu=0:00:24.4 mem=482.5M)
Evaluate 84(84) delBuf, Select 1 cand. (cpu=0:00:24.8 mem=482.5M)

Commit 11 cand, 2 upSize, 2 downSize, 5 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:24.8 mem=482.5M)

Calc. DC (cpu=0:00:24.9 mem=482.5M) ***

Estimated WNS = -1.484ns, TNS = -3006.341ns (cpu=0:00:25.1 mem=482.5M)

Iter 8 ...

Collected 13310 nets for fixing
Evaluate 750(99) resize, Select 41 cand. (cpu=0:00:25.6 mem=482.5M)
Evaluate 21(496) addBuf, Select 8 cand. (cpu=0:00:27.4 mem=482.5M)
Evaluate 86(86) delBuf, Select 0 cand. (cpu=0:00:27.8 mem=482.5M)

Commit 6 cand, 2 upSize, 0 downSize, 1 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:27.8 mem=482.5M)

Calc. DC (cpu=0:00:27.9 mem=482.5M) ***

Estimated WNS = -1.445ns, TNS = -2971.158ns (cpu=0:00:28.1 mem=482.5M)

Iter 9 ...

Collected 13307 nets for fixing
Evaluate 757(92) resize, Select 16 cand. (cpu=0:00:28.7 mem=482.5M)
Evaluate 21(132) addBuf, Select 5 cand. (cpu=0:00:28.9 mem=482.5M)
Evaluate 90(90) delBuf, Select 1 cand. (cpu=0:00:29.3 mem=482.5M)

Commit 8 cand, 1 upSize, 3 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:29.3 mem=482.5M)

Calc. DC (cpu=0:00:29.4 mem=482.5M) ***

Estimated WNS = -1.439ns, TNS = -2904.345ns (cpu=0:00:29.6 mem=482.5M)

Iter 10 ...

Collected 13309 nets for fixing
Evaluate 771(71) resize, Select 26 cand. (cpu=0:00:30.4 mem=482.5M)
Evaluate 21(409) addBuf, Select 10 cand. (cpu=0:00:31.1 mem=482.5M)
Evaluate 93(93) delBuf, Select 0 cand. (cpu=0:00:31.5 mem=482.5M)

Commit 12 cand, 3 upSize, 1 downSize, 2 sameSize, 6 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:31.5 mem=482.5M)

Calc. DC (cpu=0:00:31.6 mem=482.5M) ***

Estimated WNS = -1.422ns, TNS = -2822.347ns (cpu=0:00:31.8 mem=482.5M)

Iter 11 ...

Collected 13241 nets for fixing
Evaluate 752(70) resize, Select 17 cand. (cpu=0:00:32.5 mem=482.5M)
Evaluate 21(104) addBuf, Select 3 cand. (cpu=0:00:32.6 mem=482.5M)
Evaluate 98(98) delBuf, Select 0 cand. (cpu=0:00:33.0 mem=482.5M)

Commit 8 cand, 1 upSize, 3 downSize, 2 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:33.0 mem=482.5M)

Calc. DC (cpu=0:00:33.1 mem=482.5M) ***

Estimated WNS = -1.380ns, TNS = -2766.145ns (cpu=0:00:33.3 mem=482.5M)

Iter 12 ...

Collected 13220 nets for fixing
Evaluate 750(87) resize, Select 35 cand. (cpu=0:00:34.0 mem=482.5M)
Evaluate 21(318) addBuf, Select 8 cand. (cpu=0:00:34.6 mem=482.5M)
Evaluate 100(100) delBuf, Select 1 cand. (cpu=0:00:35.0 mem=482.5M)

Commit 3 cand, 0 upSize, 0 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:35.0 mem=482.5M)

Calc. DC (cpu=0:00:35.1 mem=482.5M) ***

Estimated WNS = -1.353ns, TNS = -2746.800ns (cpu=0:00:35.2 mem=482.5M)

Iter 13 ...

Collected 13209 nets for fixing
Evaluate 762(96) resize, Select 17 cand. (cpu=0:00:36.0 mem=482.5M)
Evaluate 21(221) addBuf, Select 9 cand. (cpu=0:00:36.5 mem=482.5M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:37.0 mem=482.5M)

Commit 9 cand, 2 upSize, 2 downSize, 0 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:37.0 mem=482.5M)

Calc. DC (cpu=0:00:37.1 mem=482.5M) ***

Estimated WNS = -1.338ns, TNS = -2676.300ns (cpu=0:00:37.3 mem=482.5M)

Iter 14 ...

Collected 13192 nets for fixing
Evaluate 750(72) resize, Select 26 cand. (cpu=0:00:38.0 mem=482.5M)
Evaluate 21(638) addBuf, Select 8 cand. (cpu=0:00:41.6 mem=482.5M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:42.0 mem=482.5M)

Commit 7 cand, 0 upSize, 2 downSize, 2 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:42.0 mem=482.5M)

Calc. DC (cpu=0:00:42.1 mem=482.5M) ***

Estimated WNS = -1.326ns, TNS = -2649.338ns (cpu=0:00:42.3 mem=482.5M)
*summary:     61 instances changed cell type
density after = 93.010%

*** Finish Post Route Setup Fixing (cpu=0:00:42.3 mem=482.5M) ***

*** Timing NOT met, worst failing slack is -1.326
*** Check timing (0:00:00.0)
Info: 261 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=482.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 93.010%
total 23389 net, 56 ipo_ignored
total 71122 term, 0 ipo_ignored
total 19375 comb inst, 262 fixed, 0 dont_touch, 0 no_footp
total 3566 seq inst, 3566 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.326ns, TNS = -2649.338ns (cpu=0:00:00.4 mem=482.5M)

Iter 0 ...

Collected 13180 nets for fixing
Evaluate 752(101) resize, Select 37 cand. (cpu=0:00:01.0 mem=482.5M)

Commit 2 cand, 1 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.0 mem=482.5M)

Calc. DC (cpu=0:00:01.0 mem=482.5M) ***

Estimated WNS = -1.318ns, TNS = -2636.284ns (cpu=0:00:01.2 mem=482.5M)

Iter 1 ...

Collected 13180 nets for fixing
Evaluate 753(102) resize, Select 16 cand. (cpu=0:00:01.9 mem=482.5M)

Commit 3 cand, 1 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.9 mem=482.5M)

Calc. DC (cpu=0:00:01.9 mem=482.5M) ***

Estimated WNS = -1.314ns, TNS = -2635.323ns (cpu=0:00:02.1 mem=482.5M)

Iter 2 ...

Collected 13179 nets for fixing
Evaluate 750(104) resize, Select 38 cand. (cpu=0:00:02.7 mem=482.5M)

Commit 2 cand, 1 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.7 mem=482.5M)

Calc. DC (cpu=0:00:02.7 mem=482.5M) ***

Estimated WNS = -1.314ns, TNS = -2635.119ns (cpu=0:00:02.9 mem=482.5M)

Iter 3 ...

Collected 13179 nets for fixing
Evaluate 750(182) resize, Select 12 cand. (cpu=0:00:03.8 mem=482.5M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.8 mem=482.5M)

Calc. DC (cpu=0:00:03.8 mem=482.5M) ***

Estimated WNS = -1.314ns, TNS = -2635.119ns (cpu=0:00:04.0 mem=482.5M)

Calc. DC (cpu=0:00:04.0 mem=482.5M) ***
*summary:      7 instances changed cell type
density after = 93.013%

*** Finish Post Route Setup Fixing (cpu=0:00:04.0 mem=482.5M) ***

Info: 261 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=482.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 93.013%
total 23389 net, 56 ipo_ignored
total 71122 term, 0 ipo_ignored
total 19375 comb inst, 262 fixed, 0 dont_touch, 0 no_footp
total 3566 seq inst, 3566 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -1.314ns, TNS = -2635.119ns (cpu=0:00:00.4 mem=482.5M)

Iter 0 ...

Collected 13179 nets for fixing
Evaluate 750(94) resize, Select 34 cand. (cpu=0:00:01.0 mem=482.5M)
Evaluate 21(331) addBuf, Select 7 cand. (cpu=0:00:01.7 mem=482.5M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:02.2 mem=482.5M)

Commit 6 cand, 0 upSize, 0 downSize, 0 sameSize, 5 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:02.2 mem=482.5M)

Calc. DC (cpu=0:00:02.3 mem=482.5M) ***

Estimated WNS = -1.300ns, TNS = -2603.596ns (cpu=0:00:02.5 mem=482.5M)

Iter 1 ...

Collected 13175 nets for fixing
Evaluate 757(102) resize, Select 12 cand. (cpu=0:00:03.0 mem=482.5M)
Evaluate 21(105) addBuf, Select 2 cand. (cpu=0:00:03.2 mem=482.5M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:03.6 mem=482.5M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.6 mem=482.5M)

Calc. DC (cpu=0:00:03.6 mem=482.5M) ***

Estimated WNS = -1.300ns, TNS = -2600.911ns (cpu=0:00:03.8 mem=482.5M)

Iter 2 ...

Collected 13175 nets for fixing
Evaluate 752(103) resize, Select 35 cand. (cpu=0:00:04.4 mem=482.5M)
Evaluate 21(644) addBuf, Select 12 cand. (cpu=0:00:05.9 mem=482.5M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:06.3 mem=482.5M)

Commit 6 cand, 0 upSize, 0 downSize, 0 sameSize, 6 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.3 mem=482.5M)

Calc. DC (cpu=0:00:06.4 mem=482.5M) ***

Estimated WNS = -1.296ns, TNS = -2508.850ns (cpu=0:00:06.6 mem=482.5M)

Iter 3 ...

Collected 13154 nets for fixing
Evaluate 751(104) resize, Select 18 cand. (cpu=0:00:07.2 mem=482.5M)
Evaluate 21(104) addBuf, Select 1 cand. (cpu=0:00:07.3 mem=482.5M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:07.7 mem=482.5M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 0 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:07.7 mem=482.5M)

Calc. DC (cpu=0:00:07.8 mem=482.5M) ***

Estimated WNS = -1.294ns, TNS = -2507.167ns (cpu=0:00:08.0 mem=482.5M)

Iter 4 ...

Collected 13153 nets for fixing
Evaluate 753(100) resize, Select 40 cand. (cpu=0:00:08.6 mem=482.5M)
Evaluate 21(205) addBuf, Select 6 cand. (cpu=0:00:08.9 mem=482.5M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:09.3 mem=482.5M)

Commit 3 cand, 0 upSize, 0 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.3 mem=482.5M)

Calc. DC (cpu=0:00:09.4 mem=482.5M) ***

Estimated WNS = -1.293ns, TNS = -2500.191ns (cpu=0:00:09.6 mem=482.5M)

Iter 5 ...

Collected 13148 nets for fixing
Evaluate 755(98) resize, Select 17 cand. (cpu=0:00:10.3 mem=482.5M)
Evaluate 21(104) addBuf, Select 1 cand. (cpu=0:00:10.4 mem=482.5M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:10.8 mem=482.5M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:10.8 mem=482.5M)

Calc. DC (cpu=0:00:10.8 mem=482.5M) ***

Estimated WNS = -1.293ns, TNS = -2500.191ns (cpu=0:00:11.0 mem=482.5M)
*summary:      1 instance  changed cell type
density after = 93.038%

*** Finish Post Route Setup Fixing (cpu=0:00:11.0 mem=482.5M) ***

*** Timing NOT met, worst failing slack is -1.293
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.0, Real Time = 0:00:01.0
move report: preRPlace moves 315 insts, mean move: 4.23 um, max move: 24.40 um
	max move on inst (tx_core/tx_crc/crcpkt0/U2381): (663.20, 640.00) --> (648.80, 650.00)
move report: rPlace moves 2 insts, mean move: 7.60 um, max move: 14.40 um
	max move on inst (tx_core/tx_crc/crcpkt0/U3098): (308.80, 410.00) --> (294.40, 410.00)
move report: overall moves 316 insts, mean move: 4.26 um, max move: 38.80 um
	max move on inst (tx_core/tx_crc/crcpkt0/U3098): (323.20, 420.00) --> (294.40, 410.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        38.80 um
  inst (tx_core/tx_crc/crcpkt0/U3098) with max move: (323.2, 420) -> (294.4, 410)
  mean    (X+Y) =         4.26 um
Total instances moved : 316
*** cpu=0:00:01.1   mem=482.5M  mem(used)=0.0M***
Total net length = 1.555e+06 (7.714e+05 7.836e+05) (ext = 1.089e+05)
default core: bins with density >  0.75 =   33 % ( 60 / 182 )

------------------------------------------------------------
     Summary (cpu=1.05min real=1.07min mem=482.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.293  |
|           TNS (ns):| -2500.2 |
|    Violating Paths:|  3051   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.038%
------------------------------------------------------------
**optDesign ... cpu = 0:01:21, real = 0:01:24, mem = 482.5M **
*** Timing NOT met, worst failing slack is -1.293
*** Check timing (0:00:00.2)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.293
*** Check timing (0:00:00.4)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Fri Nov  4 03:19:02 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 21739 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 384
#  Number of instances deleted (including moved) = 240
#  Number of instances resized = 90
#  Number of instances with different orientation = 8
#  Number of instances with pin swaps = 1
#  Total number of placement changes (moved instances are counted twice) = 722
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (203.650 1075.000) on metal1 for NET FE_OFCN20_n2356. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (88.400 935.700) on metal1 for NET FE_OFCN21_n2621. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (107.600 935.700) on metal1 for NET FE_OFCN21_n2621. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (103.400 933.400) on metal1 for NET FE_OFCN21_n2621. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (106.850 775.000) on metal1 for NET FE_OFCN21_n2621. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (78.000 933.700) on metal1 for NET FE_OFCN22_n2100. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (36.400 846.300) on metal1 for NET FE_OFCN22_n2100. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (23.600 853.700) on metal1 for NET FE_OFCN22_n2100. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (110.850 855.000) on metal1 for NET FE_OFCN22_n2100. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN C at (34.800 854.700) on metal1 for NET FE_OFCN23_n1880. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (154.050 865.000) on metal1 for NET FE_OFCN23_n1880. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (83.650 934.300) on metal1 for NET FE_OFCN24_n1878. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (74.850 935.000) on metal1 for NET FE_OFCN24_n1878. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN D at (22.050 853.800) on metal1 for NET FE_OFCN25_n1878. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (85.250 935.000) on metal1 for NET FE_OFCN25_n1878. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (32.400 853.700) on metal1 for NET FE_OFCN26_n1875. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (31.600 765.700) on metal1 for NET FE_OFCN26_n1875. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (110.050 775.000) on metal1 for NET FE_OFCN26_n1875. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (108.400 933.300) on metal1 for NET FE_OFCN27_n2722. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN Y at (166.850 925.000) on metal1 for NET FE_OFCN27_n2722. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/axi_master/n1921 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/axi_master/n777 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt0/crc_nxt[1] are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt0/n121 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt0/n28 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt0/n2808 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt1/n1089 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt1/n1697 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt1/n3350 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt1/n3470 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt1/n3546 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt1/n741 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt2/crcin56_d[3] are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core\/tx_crc\/crcpkt2/n1216 are dangling and deleted.
#20312 routed nets are extracted.
#    942 (3.72%) extracted nets are partially routed.
#3232 routed nets are imported.
#6 (0.02%) nets are without wires.
#1785 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 25335.
#Number of eco nets is 942
#
#Start data preparation...
#
#Data preparation is done on Fri Nov  4 03:19:04 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Nov  4 03:19:04 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       18630      90.28%
#  Metal 2        V       18630       4.50%
#  Metal 3        H       18630       0.00%
#  Metal 4        V       18630       0.00%
#  Metal 5        H       18630       0.00%
#  Metal 6        V       18630       0.00%
#  ------------------------------------------
#  Total                 111780      15.80%
#
#  261 nets (1.03%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1    337(5.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (5.04%)
#   Metal 2   1473(8.26%)    165(0.93%)     16(0.09%)      4(0.02%)   (9.30%)
#   Metal 3    357(1.92%)     34(0.18%)      5(0.03%)      0(0.00%)   (2.13%)
#   Metal 4      1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 5      7(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   2175(2.20%)    199(0.20%)     21(0.02%)      4(0.00%)   (2.42%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 1852608 um.
#Total half perimeter of net bounding box = 1641110 um.
#Total wire length on LAYER metal1 = 28112 um.
#Total wire length on LAYER metal2 = 322075 um.
#Total wire length on LAYER metal3 = 551896 um.
#Total wire length on LAYER metal4 = 469291 um.
#Total wire length on LAYER metal5 = 329033 um.
#Total wire length on LAYER metal6 = 152201 um.
#Total number of vias = 191089
#Up-Via Summary (total 191089):
#           
#-----------------------
#  Metal 1        73343
#  Metal 2        72890
#  Metal 3        32269
#  Metal 4         9607
#  Metal 5         2980
#-----------------------
#                191089 
#
#Max overcon = 10 tracks.
#Total overcon = 2.42%.
#Worst layer Gcell overcon rate = 2.13%.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.00 (Mb)
#Total memory = 490.00 (Mb)
#Peak memory = 522.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 35.6% required routing.
#    number of violations = 142
#9.6% of the total area is being checked for drcs
#9.6% of the total area was checked
#    number of violations = 494
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 490.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 53
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 490.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 490.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 490.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 490.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 490.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 490.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 490.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 1852097 um.
#Total half perimeter of net bounding box = 1641110 um.
#Total wire length on LAYER metal1 = 27870 um.
#Total wire length on LAYER metal2 = 322157 um.
#Total wire length on LAYER metal3 = 552059 um.
#Total wire length on LAYER metal4 = 468887 um.
#Total wire length on LAYER metal5 = 328864 um.
#Total wire length on LAYER metal6 = 152260 um.
#Total number of vias = 191602
#Up-Via Summary (total 191602):
#           
#-----------------------
#  Metal 1        73511
#  Metal 2        73116
#  Metal 3        32397
#  Metal 4         9607
#  Metal 5         2971
#-----------------------
#                191602 
#
#Total number of DRC violations = 19
#Total number of violations on LAYER metal1 = 5
#Total number of violations on LAYER metal2 = 14
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 0.00 (Mb)
#Total memory = 490.00 (Mb)
#Peak memory = 522.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 19
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 490.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 19
#cpu time = 00:00:05, elapsed time = 00:00:06, memory = 490.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 19
#cpu time = 00:00:05, elapsed time = 00:00:07, memory = 490.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:17
#Elapsed time = 00:00:19
#Increased memory = 0.00 (Mb)
#Total memory = 490.00 (Mb)
#Peak memory = 522.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 1852097 um.
#Total half perimeter of net bounding box = 1641110 um.
#Total wire length on LAYER metal1 = 27870 um.
#Total wire length on LAYER metal2 = 322157 um.
#Total wire length on LAYER metal3 = 552059 um.
#Total wire length on LAYER metal4 = 468887 um.
#Total wire length on LAYER metal5 = 328864 um.
#Total wire length on LAYER metal6 = 152260 um.
#Total number of vias = 191602
#Up-Via Summary (total 191602):
#           
#-----------------------
#  Metal 1        73511
#  Metal 2        73116
#  Metal 3        32397
#  Metal 4         9607
#  Metal 5         2971
#-----------------------
#                191602 
#
#Total number of DRC violations = 19
#Total number of violations on LAYER metal1 = 5
#Total number of violations on LAYER metal2 = 14
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:34
#Increased memory = 0.00 (Mb)
#Total memory = 490.00 (Mb)
#Peak memory = 522.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 25335 NETS and 0 SPECIALNETS signatures
#Created 22955 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:38
#Increased memory = 17.00 (Mb)
#Total memory = 499.00 (Mb)
#Peak memory = 522.00 (Mb)
#Number of warnings = 62
#Total number of warnings = 133
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov  4 03:19:40 2016
#
**optDesign ... cpu = 0:01:57, real = 0:02:03, mem = 499.2M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=22954 and nets=25335 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_96lykZ_23244.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 498.2M)
Creating parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.2  MEM= 498.2M)
Extracted 20.0013% (CPU Time= 0:00:00.3  MEM= 498.2M)
Extracted 30.001% (CPU Time= 0:00:00.4  MEM= 498.2M)
Extracted 40.0013% (CPU Time= 0:00:00.4  MEM= 498.2M)
Extracted 50.001% (CPU Time= 0:00:00.5  MEM= 498.2M)
Extracted 60.0013% (CPU Time= 0:00:00.6  MEM= 498.2M)
Extracted 70.001% (CPU Time= 0:00:00.7  MEM= 498.2M)
Extracted 80.0013% (CPU Time= 0:00:00.7  MEM= 498.2M)
Extracted 90.001% (CPU Time= 0:00:00.8  MEM= 498.2M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 498.2M)
Nr. Extracted Resistors     : 349037
Nr. Extracted Ground Cap.   : 372577
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 498.234M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 498.2M, InitMEM = 498.2M)
Number of Loop : 0
Start delay calculation (mem=498.234M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 498.2M)
Closing parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq'. 23550 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=498.234M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 498.2M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:00, real = 0:02:07, mem = 498.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.274  | -1.274  | -0.919  | -1.263  | -0.556  |   N/A   |
|           TNS (ns):| -2478.1 | -2181.8 |-415.255 |-296.324 | -14.619 |   N/A   |
|    Violating Paths:|  3046   |  2750   |   942   |   296   |   40    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.038%
------------------------------------------------------------
**optDesign ... cpu = 0:02:01, real = 0:02:08, mem = 498.2M **
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 498.2M **
#Created 34 library cell signatures
#Created 25335 NETS and 0 SPECIALNETS signatures
#Created 22955 instance signatures
Begin checking placement ... (start mem=507.2M, init mem=506.2M)
*info: Placed = 19126
*info: Unplaced = 0
Placement Density:93.04%(1364280/1466368)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=506.2M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'eth_core' of instances=22954 and nets=25335 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_96lykZ_23244.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 506.2M)
Creating parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.2  MEM= 506.2M)
Extracted 20.0013% (CPU Time= 0:00:00.2  MEM= 506.2M)
Extracted 30.001% (CPU Time= 0:00:00.3  MEM= 506.2M)
Extracted 40.0013% (CPU Time= 0:00:00.4  MEM= 506.2M)
Extracted 50.001% (CPU Time= 0:00:00.5  MEM= 506.2M)
Extracted 60.0013% (CPU Time= 0:00:00.6  MEM= 506.2M)
Extracted 70.001% (CPU Time= 0:00:00.7  MEM= 506.2M)
Extracted 80.0013% (CPU Time= 0:00:00.7  MEM= 506.2M)
Extracted 90.001% (CPU Time= 0:00:00.8  MEM= 506.2M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 506.2M)
Nr. Extracted Resistors     : 349037
Nr. Extracted Ground Cap.   : 372577
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 506.234M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu018_stdcells
*info:           CLKBUF2         -   osu018_stdcells
*info:             BUFX2         -   osu018_stdcells
*info:             BUFX4         -   osu018_stdcells
*info:           CLKBUF1         -   osu018_stdcells
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
Opening parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 506.2M)
Closing parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq'. 23550 times net's RC data read were performed.
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:06:38, mem=506.2M)
Setting analysis mode to hold ...
New  timing data 1c693f20
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 506.2M, InitMEM = 506.2M)
Number of Loop : 0
Start delay calculation (mem=506.234M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=506.234M 0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 506.2M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.779 ns 
 TNS         : -369.492 ns 
 Viol paths  : 1176 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:02.7, REAL=0:00:02.0, totSessionCpu=0:06:41, mem=506.2M)
Setting analysis mode to setup ...
Info: 261 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -1.274 ns     -1.274 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : -1.274 ns 
 reg2reg WS  : -1.274 ns 
 reg2reg Viol paths  : 2751 
 Worst Slack : -1.274 ns 
 Viol paths  : 3047 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:05.6, REAL=0:00:05.0, totSessionCpu=0:06:44, mem=506.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.274  |
|           TNS (ns):| -2478.1 |
|    Violating Paths:|  3046   |
|          All Paths:|  7370   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.779  |
|           TNS (ns):| -2200.9 |
|    Violating Paths:|  4382   |
|          All Paths:|  7370   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.038%
------------------------------------------------------------
Info: 261 clock nets excluded from IPO operation.
*** Initial Summary (holdfix) CPU=0:00:05.9, REAL=0:00:06.0, TOTCPU=0:00:05.9, TOTREAL=0:00:06.0, MEM=506.2M
*** Started fixing hold violations (CPU=0:00:05.9, REAL=0:00:06.0, totSessionCpu=0:06:44, mem=506.2M)
Density before buffering = 0.930 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   1.568/1.601 (0.900/0.900, 3.000)   1.568/1.601 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.505/1.536 (0.900/0.900, 3.000)   1.505/1.536 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.209/0.170 (0.420/0.420, 0.050)   0.209/0.170 (0.420/0.420, 0.050)
*Info:   BUFX4    4.0   0.232/0.198 (0.420/0.420, 0.100)   0.232/0.198 (0.420/0.420, 0.100)
*Info:   CLKBUF1    9.0   1.438/1.481 (0.900/0.900, 3.000)   1.438/1.481 (0.900/0.900, 3.000)
Worst hold path end point: tx_core/axi_slave/w_dch_cur_state_reg[1]/D net n1611
Iter 0: Hold WNS: -0.779 Hold TNS: -369.492 #Viol Endpoints: 1176 CPU: 0:01:01
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 181 Moves Failed: 229
*info: Moves Generated: 338 Moves Failed: 258
*info: Moves Generated: 442 Moves Failed: 268
*info: Moves Generated: 444 Moves Failed: 274
*info: Moves Generated: 448 Moves Failed: 283
*info: Moves Generated: 452 Moves Failed: 302
*info: Active Nodes: 6185 Moves Generated: 452 Moves Failed: 302 Moves Committed: 451
Worst hold path end point: U3142/B net n2490
Iter 1: Hold WNS: -0.702 Hold TNS: -162.654 #Viol Endpoints: 907 CPU: 0:02:06
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 126 Moves Failed: 233
*info: Moves Generated: 344 Moves Failed: 309
*info: Moves Generated: 432 Moves Failed: 340
*info: Moves Generated: 436 Moves Failed: 359
*info: Moves Generated: 437 Moves Failed: 368
*info: Active Nodes: 5233 Moves Generated: 438 Moves Failed: 370 Moves Committed: 438
Worst hold path end point: U3142/B net n2490
Iter 2: Hold WNS: -0.702 Hold TNS: -104.808 #Viol Endpoints: 425 CPU: 0:02:07
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 120 Moves Failed: 236
*info: Moves Generated: 302 Moves Failed: 302
*info: Moves Generated: 400 Moves Failed: 340
*info: Active Nodes: 3883 Moves Generated: 411 Moves Failed: 358 Moves Committed: 88
*info: stop hold fixing due to density exceeding 0.950
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.702 
	TNS: -87.720 
	VP: 239 
	Worst hold path end point: tx_core/tx_rs/crc_tx_d_reg[25]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.270 
	TNS: -2462.362 
	VP: 3046 
	Worst setup path end point:tx_core/tx_crc/crcpkt1/crcin64_d_reg[31]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.702 
	TNS: -87.720 
	VP: 239 
	Worst hold path end point: tx_core/tx_rs/crc_tx_d_reg[25]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.270 
	TNS: -2462.362 
	VP: 3046 
	Worst setup path end point:tx_core/tx_crc/crcpkt1/crcin64_d_reg[31]/D 
--------------------------------------------------- 
Density after buffering = 0.950 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 977 nets for commit
*info: Added a total of 446 cells to fix/reduce hold violation
*info:
*info:           93 cells of type 'CLKBUF3' used
*info:           39 cells of type 'CLKBUF2' used
*info:           90 cells of type 'CLKBUF1' used
*info:           30 cells of type 'BUFX4' used
*info:          194 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 1414 net(s) have violated hold timing slacks.
*info:   1040 net(s): Could not be fixed because the max density is met.
*info:    368 net(s): Could not be fixed because they would "degrade setup reg2reg WNS".
*info:      6 net(s): Could not be fixed because of "no legal location".
---------------------------------------------------
*info: stop 'fixHold' prematurely due to density > 0.950
*info:
*** Finished hold time fix (CPU=0:01:13, REAL=0:01:13, totSessionCpu=0:07:51, mem=506.2M) ***
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.0, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.1   mem=506.2M  mem(used)=0.0M***
Total net length = 1.700e+06 (8.461e+05 8.540e+05) (ext = 1.294e+05)
default core: bins with density >  0.75 = 35.7 % ( 65 / 182 )
**optDesign ... cpu = 0:01:16, real = 0:01:18, mem = 506.2M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Fri Nov  4 03:21:03 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin w_rspch.BRESP[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 22167 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 446
#  Total number of placement changes (moved instances are counted twice) = 446
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (222.400 85.000) on metal1 for NET FE_PHN157_w_ach_AWVALID. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (74.800 125.000) on metal1 for NET FE_PHN312_n1952. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (202.400 375.000) on metal1 for NET FE_PHN346_n2672. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (79.600 125.000) on metal1 for NET FE_PHN349_n1864. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (51.600 105.700) on metal1 for NET FE_PHN364_n1893. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (132.000 335.000) on metal1 for NET FE_PHN364_n1893. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (36.400 335.000) on metal1 for NET FE_PHN525_n1952. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (105.200 135.000) on metal1 for NET FE_PHN527_memif_swchrsp_f0_write. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (526.250 1293.650) on metal1 for NET m_r_ach.ARREADY. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (680.400 45.700) on metal1 for NET m_r_dch.RDATA[32]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1078.000 54.300) on metal1 for NET m_r_dch.RDATA[33]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (269.450 413.650) on metal1 for NET m_r_dch.RDATA[34]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (630.800 54.300) on metal1 for NET m_r_dch.RDATA[35]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1304.650 373.650) on metal1 for NET m_r_dch.RDATA[36]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (656.400 65.700) on metal1 for NET m_r_dch.RDATA[37]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1275.850 46.350) on metal1 for NET m_r_dch.RDATA[39]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1297.450 33.650) on metal1 for NET m_r_dch.RDATA[40]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (751.850 53.650) on metal1 for NET m_r_dch.RDATA[41]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (178.250 26.350) on metal1 for NET m_r_dch.RDATA[42]. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN A at (1289.450 46.350) on metal1 for NET m_r_dch.RDATA[43]. The NET is considered partially routed.
#20415 routed nets are extracted.
#    329 (1.28%) extracted nets are partially routed.
#3173 routed nets are imported.
#408 (1.58%) nets are without wires.
#1785 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 25781.
#Number of eco nets is 329
#
#Start data preparation...
#
#Data preparation is done on Fri Nov  4 03:21:05 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Nov  4 03:21:06 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       18630      92.16%
#  Metal 2        V       18630       4.50%
#  Metal 3        H       18630       0.00%
#  Metal 4        V       18630       0.00%
#  Metal 5        H       18630       0.00%
#  Metal 6        V       18630       0.00%
#  ------------------------------------------
#  Total                 111780      16.11%
#
#  261 nets (1.01%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1     39(0.63%)      0(0.00%)      0(0.00%)   (0.63%)
#   Metal 2     76(0.43%)      4(0.02%)      1(0.01%)   (0.45%)
#   Metal 3      9(0.05%)      2(0.01%)      0(0.00%)   (0.06%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    124(0.13%)      6(0.01%)      1(0.00%)   (0.13%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 1997343 um.
#Total half perimeter of net bounding box = 1787507 um.
#Total wire length on LAYER metal1 = 27774 um.
#Total wire length on LAYER metal2 = 325378 um.
#Total wire length on LAYER metal3 = 572591 um.
#Total wire length on LAYER metal4 = 521642 um.
#Total wire length on LAYER metal5 = 384136 um.
#Total wire length on LAYER metal6 = 165823 um.
#Total number of vias = 195025
#Up-Via Summary (total 195025):
#           
#-----------------------
#  Metal 1        74371
#  Metal 2        74010
#  Metal 3        33305
#  Metal 4        10230
#  Metal 5         3109
#-----------------------
#                195025 
#
#Max overcon = 5 tracks.
#Total overcon = 0.13%.
#Worst layer Gcell overcon rate = 0.06%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.00 (Mb)
#Total memory = 514.00 (Mb)
#Peak memory = 546.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 68.6% required routing.
#    number of violations = 175
#12.8% of the total area is being checked for drcs
#12.8% of the total area was checked
#    number of violations = 1486
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 514.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 54
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 25
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 25
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 24
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 23
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 20
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 514.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 1997216 um.
#Total half perimeter of net bounding box = 1787507 um.
#Total wire length on LAYER metal1 = 26548 um.
#Total wire length on LAYER metal2 = 328516 um.
#Total wire length on LAYER metal3 = 573238 um.
#Total wire length on LAYER metal4 = 515959 um.
#Total wire length on LAYER metal5 = 385240 um.
#Total wire length on LAYER metal6 = 167715 um.
#Total number of vias = 196171
#Up-Via Summary (total 196171):
#           
#-----------------------
#  Metal 1        74387
#  Metal 2        74387
#  Metal 3        33603
#  Metal 4        10556
#  Metal 5         3238
#-----------------------
#                196171 
#
#Total number of DRC violations = 19
#Total number of violations on LAYER metal1 = 5
#Total number of violations on LAYER metal2 = 14
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = 0.00 (Mb)
#Total memory = 514.00 (Mb)
#Peak memory = 546.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 19
#cpu time = 00:00:06, elapsed time = 00:00:07, memory = 514.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 19
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 514.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 19
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 514.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:17
#Elapsed time = 00:00:20
#Increased memory = 0.00 (Mb)
#Total memory = 514.00 (Mb)
#Peak memory = 546.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 261
#Total wire length = 1997216 um.
#Total half perimeter of net bounding box = 1787507 um.
#Total wire length on LAYER metal1 = 26548 um.
#Total wire length on LAYER metal2 = 328516 um.
#Total wire length on LAYER metal3 = 573238 um.
#Total wire length on LAYER metal4 = 515959 um.
#Total wire length on LAYER metal5 = 385240 um.
#Total wire length on LAYER metal6 = 167715 um.
#Total number of vias = 196171
#Up-Via Summary (total 196171):
#           
#-----------------------
#  Metal 1        74387
#  Metal 2        74387
#  Metal 3        33603
#  Metal 4        10556
#  Metal 5         3238
#-----------------------
#                196171 
#
#Total number of DRC violations = 19
#Total number of violations on LAYER metal1 = 5
#Total number of violations on LAYER metal2 = 14
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:37
#Increased memory = 0.00 (Mb)
#Total memory = 514.00 (Mb)
#Peak memory = 546.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 25781 NETS and 0 SPECIALNETS signatures
#Created 23401 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:37
#Elapsed time = 00:00:40
#Increased memory = 17.00 (Mb)
#Total memory = 523.00 (Mb)
#Peak memory = 546.00 (Mb)
#Number of warnings = 47
#Total number of warnings = 180
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov  4 03:21:43 2016
#
**optDesign ... cpu = 0:01:54, real = 0:01:58, mem = 523.2M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=23400 and nets=25781 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_96lykZ_23244.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 522.2M)
Creating parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.2  MEM= 522.2M)
Extracted 20.0008% (CPU Time= 0:00:00.3  MEM= 522.2M)
Extracted 30.0011% (CPU Time= 0:00:00.4  MEM= 522.2M)
Extracted 40.0009% (CPU Time= 0:00:00.4  MEM= 522.2M)
Extracted 50.0013% (CPU Time= 0:00:00.5  MEM= 522.2M)
Extracted 60.001% (CPU Time= 0:00:00.6  MEM= 522.2M)
Extracted 70.0008% (CPU Time= 0:00:00.7  MEM= 522.2M)
Extracted 80.0011% (CPU Time= 0:00:00.8  MEM= 522.2M)
Extracted 90.0009% (CPU Time= 0:00:00.9  MEM= 522.2M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 522.2M)
Nr. Extracted Resistors     : 357929
Nr. Extracted Ground Cap.   : 381913
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:03.0  MEM: 522.234M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 522.2M, InitMEM = 522.2M)
Number of Loop : 0
Start delay calculation (mem=522.234M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 522.2M)
Closing parasitic data file './eth_core_96lykZ_23244.rcdb.d/header.seq'. 23996 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=522.234M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 522.2M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:57, real = 0:02:03, mem = 522.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.362  | -1.362  | -0.949  | -1.274  | -0.574  |   N/A   |
|           TNS (ns):| -2537.1 | -2237.1 |-447.317 |-300.089 | -15.645 |   N/A   |
|    Violating Paths:|  3055   |  2759   |  1026   |   296   |   46    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.703  |  0.003  | -0.703  |  1.398  |  0.650  |   N/A   |
|           TNS (ns):| -1918.8 |  0.000  | -1918.8 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  3442   |    0    |  3442   |    0    |    0    |   N/A   |
|          All Paths:|  7370   |  3566   |  6348   |   522   |   341   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.002%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:03.3, REAL=0:00:03.0, TOTCPU=0:01:58, TOTREAL=0:02:02, MEM=522.2M
**optDesign ... cpu = 0:02:00, real = 0:02:06, mem = 522.2M **
*** Finished optDesign ***
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> selectMarker 204.5000 843.0000 205.5000 844.0000 1 1 2
<CMD> deselectAll
<CMD> selectMarker 204.5000 843.0000 205.5000 844.0000 1 1 2
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 204.0 842.5 206.0 844.5
<CMD> zoomBox 204.0 842.5 206.0 844.5
<CMD> setDrawView ameba
<CMD> deselectAll
<CMD> selectObject Module tx_core/axi_master
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt2
<CMD> deselectAll
<CMD> selectObject Module tx_core/axi_master
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt2
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt2
<CMD> deselectAll
<CMD> selectObject Module tx_core/axi_master
<CMD> deselectAll
<CMD> selectObject Module tx_core/dma_reg_tx
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt0
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt1
<CMD> deselectAll
<CMD> selectObject Module tx_core/tx_crc/crcpkt2
<CMD> deselectAll
<CMD> setDrawView place
**ERROR: (ENCSYT-30008):	PowerGrid libraries are not provided.
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
*** Memory pool thread-safe mode activated.
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> read_activity_file -format VCD -vcd_scope {} -start {} -end {} -vcd_block {} ../../../tb/mac_core.vcd
'read_activity_file' finished successfully.
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_powerup_analysis -mode accurate -ultrasim_simulation_mode ms
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//eth_core.rpt


Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 538.4M, InitMEM = 538.4M)
Number of Loop : 0
Start delay calculation (mem=538.406M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:01.0 real=0:00:01.0 mem=538.406M 0)
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 538.4M) ***
Start force assigning power rail voltages for view default_view_setup
Finished assigning power rail voltages

CPE found ground net: gnd
CPE found power net: vdd  voltage: 0V

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
WARNING (POWER-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


INFO (POWER-1606): Found clock 'clk' with frequency 333.333MHz from SDC file.


Parsing VCD file ../../../tb/mac_core.vcd


Starting Reading VCD variables
2016-Nov-04 03:27:20 (2016-Nov-04 10:27:20 GMT)

Finished Reading VCD variables
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT)
   
The vcd command required:
   		0.62 user, 0.01 system, and 1.17 real seconds

   Total number of value changes: 0.

   Total simulation time: 5.145e-06s.

   With this vcd command,  0 value changes and 5.14489e-06 second
simulation time were counted for power consumption calculation.

  Filename (activity)          : ../../../tb/mac_core.vcd
  Found in design              : 0/225235
  Coverage for file            : 0/24053 = 0%

  225235 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'read_activity_file -report_missing_nets' is set to false (default).

Propagating signal activity...


Starting Levelizing
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT)
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 5%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 10%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 15%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 20%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 25%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 30%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 35%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 40%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 45%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 50%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 55%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 60%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 65%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 70%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 75%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 80%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 85%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 90%
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 95%

Finished Levelizing
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT)

Starting Activity Propagation
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT)
2016-Nov-04 03:27:21 (2016-Nov-04 10:27:21 GMT): 5%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 10%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 15%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 20%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 25%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 30%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 35%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 40%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 45%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 50%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 55%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 60%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 65%

Finished Activity Propagation
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT)

Starting Calculating power
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT)

Calculating power dissipation...

 ... Calculating switching power
  instance FE_PHC597_tx_core_pfifo_dataout_2_33_ is not connected to any
rail
  instance FE_PHC596_tx_core_pfifo_dataout_1_57_ is not connected to any
rail
  instance FE_PHC595_tx_core_pfifo_dataout_2_1_ is not connected to any
rail
  instance FE_PHC594_tx_core_pfifo_dataout_2_32_ is not connected to any
rail
  instance FE_PHC593_tx_core_pfifo_dataout_2_56_ is not connected to any
rail
  only first five unconnected instances are listed...
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 5%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 10%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 15%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 20%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 25%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 30%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 35%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 40%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 45%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 50%
 ... Calculating internal and leakage power
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 55%
2016-Nov-04 03:27:22 (2016-Nov-04 10:27:22 GMT): 60%
2016-Nov-04 03:27:23 (2016-Nov-04 10:27:23 GMT): 65%
2016-Nov-04 03:27:23 (2016-Nov-04 10:27:23 GMT): 70%
2016-Nov-04 03:27:23 (2016-Nov-04 10:27:23 GMT): 75%
2016-Nov-04 03:27:23 (2016-Nov-04 10:27:23 GMT): 80%
2016-Nov-04 03:27:23 (2016-Nov-04 10:27:23 GMT): 85%
2016-Nov-04 03:27:23 (2016-Nov-04 10:27:23 GMT): 90%
2016-Nov-04 03:27:23 (2016-Nov-04 10:27:23 GMT): 95%

Finished Calculating power
2016-Nov-04 03:27:23 (2016-Nov-04 10:27:23 GMT)
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       376.2       68.4%
Total Switching Power:       173.8       31.6%
Total Leakage Power:    0.002902  0.0005277%
Total Power:         550
-----------------------------------------------------------------------------------------
WARNING (POWER-2041): There are instances which are not connected to power or ground nets in this design. They are put into default power/ground rail uti files. The list of instance names can be obtained by using itaputil on the uti files.

report_power consumed time (real time) 00:00:06 : increased peak memory
(607M) by 0
Output file is .//eth_core.rpt.
<CMD> saveDesign eth_core.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "eth_core.enc.dat/eth_core.v.gz" ...
**WARN: (ENCSYC-6105):	Option '-pt' is obsolete. The option is ignored in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option.
**WARN: (ENCSYC-6108):	Option '-filePrefix' is obsolete. This option still works in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option. Use '<filename>' option instead.
Saving clock tree spec file 'eth_core.enc.dat/eth_core.ctstch' ...
Saving configuration ...
Saving preference file eth_core.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 19 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=549.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=549.4M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...

*** Memory Usage v0.159.2.9 (Current mem = 549.410M, initial mem = 50.625M) ***
--- Ending "Encounter" (totcpu=0:09:53, real=0:32:51, mem=549.4M) ---
