{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 15:56:14 2019 " "Info: Processing started: Mon May 13 15:56:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "41 " "Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst8\|ROM:inst1\|inst9 " "Info: Detected ripple clock \"MEMORY:inst8\|ROM:inst1\|inst9\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 440 472 536 520 "inst9" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst8\|ROM:inst1\|inst13 " "Info: Detected ripple clock \"MEMORY:inst8\|ROM:inst1\|inst13\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 552 472 536 632 "inst13" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MEMORY:inst8\|RAM:inst\|inst2 " "Info: Detected ripple clock \"MEMORY:inst8\|RAM:inst\|inst2\" as buffer" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 208 752 816 288 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|RAM:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CACHE:inst\|inst~0 " "Info: Detected gated clock \"CACHE:inst\|inst~0\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 800 928 992 848 "inst" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst8\|ROM:inst1\|inst2 " "Info: Detected gated clock \"MEMORY:inst8\|ROM:inst1\|inst2\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 248 600 664 296 "inst2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst8\|ROM:inst1\|inst3 " "Info: Detected gated clock \"MEMORY:inst8\|ROM:inst1\|inst3\" as buffer" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 296 600 664 344 "inst3" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|ROM:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MEMORY:inst8\|RAM:inst\|inst6 " "Info: Detected gated clock \"MEMORY:inst8\|RAM:inst\|inst6\" as buffer" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MEMORY:inst8\|RAM:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter6:inst13\|lpm_counter:lpm_counter_component\|cntr_ebj:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"lpm_counter6:inst13\|lpm_counter:lpm_counter_component\|cntr_ebj:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_ebj.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_ebj.tdf" 121 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter6:inst13\|lpm_counter:lpm_counter_component\|cntr_ebj:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODE_COMMAND:inst72\|busmux:inst23\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0 " "Info: Detected gated clock \"DECODE_COMMAND:inst72\|busmux:inst23\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0\" as buffer" {  } { { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 32 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|busmux:inst23\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w12_n0_mux_dataout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2 " "Info: Detected gated clock \"lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2\" as buffer" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[12\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CACHE:inst\|inst11~0 " "Info: Detected gated clock \"CACHE:inst\|inst11~0\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 608 -48 16 656 "inst11" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|inst19 " "Info: Detected ripple clock \"CACHE:inst\|inst19\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 824 240 304 904 "inst19" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst35 " "Info: Detected gated clock \"inst35\" as buffer" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 616 1056 1160 728 "inst35" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DECODE_COMMAND:inst72\|inst29~0 " "Info: Detected gated clock \"DECODE_COMMAND:inst72\|inst29~0\" as buffer" {  } { { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/DECODE_COMMAND.bdf" { { -24 1672 1736 24 "inst29" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|inst29~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]~0 " "Info: Detected gated clock \"lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]~0\" as buffer" {  } { { "db/decode_ltf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ltf.tdf" 43 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode2:inst6\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "STACK:inst2\|inst38~0 " "Info: Detected gated clock \"STACK:inst2\|inst38~0\" as buffer" {  } { { "Stack/STACK.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/STACK.bdf" { { 496 -176 -112 544 "inst38" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "STACK:inst2\|inst38~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|inst30 " "Info: Detected ripple clock \"CACHE:inst\|inst30\" as buffer" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1008 216 280 1088 "inst30" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|inst30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst41~0 " "Info: Detected gated clock \"inst41~0\" as buffer" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1072 416 520 1184 "inst41" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst41~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CACHE:inst\|lpm_compare7:inst14\|lpm_compare:lpm_compare_component\|cmpr_2jj:auto_generated\|aeb_int~0 " "Info: Detected gated clock \"CACHE:inst\|lpm_compare7:inst14\|lpm_compare:lpm_compare_component\|cmpr_2jj:auto_generated\|aeb_int~0\" as buffer" {  } { { "db/cmpr_2jj.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_2jj.tdf" 30 2 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_compare7:inst14\|lpm_compare:lpm_compare_component\|cmpr_2jj:auto_generated\|aeb_int~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Detected ripple clock \"DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode136w\[3\]~0 " "Info: Detected gated clock \"lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode136w\[3\]~0\" as buffer" {  } { { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 70 13 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode136w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\] " "Info: Detected gated clock \"lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\]\" as buffer" {  } { { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 296 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode73w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\] register CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[4\] 24.99 MHz 40.022 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 24.99 MHz between source register \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\]\" and destination register \"CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (period= 40.022 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.298 ns + Longest register register " "Info: + Longest register to register delay is 19.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\] 1 REG LCFF_X13_Y4_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y4_N27; Fanout = 7; REG Node = 'CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.225 ns) 0.762 ns CACHE:inst\|lpm_compare7:inst14\|lpm_compare:lpm_compare_component\|cmpr_2jj:auto_generated\|aeb_int~0 2 COMB LCCOMB_X14_Y4_N20 7 " "Info: 2: + IC(0.537 ns) + CELL(0.225 ns) = 0.762 ns; Loc. = LCCOMB_X14_Y4_N20; Fanout = 7; COMB Node = 'CACHE:inst\|lpm_compare7:inst14\|lpm_compare:lpm_compare_component\|cmpr_2jj:auto_generated\|aeb_int~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated|aeb_int~0 } "NODE_NAME" } } { "db/cmpr_2jj.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_2jj.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.053 ns) 2.050 ns CACHE:inst\|inst36 3 COMB LCCOMB_X26_Y8_N30 28 " "Info: 3: + IC(1.235 ns) + CELL(0.053 ns) = 2.050 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 28; COMB Node = 'CACHE:inst\|inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated|aeb_int~0 CACHE:inst|inst36 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1192 1592 1656 1240 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.272 ns) 2.960 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0DUPLICATE 4 COMB LCCOMB_X26_Y9_N20 19 " "Info: 4: + IC(0.638 ns) + CELL(0.272 ns) = 2.960 ns; Loc. = LCCOMB_X26_Y9_N20; Fanout = 19; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0DUPLICATE } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.272 ns) 3.874 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst4\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 5 COMB LCCOMB_X27_Y5_N4 1 " "Info: 5: + IC(0.642 ns) + CELL(0.272 ns) = 3.874 ns; Loc. = LCCOMB_X27_Y5_N4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst4\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0DUPLICATE CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.272 ns) 5.803 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst4\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 6 COMB LCCOMB_X18_Y17_N8 1 " "Info: 6: + IC(1.657 ns) + CELL(0.272 ns) = 5.803 ns; Loc. = LCCOMB_X18_Y17_N8; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst4\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.154 ns) 7.467 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~1 7 COMB LCCOMB_X34_Y11_N4 1 " "Info: 7: + IC(1.510 ns) + CELL(0.154 ns) = 7.467 ns; Loc. = LCCOMB_X34_Y11_N4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 7.718 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 8 COMB LCCOMB_X34_Y11_N26 1 " "Info: 8: + IC(0.198 ns) + CELL(0.053 ns) = 7.718 ns; Loc. = LCCOMB_X34_Y11_N26; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.053 ns) 8.951 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 9 COMB LCCOMB_X22_Y13_N10 8 " "Info: 9: + IC(1.180 ns) + CELL(0.053 ns) = 8.951 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 8; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 9.228 ns CACHE:inst\|Banks_Memory:inst6\|inst23~1 10 COMB LCCOMB_X22_Y13_N4 3 " "Info: 10: + IC(0.224 ns) + CELL(0.053 ns) = 9.228 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 3; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 9.495 ns CACHE:inst\|inst52 11 COMB LCCOMB_X22_Y13_N0 25 " "Info: 11: + IC(0.214 ns) + CELL(0.053 ns) = 9.495 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 25; COMB Node = 'CACHE:inst\|inst52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 744 40 104 824 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.053 ns) 9.814 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0 12 COMB LCCOMB_X22_Y13_N22 880 " "Info: 12: + IC(0.266 ns) + CELL(0.053 ns) = 9.814 ns; Loc. = LCCOMB_X22_Y13_N22; Fanout = 880; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.319 ns" { CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.272 ns) 11.575 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w4_n0_mux_dataout~0 13 COMB LCCOMB_X31_Y16_N22 1 " "Info: 13: + IC(1.489 ns) + CELL(0.272 ns) = 11.575 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w4_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.053 ns) 12.171 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w4_n0_mux_dataout~4 14 COMB LCCOMB_X26_Y16_N14 1 " "Info: 14: + IC(0.543 ns) + CELL(0.053 ns) = 12.171 ns; Loc. = LCCOMB_X26_Y16_N14; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w4_n0_mux_dataout~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 100 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.053 ns) 12.814 ns CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12 15 COMB LCCOMB_X25_Y19_N20 1 " "Info: 15: + IC(0.590 ns) + CELL(0.053 ns) = 12.814 ns; Loc. = LCCOMB_X25_Y19_N20; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~4 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[4]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.272 ns) 14.983 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]~21 16 COMB LCCOMB_X14_Y8_N8 5 " "Info: 16: + IC(1.897 ns) + CELL(0.272 ns) = 14.983 ns; Loc. = LCCOMB_X14_Y8_N8; Fanout = 5; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[4]~12 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]~21 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.053 ns) 16.153 ns lpm_bustri3:inst58\|lpm_bustri:lpm_bustri_component\|dout\[4\]~39 17 COMB LCCOMB_X17_Y14_N8 4 " "Info: 17: + IC(1.117 ns) + CELL(0.053 ns) = 16.153 ns; Loc. = LCCOMB_X17_Y14_N8; Fanout = 4; COMB Node = 'lpm_bustri3:inst58\|lpm_bustri:lpm_bustri_component\|dout\[4\]~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]~21 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[4]~39 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.154 ns) 16.945 ns CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w4_n0_mux_dataout~0 18 COMB LCCOMB_X18_Y16_N6 512 " "Info: 18: + IC(0.638 ns) + CELL(0.154 ns) = 16.945 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 512; COMB Node = 'CACHE:inst\|lpm_mux9:inst9\|lpm_mux:lpm_mux_component\|mux_j5e:auto_generated\|l1_w4_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[4]~39 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_j5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_j5e.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.309 ns) 19.298 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[4\] 19 REG LCFF_X30_Y9_N23 1 " "Info: 19: + IC(2.044 ns) + CELL(0.309 ns) = 19.298 ns; Loc. = LCFF_X30_Y9_N23; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w4_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.679 ns ( 13.88 % ) " "Info: Total cell delay = 2.679 ns ( 13.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.619 ns ( 86.12 % ) " "Info: Total interconnect delay = 16.619 ns ( 86.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.298 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated|aeb_int~0 CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0DUPLICATE CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~4 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[4]~12 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]~21 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[4]~39 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w4_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.298 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] {} CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated|aeb_int~0 {} CACHE:inst|inst36 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0DUPLICATE {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|inst52 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~4 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[4]~12 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]~21 {} lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[4]~39 {} CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w4_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.537ns 1.235ns 0.638ns 0.642ns 1.657ns 1.510ns 0.198ns 1.180ns 0.224ns 0.214ns 0.266ns 1.489ns 0.543ns 0.590ns 1.897ns 1.117ns 0.638ns 2.044ns } { 0.000ns 0.225ns 0.053ns 0.272ns 0.272ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.053ns 0.053ns 0.272ns 0.053ns 0.154ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.529 ns - Smallest " "Info: - Smallest clock skew is -0.529 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.475 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6481 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6481; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X30_Y9_N23 1 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X30_Y9_N23; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst9\|lpm_dff2:inst20\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.004 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.618 ns) 3.004 ns CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\] 2 REG LCFF_X13_Y4_N27 7 " "Info: 2: + IC(1.532 ns) + CELL(0.618 ns) = 3.004 ns; Loc. = LCFF_X13_Y4_N27; Fanout = 7; REG Node = 'CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 49.00 % ) " "Info: Total cell delay = 1.472 ns ( 49.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.532 ns ( 51.00 % ) " "Info: Total interconnect delay = 1.532 ns ( 51.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { CLK {} CLK~combout {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.532ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { CLK {} CLK~combout {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.532ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.298 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated|aeb_int~0 CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0DUPLICATE CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~4 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[4]~12 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]~21 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[4]~39 CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w4_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.298 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] {} CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated|aeb_int~0 {} CACHE:inst|inst36 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0DUPLICATE {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|inst52 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w4_n0_mux_dataout~4 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[4]~12 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[4]~21 {} lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[4]~39 {} CACHE:inst|lpm_mux9:inst9|lpm_mux:lpm_mux_component|mux_j5e:auto_generated|l1_w4_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.537ns 1.235ns 0.638ns 0.642ns 1.657ns 1.510ns 0.198ns 1.180ns 0.224ns 0.214ns 0.266ns 1.489ns 0.543ns 0.590ns 1.897ns 1.117ns 0.638ns 2.044ns } { 0.000ns 0.225ns 0.053ns 0.272ns 0.272ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.053ns 0.053ns 0.272ns 0.053ns 0.154ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst9|lpm_dff2:inst20|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { CLK {} CLK~combout {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.532ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MEMORY:inst8\|inst14 MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a9~porta_datain_reg0 CLK 10.093 ns " "Info: Found hold time violation between source  pin or register \"MEMORY:inst8\|inst14\" and destination pin or register \"MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a9~porta_datain_reg0\" for clock \"CLK\" (Hold time is 10.093 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.481 ns + Largest " "Info: + Largest clock skew is 11.481 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.951 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 13.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(0.712 ns) 3.405 ns lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[5\] 2 REG LCFF_X27_Y4_N27 4 " "Info: 2: + IC(1.839 ns) + CELL(0.712 ns) = 3.405 ns; Loc. = LCFF_X27_Y4_N27; Fanout = 4; REG Node = 'lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.225 ns) 4.398 ns lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode136w\[3\]~0 3 COMB LCCOMB_X26_Y8_N24 9 " "Info: 3: + IC(0.768 ns) + CELL(0.225 ns) = 4.398 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 9; COMB Node = 'lpm_decode6:inst16\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode136w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[3]~0 } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_8bf.tdf" 70 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.272 ns) 5.546 ns STACK:inst2\|inst38~0 4 COMB LCCOMB_X29_Y4_N12 12 " "Info: 4: + IC(0.876 ns) + CELL(0.272 ns) = 5.546 ns; Loc. = LCCOMB_X29_Y4_N12; Fanout = 12; COMB Node = 'STACK:inst2\|inst38~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[3]~0 STACK:inst2|inst38~0 } "NODE_NAME" } } { "Stack/STACK.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/STACK.bdf" { { 496 -176 -112 544 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.053 ns) 6.226 ns inst41~0 5 COMB LCCOMB_X29_Y6_N20 4 " "Info: 5: + IC(0.627 ns) + CELL(0.053 ns) = 6.226 ns; Loc. = LCCOMB_X29_Y6_N20; Fanout = 4; COMB Node = 'inst41~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { STACK:inst2|inst38~0 inst41~0 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1072 416 520 1184 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.992 ns) + CELL(0.272 ns) 8.490 ns CACHE:inst\|inst11~0 6 COMB LCCOMB_X18_Y16_N26 35 " "Info: 6: + IC(1.992 ns) + CELL(0.272 ns) = 8.490 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 35; COMB Node = 'CACHE:inst\|inst11~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { inst41~0 CACHE:inst|inst11~0 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 608 -48 16 656 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(0.225 ns) 10.112 ns MEMORY:inst8\|inst17 7 COMB LCCOMB_X27_Y8_N6 27 " "Info: 7: + IC(1.397 ns) + CELL(0.225 ns) = 10.112 ns; Loc. = LCCOMB_X27_Y8_N6; Fanout = 27; COMB Node = 'MEMORY:inst8\|inst17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { CACHE:inst|inst11~0 MEMORY:inst8|inst17 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 232 192 256 280 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.272 ns) 11.127 ns MEMORY:inst8\|RAM:inst\|inst6 8 COMB LCCOMB_X33_Y8_N8 1 " "Info: 8: + IC(0.743 ns) + CELL(0.272 ns) = 11.127 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'MEMORY:inst8\|RAM:inst\|inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.000 ns) 12.787 ns MEMORY:inst8\|RAM:inst\|inst6~clkctrl 9 COMB CLKCTRL_G9 165 " "Info: 9: + IC(1.660 ns) + CELL(0.000 ns) = 12.787 ns; Loc. = CLKCTRL_G9; Fanout = 165; COMB Node = 'MEMORY:inst8\|RAM:inst\|inst6~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl } "NODE_NAME" } } { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.481 ns) 13.951 ns MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a9~porta_datain_reg0 10 MEM M4K_X20_Y14 1 " "Info: 10: + IC(0.683 ns) + CELL(0.481 ns) = 13.951 ns; Loc. = M4K_X20_Y14; Fanout = 1; MEM Node = 'MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a9~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 225 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.366 ns ( 24.13 % ) " "Info: Total cell delay = 3.366 ns ( 24.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.585 ns ( 75.87 % ) " "Info: Total interconnect delay = 10.585 ns ( 75.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.951 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[3]~0 STACK:inst2|inst38~0 inst41~0 CACHE:inst|inst11~0 MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.951 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5] {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[3]~0 {} STACK:inst2|inst38~0 {} inst41~0 {} CACHE:inst|inst11~0 {} MEMORY:inst8|inst17 {} MEMORY:inst8|RAM:inst|inst6 {} MEMORY:inst8|RAM:inst|inst6~clkctrl {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.839ns 0.768ns 0.876ns 0.627ns 1.992ns 1.397ns 0.743ns 1.660ns 0.683ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.272ns 0.053ns 0.272ns 0.225ns 0.272ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6481 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6481; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns MEMORY:inst8\|inst14 3 REG LCFF_X18_Y13_N9 23 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X18_Y13_N9; Fanout = 23; REG Node = 'MEMORY:inst8\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { CLK~clkctrl MEMORY:inst8|inst14 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 384 240 304 464 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { CLK CLK~clkctrl MEMORY:inst8|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst8|inst14 {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.951 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[3]~0 STACK:inst2|inst38~0 inst41~0 CACHE:inst|inst11~0 MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.951 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5] {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[3]~0 {} STACK:inst2|inst38~0 {} inst41~0 {} CACHE:inst|inst11~0 {} MEMORY:inst8|inst17 {} MEMORY:inst8|RAM:inst|inst6 {} MEMORY:inst8|RAM:inst|inst6~clkctrl {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.839ns 0.768ns 0.876ns 0.627ns 1.992ns 1.397ns 0.743ns 1.660ns 0.683ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.272ns 0.053ns 0.272ns 0.225ns 0.272ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { CLK CLK~clkctrl MEMORY:inst8|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst8|inst14 {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 384 240 304 464 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.497 ns - Shortest register memory " "Info: - Shortest register to memory delay is 1.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MEMORY:inst8\|inst14 1 REG LCFF_X18_Y13_N9 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N9; Fanout = 23; REG Node = 'MEMORY:inst8\|inst14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst8|inst14 } "NODE_NAME" } } { "memory/MEMORY.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/MEMORY.bdf" { { 384 240 304 464 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.228 ns) 0.882 ns MEMORY:inst8\|lpm_bustri2:inst11\|lpm_bustri:lpm_bustri_component\|din\[9\]~3 2 COMB LCCOMB_X18_Y14_N24 1 " "Info: 2: + IC(0.654 ns) + CELL(0.228 ns) = 0.882 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 1; COMB Node = 'MEMORY:inst8\|lpm_bustri2:inst11\|lpm_bustri:lpm_bustri_component\|din\[9\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { MEMORY:inst8|inst14 MEMORY:inst8|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[9]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.096 ns) 1.497 ns MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a9~porta_datain_reg0 3 MEM M4K_X20_Y14 1 " "Info: 3: + IC(0.519 ns) + CELL(0.096 ns) = 1.497 ns; Loc. = M4K_X20_Y14; Fanout = 1; MEM Node = 'MEMORY:inst8\|RAM:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_4pc1:auto_generated\|ram_block1a9~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { MEMORY:inst8|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[9]~3 MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 225 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.324 ns ( 21.64 % ) " "Info: Total cell delay = 0.324 ns ( 21.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.173 ns ( 78.36 % ) " "Info: Total interconnect delay = 1.173 ns ( 78.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { MEMORY:inst8|inst14 MEMORY:inst8|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[9]~3 MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.497 ns" { MEMORY:inst8|inst14 {} MEMORY:inst8|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[9]~3 {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0 {} } { 0.000ns 0.654ns 0.519ns } { 0.000ns 0.228ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_4pc1.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/altsyncram_4pc1.tdf" 225 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.951 ns" { CLK lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5] lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[3]~0 STACK:inst2|inst38~0 inst41~0 CACHE:inst|inst11~0 MEMORY:inst8|inst17 MEMORY:inst8|RAM:inst|inst6 MEMORY:inst8|RAM:inst|inst6~clkctrl MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.951 ns" { CLK {} CLK~combout {} lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5] {} lpm_decode6:inst16|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode136w[3]~0 {} STACK:inst2|inst38~0 {} inst41~0 {} CACHE:inst|inst11~0 {} MEMORY:inst8|inst17 {} MEMORY:inst8|RAM:inst|inst6 {} MEMORY:inst8|RAM:inst|inst6~clkctrl {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.839ns 0.768ns 0.876ns 0.627ns 1.992ns 1.397ns 0.743ns 1.660ns 0.683ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.272ns 0.053ns 0.272ns 0.225ns 0.272ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { CLK CLK~clkctrl MEMORY:inst8|inst14 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { CLK {} CLK~combout {} CLK~clkctrl {} MEMORY:inst8|inst14 {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { MEMORY:inst8|inst14 MEMORY:inst8|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[9]~3 MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.497 ns" { MEMORY:inst8|inst14 {} MEMORY:inst8|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|din[9]~3 {} MEMORY:inst8|RAM:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_4pc1:auto_generated|ram_block1a9~porta_datain_reg0 {} } { 0.000ns 0.654ns 0.519ns } { 0.000ns 0.228ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst12 HUI CLK 2.606 ns register " "Info: tsu for register \"inst12\" (data pin = \"HUI\", clock pin = \"CLK\") is 2.606 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.012 ns + Longest pin register " "Info: + Longest pin to register delay is 5.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns HUI 1 PIN PIN_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'HUI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HUI } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1304 1752 1920 1320 "HUI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.904 ns) + CELL(0.309 ns) 5.012 ns inst12 2 REG LCFF_X25_Y1_N23 1 " "Info: 2: + IC(3.904 ns) + CELL(0.309 ns) = 5.012 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { HUI inst12 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.108 ns ( 22.11 % ) " "Info: Total cell delay = 1.108 ns ( 22.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.904 ns ( 77.89 % ) " "Info: Total interconnect delay = 3.904 ns ( 77.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { HUI inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.012 ns" { HUI {} HUI~combout {} inst12 {} } { 0.000ns 0.000ns 3.904ns } { 0.000ns 0.799ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.496 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6481 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6481; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns inst12 3 REG LCFF_X25_Y1_N23 1 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK~clkctrl inst12 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK CLK~clkctrl inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { HUI inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.012 ns" { HUI {} HUI~combout {} inst12 {} } { 0.000ns 0.000ns 3.904ns } { 0.000ns 0.799ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK CLK~clkctrl inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DATA_BUS\[10\] CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\] 23.899 ns register " "Info: tco from clock \"CLK\" to destination pin \"DATA_BUS\[10\]\" through register \"CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\]\" is 23.899 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.004 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.618 ns) 3.004 ns CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\] 2 REG LCFF_X13_Y4_N27 7 " "Info: 2: + IC(1.532 ns) + CELL(0.618 ns) = 3.004 ns; Loc. = LCFF_X13_Y4_N27; Fanout = 7; REG Node = 'CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 49.00 % ) " "Info: Total cell delay = 1.472 ns ( 49.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.532 ns ( 51.00 % ) " "Info: Total interconnect delay = 1.532 ns ( 51.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { CLK {} CLK~combout {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.532ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.801 ns + Longest register pin " "Info: + Longest register to pin delay is 20.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\] 1 REG LCFF_X13_Y4_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y4_N27; Fanout = 7; REG Node = 'CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.225 ns) 0.762 ns CACHE:inst\|lpm_compare7:inst14\|lpm_compare:lpm_compare_component\|cmpr_2jj:auto_generated\|aeb_int~0 2 COMB LCCOMB_X14_Y4_N20 7 " "Info: 2: + IC(0.537 ns) + CELL(0.225 ns) = 0.762 ns; Loc. = LCCOMB_X14_Y4_N20; Fanout = 7; COMB Node = 'CACHE:inst\|lpm_compare7:inst14\|lpm_compare:lpm_compare_component\|cmpr_2jj:auto_generated\|aeb_int~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated|aeb_int~0 } "NODE_NAME" } } { "db/cmpr_2jj.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_2jj.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.053 ns) 2.050 ns CACHE:inst\|inst36 3 COMB LCCOMB_X26_Y8_N30 28 " "Info: 3: + IC(1.235 ns) + CELL(0.053 ns) = 2.050 ns; Loc. = LCCOMB_X26_Y8_N30; Fanout = 28; COMB Node = 'CACHE:inst\|inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated|aeb_int~0 CACHE:inst|inst36 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1192 1592 1656 1240 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.272 ns) 2.960 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0DUPLICATE 4 COMB LCCOMB_X26_Y9_N20 19 " "Info: 4: + IC(0.638 ns) + CELL(0.272 ns) = 2.960 ns; Loc. = LCCOMB_X26_Y9_N20; Fanout = 19; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0DUPLICATE } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.272 ns) 3.874 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst4\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 5 COMB LCCOMB_X27_Y5_N4 1 " "Info: 5: + IC(0.642 ns) + CELL(0.272 ns) = 3.874 ns; Loc. = LCCOMB_X27_Y5_N4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst4\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0DUPLICATE CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.657 ns) + CELL(0.272 ns) 5.803 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst4\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 6 COMB LCCOMB_X18_Y17_N8 1 " "Info: 6: + IC(1.657 ns) + CELL(0.272 ns) = 5.803 ns; Loc. = LCCOMB_X18_Y17_N8; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst4\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.154 ns) 7.467 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~1 7 COMB LCCOMB_X34_Y11_N4 1 " "Info: 7: + IC(1.510 ns) + CELL(0.154 ns) = 7.467 ns; Loc. = LCCOMB_X34_Y11_N4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 7.718 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 8 COMB LCCOMB_X34_Y11_N26 1 " "Info: 8: + IC(0.198 ns) + CELL(0.053 ns) = 7.718 ns; Loc. = LCCOMB_X34_Y11_N26; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.053 ns) 8.951 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 9 COMB LCCOMB_X22_Y13_N10 8 " "Info: 9: + IC(1.180 ns) + CELL(0.053 ns) = 8.951 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 8; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 9.228 ns CACHE:inst\|Banks_Memory:inst6\|inst23~1 10 COMB LCCOMB_X22_Y13_N4 3 " "Info: 10: + IC(0.224 ns) + CELL(0.053 ns) = 9.228 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 3; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 } "NODE_NAME" } } { "Cache/Banks_Memory.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/Banks_Memory.bdf" { { 1616 888 952 1664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 9.495 ns CACHE:inst\|inst52 11 COMB LCCOMB_X22_Y13_N0 25 " "Info: 11: + IC(0.214 ns) + CELL(0.053 ns) = 9.495 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 25; COMB Node = 'CACHE:inst\|inst52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 744 40 104 824 "inst52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.053 ns) 9.814 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0 12 COMB LCCOMB_X22_Y13_N22 880 " "Info: 12: + IC(0.266 ns) + CELL(0.053 ns) = 9.814 ns; Loc. = LCCOMB_X22_Y13_N22; Fanout = 880; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.319 ns" { CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(0.272 ns) 11.728 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w10_n0_mux_dataout~5 13 COMB LCCOMB_X29_Y20_N2 1 " "Info: 13: + IC(1.642 ns) + CELL(0.272 ns) = 11.728 ns; Loc. = LCCOMB_X29_Y20_N2; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w10_n0_mux_dataout~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~5 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.154 ns) 12.384 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w10_n0_mux_dataout~9 14 COMB LCCOMB_X27_Y20_N8 1 " "Info: 14: + IC(0.502 ns) + CELL(0.154 ns) = 12.384 ns; Loc. = LCCOMB_X27_Y20_N8; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst17\|lpm_mux7:inst14\|lpm_mux:lpm_mux_component\|mux_r5e:auto_generated\|l3_w10_n0_mux_dataout~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~5 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~9 } "NODE_NAME" } } { "db/mux_r5e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_r5e.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.154 ns) 12.751 ns CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0 15 COMB LCCOMB_X27_Y20_N30 1 " "Info: 15: + IC(0.213 ns) + CELL(0.154 ns) = 12.751 ns; Loc. = LCCOMB_X27_Y20_N30; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_bustri3:inst1\|lpm_bustri:lpm_bustri_component\|dout\[10\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.367 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~9 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[10]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.053 ns) 14.571 ns CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[10\]~3 16 COMB LCCOMB_X10_Y6_N8 6 " "Info: 16: + IC(1.767 ns) + CELL(0.053 ns) = 14.571 ns; Loc. = LCCOMB_X10_Y6_N8; Fanout = 6; COMB Node = 'CACHE:inst\|lpm_bustri2:inst4\|lpm_bustri:lpm_bustri_component\|dout\[10\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[10]~0 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.225 ns) 16.550 ns lpm_bustri3:inst58\|lpm_bustri:lpm_bustri_component\|dout\[10\]~56 17 COMB LCCOMB_X22_Y14_N12 1 " "Info: 17: + IC(1.754 ns) + CELL(0.225 ns) = 16.550 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 1; COMB Node = 'lpm_bustri3:inst58\|lpm_bustri:lpm_bustri_component\|dout\[10\]~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.979 ns" { CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[10]~56 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.117 ns) + CELL(2.134 ns) 20.801 ns DATA_BUS\[10\] 18 PIN PIN_P18 0 " "Info: 18: + IC(2.117 ns) + CELL(2.134 ns) = 20.801 ns; Loc. = PIN_P18; Fanout = 0; PIN Node = 'DATA_BUS\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.251 ns" { lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[10]~56 DATA_BUS[10] } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.505 ns ( 21.66 % ) " "Info: Total cell delay = 4.505 ns ( 21.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.296 ns ( 78.34 % ) " "Info: Total interconnect delay = 16.296 ns ( 78.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.801 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated|aeb_int~0 CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0DUPLICATE CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~5 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~9 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[10]~0 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[10]~56 DATA_BUS[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "20.801 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] {} CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated|aeb_int~0 {} CACHE:inst|inst36 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0DUPLICATE {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|inst52 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~5 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~9 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[10]~0 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 {} lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[10]~56 {} DATA_BUS[10] {} } { 0.000ns 0.537ns 1.235ns 0.638ns 0.642ns 1.657ns 1.510ns 0.198ns 1.180ns 0.224ns 0.214ns 0.266ns 1.642ns 0.502ns 0.213ns 1.767ns 1.754ns 2.117ns } { 0.000ns 0.225ns 0.053ns 0.272ns 0.272ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.154ns 0.154ns 0.053ns 0.225ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { CLK CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.004 ns" { CLK {} CLK~combout {} CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.532ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.801 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated|aeb_int~0 CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0DUPLICATE CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|inst23~1 CACHE:inst|inst52 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~5 CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~9 CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[10]~0 CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[10]~56 DATA_BUS[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "20.801 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[2] {} CACHE:inst|lpm_compare7:inst14|lpm_compare:lpm_compare_component|cmpr_2jj:auto_generated|aeb_int~0 {} CACHE:inst|inst36 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0DUPLICATE {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst4|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~1 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 {} CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|inst23~1 {} CACHE:inst|inst52 {} CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w3_n0_mux_dataout~0 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~5 {} CACHE:inst|Banks_Memory:inst6|Bank:inst17|lpm_mux7:inst14|lpm_mux:lpm_mux_component|mux_r5e:auto_generated|l3_w10_n0_mux_dataout~9 {} CACHE:inst|Banks_Memory:inst6|lpm_bustri3:inst1|lpm_bustri:lpm_bustri_component|dout[10]~0 {} CACHE:inst|lpm_bustri2:inst4|lpm_bustri:lpm_bustri_component|dout[10]~3 {} lpm_bustri3:inst58|lpm_bustri:lpm_bustri_component|dout[10]~56 {} DATA_BUS[10] {} } { 0.000ns 0.537ns 1.235ns 0.638ns 0.642ns 1.657ns 1.510ns 0.198ns 1.180ns 0.224ns 0.214ns 0.266ns 1.642ns 0.502ns 0.213ns 1.767ns 1.754ns 2.117ns } { 0.000ns 0.225ns 0.053ns 0.272ns 0.272ns 0.272ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.154ns 0.154ns 0.053ns 0.225ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst12 HUI CLK -2.367 ns register " "Info: th for register \"inst12\" (data pin = \"HUI\", clock pin = \"CLK\") is -2.367 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.496 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 30; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 6481 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6481; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 952 3024 3072 968 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns inst12 3 REG LCFF_X25_Y1_N23 1 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK~clkctrl inst12 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK CLK~clkctrl inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.012 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns HUI 1 PIN PIN_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'HUI'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HUI } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1304 1752 1920 1320 "HUI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.904 ns) + CELL(0.309 ns) 5.012 ns inst12 2 REG LCFF_X25_Y1_N23 1 " "Info: 2: + IC(3.904 ns) + CELL(0.309 ns) = 5.012 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 1; REG Node = 'inst12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { HUI inst12 } "NODE_NAME" } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 2096 2160 1288 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.108 ns ( 22.11 % ) " "Info: Total cell delay = 1.108 ns ( 22.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.904 ns ( 77.89 % ) " "Info: Total interconnect delay = 3.904 ns ( 77.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { HUI inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.012 ns" { HUI {} HUI~combout {} inst12 {} } { 0.000ns 0.000ns 3.904ns } { 0.000ns 0.799ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK CLK~clkctrl inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst12 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { HUI inst12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.012 ns" { HUI {} HUI~combout {} inst12 {} } { 0.000ns 0.000ns 3.904ns } { 0.000ns 0.799ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Info: Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 15:56:27 2019 " "Info: Processing ended: Mon May 13 15:56:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
