Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fad9f2eea5774d6091130b4bf65ba538 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_sim_behav xil_defaultlib.clk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port m [D:/MyWork/MouseAudioDisplay/MouseAudioDisplay.srcs/sim_1/new/clk_sim.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk
Compiling module xil_defaultlib.clk_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_sim_behav
