Analysis & Synthesis report for DE2_115_D8M_RTL
Sun Dec 10 16:43:03 2017
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 17. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated
 18. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p
 19. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p
 20. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram
 21. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp
 22. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22
 27. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
 28. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated
 29. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p
 30. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p
 31. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram
 32. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp
 33. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5
 34. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp
 35. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp
 36. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp
 37. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14
 38. Source assignments for ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated
 39. Source assignments for ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line1|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated
 40. Source assignments for ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line2|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated
 41. Source assignments for ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line3|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated
 42. Source assignments for ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated
 43. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated
 44. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated
 45. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated
 46. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 47. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd
 48. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 49. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd
 50. Parameter Settings for User Entity Instance: pll_test:pll_ref|altpll:altpll_component
 51. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1
 52. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f
 53. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2
 54. Parameter Settings for User Entity Instance: VGA_Controller:u1
 55. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 56. Parameter Settings for User Entity Instance: Sdram_Control:u7
 57. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 58. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 59. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 60. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 61. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
 62. Parameter Settings for User Entity Instance: ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line1|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line2|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line3|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: ball_detector:ball_u1|Mod_counter:h_count
 68. Parameter Settings for User Entity Instance: ball_detector:ball_u1|Mod_counter:v_count
 69. Parameter Settings for User Entity Instance: ball_detector:ball_u1|Mod_counter:pixel_count
 70. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: FpsMonitor:uFps
 74. Parameter Settings for Inferred Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2
 75. Parameter Settings for Inferred Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1
 76. Parameter Settings for Inferred Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0
 77. altpll Parameter Settings by Entity Instance
 78. dcfifo Parameter Settings by Entity Instance
 79. altsyncram Parameter Settings by Entity Instance
 80. lpm_mult Parameter Settings by Entity Instance
 81. Port Connectivity Checks: "CLOCKMEM:ck3"
 82. Port Connectivity Checks: "CLOCKMEM:ck2"
 83. Port Connectivity Checks: "CLOCKMEM:ck1"
 84. Port Connectivity Checks: "FpsMonitor:uFps"
 85. Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"
 86. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"
 87. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"
 88. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"
 89. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"
 90. Port Connectivity Checks: "RAW2RGB_J:u4"
 91. Port Connectivity Checks: "ball_detector:ball_u1|Mod_counter:pixel_count"
 92. Port Connectivity Checks: "ball_detector:ball_u1|Mod_counter:v_count"
 93. Port Connectivity Checks: "ball_detector:ball_u1|Mod_counter:h_count"
 94. Port Connectivity Checks: "ball_detector:ball_u1|ball_ram:this_ball_ram"
 95. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
 96. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
 97. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
 98. Port Connectivity Checks: "Sdram_Control:u7|command:u_command"
 99. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
100. Port Connectivity Checks: "Sdram_Control:u7"
101. Port Connectivity Checks: "sdram_pll:u6"
102. Port Connectivity Checks: "VGA_Controller:u1"
103. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_2BYTE:rd"
104. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt"
105. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd"
106. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1"
107. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"
108. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"
109. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"
110. Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"
111. Port Connectivity Checks: "FOCUS_ADJ:adl"
112. Port Connectivity Checks: "RE_TRIGGER:tr"
113. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_2BYTE_B:rd"
114. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt"
115. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd"
116. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1"
117. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"
118. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd"
119. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt"
120. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd"
121. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1"
122. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"
123. Post-Synthesis Netlist Statistics for Top Partition
124. Elapsed Time Per Partition
125. Analysis & Synthesis Messages
126. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 10 16:43:02 2017       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; DE2_115_D8M_RTL                             ;
; Top-level Entity Name              ; DE2_115_D8M_RTL                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,972                                       ;
;     Total combinational functions  ; 4,285                                       ;
;     Dedicated logic registers      ; 2,231                                       ;
; Total registers                    ; 2231                                        ;
; Total pins                         ; 238                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 426,496                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115_D8M_RTL    ; DE2_115_D8M_RTL    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+-------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library   ;
+-------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+-----------+
; Mod_counter.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/Mod_counter.v                       ;           ;
; V_D8M/RE_TRIGGER.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RE_TRIGGER.v                  ;           ;
; V/pll_test.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/pll_test.v                        ;           ;
; V/RESET_DELAY.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/RESET_DELAY.v                     ;           ;
; V/CLOCKMEM.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/CLOCKMEM.v                        ;           ;
; V/VGA_Param.h                       ; yes             ; User File                    ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/VGA_Param.h                       ;           ;
; V/VGA_Controller.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/VGA_Controller.v                  ;           ;
; V/sdram_pll.v                       ; yes             ; User Wizard-Generated File   ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/sdram_pll.v                       ; sdram_pll ;
; V/FpsMonitor.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/FpsMonitor.v                      ;           ;
; V_D8M/RAW_RGB_BIN.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW_RGB_BIN.v                 ;           ;
; V_D8M/RAW2RGB_J.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW2RGB_J.v                   ;           ;
; V_D8M/Line_Buffer_J.v               ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/Line_Buffer_J.v               ;           ;
; V_D8M/int_line.v                    ; yes             ; User Wizard-Generated File   ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/int_line.v                    ;           ;
; V_D8M/MIPI_BRIDGE_CAMERA_Config.v   ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v   ;           ;
; V_Sdram_Control/Sdram_WR_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_WR_FIFO.v     ;           ;
; V_Sdram_Control/Sdram_RD_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_RD_FIFO.v     ;           ;
; V_Sdram_Control/Sdram_Params.h      ; yes             ; User File                    ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Params.h      ;           ;
; V_Sdram_Control/Sdram_Control.v     ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v     ;           ;
; V_Sdram_Control/sdr_data_path.v     ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/sdr_data_path.v     ;           ;
; V_Sdram_Control/control_interface.v ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/control_interface.v ;           ;
; V_Sdram_Control/command.v           ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/command.v           ;           ;
; V_MIPI_C/MIPI_CAMERA_CONFIG.v       ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/MIPI_CAMERA_CONFIG.v       ;           ;
; V_MIPI_C/I2C_WRITE_2POINTER_C.v     ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_WRITE_2POINTER_C.v     ;           ;
; V_MIPI_C/I2C_WRITE_2BYTE_C.v        ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_WRITE_2BYTE_C.v        ;           ;
; V_MIPI_C/I2C_READ_BYTE_C.v          ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_READ_BYTE_C.v          ;           ;
; V_MIPI_B/I2C_WRITE_2BYTE_B.v        ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_WRITE_2BYTE_B.v        ;           ;
; V_MIPI_B/I2C_READ_2BYTE_B.v         ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_READ_2BYTE_B.v         ;           ;
; V_MIPI_B/I2C_WRITE_2POINTER_B.v     ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_WRITE_2POINTER_B.v     ;           ;
; V_MIPI_B/MIPI_BRIDGE_CONFIG.v       ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v       ;           ;
; V_Auto/AUTO_FOCUS_ON.v              ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/AUTO_FOCUS_ON.v              ;           ;
; V_Auto/VCM_I2C.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_I2C.v                    ;           ;
; V_Auto/VCM_CTRL_P.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v                 ;           ;
; V_Auto/LCD_COUNTER.v                ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/LCD_COUNTER.v                ;           ;
; V_Auto/I2C_WRITE_POINTER.v          ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_WRITE_POINTER.v          ;           ;
; V_Auto/I2C_WRITE_BYTE.v             ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_WRITE_BYTE.v             ;           ;
; V_Auto/I2C_READ_2BYTE.v             ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_READ_2BYTE.v             ;           ;
; V_Auto/I2C_DELAY.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_DELAY.v                  ;           ;
; V_Auto/FOCUS_ADJ.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/FOCUS_ADJ.v                  ;           ;
; V_Auto/F_VCM.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v                      ;           ;
; V_Auto/MODIFY_SYNC.v                ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/MODIFY_SYNC.v                ;           ;
; V_Auto/AUTO_SYNC_MODIFY.v           ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/AUTO_SYNC_MODIFY.v           ;           ;
; ball_ram.v                          ; yes             ; User Wizard-Generated File   ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/ball_ram.v                          ;           ;
; BALL_DETECTOR/ball_detector.v       ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/ball_detector.v       ;           ;
; BALL_DETECTOR/red_line_buffer.v     ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_line_buffer.v     ;           ;
; BALL_DETECTOR/red_line_x.v          ; yes             ; User Wizard-Generated File   ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_line_x.v          ;           ;
; BALL_DETECTOR/red_frame.v           ; yes             ; User Verilog HDL File        ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v           ;           ;
; de2_115_d8m_rtl.v                   ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v                   ;           ;
; altpll.tdf                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                ;           ;
; aglobal171.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc            ;           ;
; stratix_pll.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc           ;           ;
; stratixii_pll.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc         ;           ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc         ;           ;
; db/pll_test_altpll.v                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/pll_test_altpll.v                ;           ;
; db/sdram_pll_altpll.v               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/sdram_pll_altpll.v               ;           ;
; dcfifo.tdf                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf                ;           ;
; lpm_counter.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc           ;           ;
; lpm_add_sub.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc           ;           ;
; altdpram.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc              ;           ;
; a_graycounter.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_graycounter.inc         ;           ;
; a_fefifo.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fefifo.inc              ;           ;
; a_gray2bin.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_gray2bin.inc            ;           ;
; dffpipe.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc               ;           ;
; alt_sync_fifo.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_sync_fifo.inc         ;           ;
; lpm_compare.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc           ;           ;
; altsyncram_fifo.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram_fifo.inc       ;           ;
; db/dcfifo_0ej1.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_0ej1.tdf                  ;           ;
; db/a_gray2bin_7ib.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/a_gray2bin_7ib.tdf               ;           ;
; db/a_graycounter_677.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/a_graycounter_677.tdf            ;           ;
; db/a_graycounter_2lc.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/a_graycounter_2lc.tdf            ;           ;
; db/altsyncram_rq41.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf              ;           ;
; db/dffpipe_pe9.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dffpipe_pe9.tdf                  ;           ;
; db/alt_synch_pipe_fpl.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/alt_synch_pipe_fpl.tdf           ;           ;
; db/dffpipe_0f9.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dffpipe_0f9.tdf                  ;           ;
; db/alt_synch_pipe_gpl.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/alt_synch_pipe_gpl.tdf           ;           ;
; db/dffpipe_1f9.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dffpipe_1f9.tdf                  ;           ;
; db/cmpr_c66.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/cmpr_c66.tdf                     ;           ;
; db/cmpr_b66.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/cmpr_b66.tdf                     ;           ;
; db/mux_j28.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/mux_j28.tdf                      ;           ;
; db/dcfifo_jej1.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_jej1.tdf                  ;           ;
; db/alt_synch_pipe_hpl.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/alt_synch_pipe_hpl.tdf           ;           ;
; db/dffpipe_2f9.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dffpipe_2f9.tdf                  ;           ;
; db/alt_synch_pipe_ipl.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/alt_synch_pipe_ipl.tdf           ;           ;
; db/dffpipe_3f9.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dffpipe_3f9.tdf                  ;           ;
; altsyncram.tdf                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf            ;           ;
; stratix_ram_block.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;           ;
; lpm_mux.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc               ;           ;
; lpm_decode.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc            ;           ;
; a_rdenreg.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;           ;
; altrom.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                ;           ;
; altram.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                ;           ;
; db/altsyncram_q4o1.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_q4o1.tdf              ;           ;
; db/altsyncram_cbr1.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_cbr1.tdf              ;           ;
; db/decode_hua.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/decode_hua.tdf                   ;           ;
; db/mux_qob.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/mux_qob.tdf                      ;           ;
; db/altsyncram_qek1.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_qek1.tdf              ;           ;
; lpm_mult.tdf                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf              ;           ;
; multcore.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc              ;           ;
; bypassff.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc              ;           ;
; altshift.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc              ;           ;
; multcore.tdf                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf              ;           ;
; csa_add.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/csa_add.inc               ;           ;
; mpar_add.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.inc              ;           ;
; muleabz.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muleabz.inc               ;           ;
; mul_lfrg.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_lfrg.inc              ;           ;
; mul_boothc.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_boothc.inc            ;           ;
; alt_ded_mult.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult.inc          ;           ;
; alt_ded_mult_y.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc        ;           ;
; mpar_add.tdf                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf              ;           ;
; lpm_add_sub.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf           ;           ;
; addcore.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.inc               ;           ;
; look_add.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/look_add.inc              ;           ;
; alt_stratix_add_sub.inc             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc   ;           ;
; db/add_sub_bfh.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/add_sub_bfh.tdf                  ;           ;
; altshift.tdf                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.tdf              ;           ;
; db/add_sub_lgh.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/add_sub_lgh.tdf                  ;           ;
; db/add_sub_kgh.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/add_sub_kgh.tdf                  ;           ;
+-------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,972                                                                                    ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 4285                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 2271                                                                                     ;
;     -- 3 input functions                    ; 768                                                                                      ;
;     -- <=2 input functions                  ; 1246                                                                                     ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 3136                                                                                     ;
;     -- arithmetic mode                      ; 1149                                                                                     ;
;                                             ;                                                                                          ;
; Total registers                             ; 2231                                                                                     ;
;     -- Dedicated logic registers            ; 2231                                                                                     ;
;     -- I/O registers                        ; 0                                                                                        ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 238                                                                                      ;
; Total memory bits                           ; 426496                                                                                   ;
;                                             ;                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                        ;
;                                             ;                                                                                          ;
; Total PLLs                                  ; 2                                                                                        ;
;     -- PLLs                                 ; 2                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 832                                                                                      ;
; Total fan-out                               ; 24001                                                                                    ;
; Average fan-out                             ; 3.35                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Entity Name               ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |DE2_115_D8M_RTL                                   ; 4285 (11)           ; 2231 (0)                  ; 426496      ; 0            ; 0       ; 0         ; 238  ; 0            ; |DE2_115_D8M_RTL                                                                                                                                                  ; DE2_115_D8M_RTL           ; work         ;
;    |AUTO_FOCUS_ON:vd|                              ; 42 (42)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|AUTO_FOCUS_ON:vd                                                                                                                                 ; AUTO_FOCUS_ON             ; work         ;
;    |CLOCKMEM:ck1|                                  ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|CLOCKMEM:ck1                                                                                                                                     ; CLOCKMEM                  ; work         ;
;    |CLOCKMEM:ck2|                                  ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|CLOCKMEM:ck2                                                                                                                                     ; CLOCKMEM                  ; work         ;
;    |CLOCKMEM:ck3|                                  ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|CLOCKMEM:ck3                                                                                                                                     ; CLOCKMEM                  ; work         ;
;    |FOCUS_ADJ:adl|                                 ; 1196 (24)           ; 578 (24)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl                                                                                                                                    ; FOCUS_ADJ                 ; work         ;
;       |AUTO_SYNC_MODIFY:RE|                        ; 102 (0)             ; 100 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE                                                                                                                ; AUTO_SYNC_MODIFY          ; work         ;
;          |MODIFY_SYNC:hs|                          ; 51 (51)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs                                                                                                 ; MODIFY_SYNC               ; work         ;
;          |MODIFY_SYNC:vs|                          ; 51 (51)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs                                                                                                 ; MODIFY_SYNC               ; work         ;
;       |I2C_DELAY:i2c|                              ; 43 (43)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c                                                                                                                      ; I2C_DELAY                 ; work         ;
;       |LCD_COUNTER:cv1|                            ; 198 (198)           ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1                                                                                                                    ; LCD_COUNTER               ; work         ;
;       |VCM_CTRL_P:pp|                              ; 342 (160)           ; 155 (131)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp                                                                                                                      ; VCM_CTRL_P                ; work         ;
;          |F_VCM:f|                                 ; 97 (97)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f                                                                                                              ; F_VCM                     ; work         ;
;          |lpm_mult:Mult0|                          ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0                                                                                                       ; lpm_mult                  ; work         ;
;             |multcore:mult_core|                   ; 30 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core                                                                                    ; multcore                  ; work         ;
;                |mpar_add:padder|                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                    ; mpar_add                  ; work         ;
;                   |lpm_add_sub:adder[0]|           ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                               ; lpm_add_sub               ; work         ;
;                      |add_sub_kgh:auto_generated|  ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                    ; add_sub_kgh               ; work         ;
;          |lpm_mult:Mult1|                          ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1                                                                                                       ; lpm_mult                  ; work         ;
;             |multcore:mult_core|                   ; 32 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core                                                                                    ; multcore                  ; work         ;
;                |mpar_add:padder|                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                    ; mpar_add                  ; work         ;
;                   |lpm_add_sub:adder[0]|           ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                               ; lpm_add_sub               ; work         ;
;                      |add_sub_lgh:auto_generated|  ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                    ; add_sub_lgh               ; work         ;
;          |lpm_mult:Mult2|                          ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2                                                                                                       ; lpm_mult                  ; work         ;
;             |multcore:mult_core|                   ; 23 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core                                                                                    ; multcore                  ; work         ;
;                |mpar_add:padder|                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                    ; mpar_add                  ; work         ;
;                   |lpm_add_sub:adder[0]|           ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                               ; lpm_add_sub               ; work         ;
;                      |add_sub_bfh:auto_generated|  ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                    ; add_sub_bfh               ; work         ;
;       |VCM_I2C:i2c2|                               ; 487 (186)           ; 201 (67)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2                                                                                                                       ; VCM_I2C                   ; work         ;
;          |CLOCKMEM:c1|                             ; 33 (33)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1                                                                                                           ; CLOCKMEM                  ; work         ;
;          |I2C_READ_2BYTE:rd|                       ; 80 (80)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_2BYTE:rd                                                                                                     ; I2C_READ_2BYTE            ; work         ;
;          |I2C_WRITE_BYTE:wrd|                      ; 71 (71)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd                                                                                                    ; I2C_WRITE_BYTE            ; work         ;
;          |I2C_WRITE_POINTER:wpt|                   ; 117 (117)           ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt                                                                                                 ; I2C_WRITE_POINTER         ; work         ;
;    |FpsMonitor:uFps|                               ; 73 (73)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FpsMonitor:uFps                                                                                                                                  ; FpsMonitor                ; work         ;
;    |MIPI_BRIDGE_CAMERA_Config:cfin|                ; 1769 (0)            ; 437 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin                                                                                                                   ; MIPI_BRIDGE_CAMERA_Config ; work         ;
;       |MIPI_BRIDGE_CONFIG:mpiv|                    ; 573 (236)           ; 200 (94)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv                                                                                           ; MIPI_BRIDGE_CONFIG        ; work         ;
;          |CLOCKMEM:c1|                             ; 12 (12)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1                                                                               ; CLOCKMEM                  ; work         ;
;          |I2C_READ_2BYTE_B:rd|                     ; 86 (86)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_2BYTE_B:rd                                                                       ; I2C_READ_2BYTE_B          ; work         ;
;          |I2C_WRITE_2BYTE_B:wrd|                   ; 93 (93)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd                                                                     ; I2C_WRITE_2BYTE_B         ; work         ;
;          |I2C_WRITE_2POINTER_B:wpt|                ; 146 (146)           ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt                                                                  ; I2C_WRITE_2POINTER_B      ; work         ;
;       |MIPI_CAMERA_CONFIG:camiv|                   ; 1196 (879)          ; 237 (124)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv                                                                                          ; MIPI_CAMERA_CONFIG        ; work         ;
;          |CLOCKMEM:c1|                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1                                                                              ; CLOCKMEM                  ; work         ;
;          |I2C_READ_BYTE_C:rd|                      ; 94 (94)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd                                                                       ; I2C_READ_BYTE_C           ; work         ;
;          |I2C_WRITE_2BYTE_C:wrd|                   ; 81 (81)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd                                                                    ; I2C_WRITE_2BYTE_C         ; work         ;
;          |I2C_WRITE_2POINTER_C:wpt|                ; 141 (141)           ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt                                                                 ; I2C_WRITE_2POINTER_C      ; work         ;
;    |RAW2RGB_J:u4|                                  ; 159 (12)            ; 63 (13)                   ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4                                                                                                                                     ; RAW2RGB_J                 ; work         ;
;       |Line_Buffer_J:u0|                           ; 77 (77)             ; 2 (2)                     ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0                                                                                                                    ; Line_Buffer_J             ; work         ;
;          |int_line:d1|                             ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1                                                                                                        ; int_line                  ; work         ;
;             |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                                                                        ; altsyncram                ; work         ;
;                |altsyncram_qek1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated                                         ; altsyncram_qek1           ; work         ;
;          |int_line:d2|                             ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2                                                                                                        ; int_line                  ; work         ;
;             |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                                                                        ; altsyncram                ; work         ;
;                |altsyncram_qek1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated                                         ; altsyncram_qek1           ; work         ;
;          |int_line:d3|                             ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3                                                                                                        ; int_line                  ; work         ;
;             |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                                                                        ; altsyncram                ; work         ;
;                |altsyncram_qek1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated                                         ; altsyncram_qek1           ; work         ;
;       |RAW_RGB_BIN:bin|                            ; 70 (70)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin                                                                                                                     ; RAW_RGB_BIN               ; work         ;
;    |RESET_DELAY:u2|                                ; 59 (59)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RESET_DELAY:u2                                                                                                                                   ; RESET_DELAY               ; work         ;
;    |RE_TRIGGER:tr|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RE_TRIGGER:tr                                                                                                                                    ; RE_TRIGGER                ; work         ;
;    |Sdram_Control:u7|                              ; 498 (139)           ; 752 (100)                 ; 43008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7                                                                                                                                 ; Sdram_Control             ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                 ; 117 (0)             ; 274 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                      ; Sdram_RD_FIFO             ; work         ;
;          |dcfifo:dcfifo_component|                 ; 117 (0)             ; 274 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component                                                                              ; dcfifo                    ; work         ;
;             |dcfifo_jej1:auto_generated|           ; 117 (14)            ; 274 (48)                  ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated                                                   ; dcfifo_jej1               ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|   ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                   ; a_gray2bin_7ib            ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|   ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                   ; a_gray2bin_7ib            ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|       ; 24 (24)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p                       ; a_graycounter_2lc         ; work         ;
;                |a_graycounter_677:rdptr_g1p|       ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p                       ; a_graycounter_677         ; work         ;
;                |alt_synch_pipe_hpl:rs_dgwp|        ; 0 (0)               ; 88 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp                        ; alt_synch_pipe_hpl        ; work         ;
;                   |dffpipe_2f9:dffpipe5|           ; 0 (0)               ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5   ; dffpipe_2f9               ; work         ;
;                |alt_synch_pipe_ipl:ws_dgrp|        ; 0 (0)               ; 88 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp                        ; alt_synch_pipe_ipl        ; work         ;
;                   |dffpipe_3f9:dffpipe14|          ; 0 (0)               ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14  ; dffpipe_3f9               ; work         ;
;                |altsyncram_rq41:fifo_ram|          ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram                          ; altsyncram_rq41           ; work         ;
;                |cmpr_c66:rdempty_eq_comp1_lsb|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                     ; cmpr_c66                  ; work         ;
;                |cmpr_c66:wrfull_eq_comp1_lsb|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                      ; cmpr_c66                  ; work         ;
;                |dffpipe_pe9:ws_brp|                ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp                                ; dffpipe_pe9               ; work         ;
;                |dffpipe_pe9:ws_bwp|                ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp                                ; dffpipe_pe9               ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                     ; mux_j28                   ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                     ; mux_j28                   ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                    ; mux_j28                   ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                    ; mux_j28                   ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                ; 115 (0)             ; 274 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                     ; Sdram_WR_FIFO             ; work         ;
;          |dcfifo:dcfifo_component|                 ; 115 (0)             ; 274 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component                                                                             ; dcfifo                    ; work         ;
;             |dcfifo_0ej1:auto_generated|           ; 115 (15)            ; 274 (48)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated                                                  ; dcfifo_0ej1               ; work         ;
;                |a_gray2bin_7ib:rdptr_g_gray2bin|   ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                  ; a_gray2bin_7ib            ; work         ;
;                |a_gray2bin_7ib:rs_dgwp_gray2bin|   ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                  ; a_gray2bin_7ib            ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|       ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; a_graycounter_2lc         ; work         ;
;                |a_graycounter_677:rdptr_g1p|       ; 25 (25)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p                      ; a_graycounter_677         ; work         ;
;                |alt_synch_pipe_fpl:rs_dgwp|        ; 0 (0)               ; 88 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp                       ; alt_synch_pipe_fpl        ; work         ;
;                   |dffpipe_0f9:dffpipe13|          ; 0 (0)               ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13 ; dffpipe_0f9               ; work         ;
;                |alt_synch_pipe_gpl:ws_dgrp|        ; 0 (0)               ; 88 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp                       ; alt_synch_pipe_gpl        ; work         ;
;                   |dffpipe_1f9:dffpipe22|          ; 0 (0)               ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22 ; dffpipe_1f9               ; work         ;
;                |altsyncram_rq41:fifo_ram|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram                         ; altsyncram_rq41           ; work         ;
;                |cmpr_c66:rdempty_eq_comp1_lsb|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                    ; cmpr_c66                  ; work         ;
;                |dffpipe_pe9:rs_brp|                ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp                               ; dffpipe_pe9               ; work         ;
;                |dffpipe_pe9:rs_bwp|                ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp                               ; dffpipe_pe9               ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; mux_j28                   ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; mux_j28                   ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; mux_j28                   ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; mux_j28                   ; work         ;
;       |command:u_command|                          ; 64 (64)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command                                                                                                               ; command                   ; work         ;
;       |control_interface:u_control_interface|      ; 63 (63)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface                                                                                           ; control_interface         ; work         ;
;    |VGA_Controller:u1|                             ; 142 (142)           ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|VGA_Controller:u1                                                                                                                                ; VGA_Controller            ; work         ;
;    |ball_detector:ball_u1|                         ; 204 (14)            ; 93 (0)                    ; 309760      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1                                                                                                                            ; ball_detector             ; work         ;
;       |Mod_counter:h_count|                        ; 15 (15)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|Mod_counter:h_count                                                                                                        ; Mod_counter               ; work         ;
;       |Mod_counter:v_count|                        ; 15 (15)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|Mod_counter:v_count                                                                                                        ; Mod_counter               ; work         ;
;       |ball_ram:this_ball_ram|                     ; 65 (0)              ; 6 (0)                     ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|ball_ram:this_ball_ram                                                                                                     ; ball_ram                  ; work         ;
;          |altsyncram:altsyncram_component|         ; 65 (0)              ; 6 (0)                     ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component                                                                     ; altsyncram                ; work         ;
;             |altsyncram_cbr1:auto_generated|       ; 65 (0)              ; 6 (6)                     ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated                                      ; altsyncram_cbr1           ; work         ;
;                |decode_hua:decode2|                ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|decode_hua:decode2                   ; decode_hua                ; work         ;
;                |mux_qob:mux3|                      ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|mux_qob:mux3                         ; mux_qob                   ; work         ;
;       |red_frame:u1|                               ; 95 (69)             ; 68 (66)                   ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1                                                                                                               ; red_frame                 ; work         ;
;          |red_line_buffer:u1|                      ; 26 (26)             ; 2 (2)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1                                                                                            ; red_line_buffer           ; work         ;
;             |red_line_x:line0|                     ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0                                                                           ; red_line_x                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component                                           ; altsyncram                ; work         ;
;                   |altsyncram_q4o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated            ; altsyncram_q4o1           ; work         ;
;             |red_line_x:line1|                     ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line1                                                                           ; red_line_x                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line1|altsyncram:altsyncram_component                                           ; altsyncram                ; work         ;
;                   |altsyncram_q4o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line1|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated            ; altsyncram_q4o1           ; work         ;
;             |red_line_x:line2|                     ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line2                                                                           ; red_line_x                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line2|altsyncram:altsyncram_component                                           ; altsyncram                ; work         ;
;                   |altsyncram_q4o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line2|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated            ; altsyncram_q4o1           ; work         ;
;             |red_line_x:line3|                     ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line3                                                                           ; red_line_x                ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line3|altsyncram:altsyncram_component                                           ; altsyncram                ; work         ;
;                   |altsyncram_q4o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line3|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated            ; altsyncram_q4o1           ; work         ;
;    |pll_test:pll_ref|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|pll_test:pll_ref                                                                                                                                 ; pll_test                  ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|pll_test:pll_ref|altpll:altpll_component                                                                                                         ; altpll                    ; work         ;
;          |pll_test_altpll:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated                                                                          ; pll_test_altpll           ; work         ;
;    |sdram_pll:u6|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sdram_pll:u6                                                                                                                                     ; sdram_pll                 ; sdram_pll    ;
;       |altpll:altpll_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sdram_pll:u6|altpll:altpll_component                                                                                                             ; altpll                    ; work         ;
;          |sdram_pll_altpll:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                             ; sdram_pll_altpll          ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152  ; None ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152  ; None ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152  ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 307200       ; 1            ; 307200       ; 1            ; 307200 ; None ;
; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 640          ; 1            ; 640          ; 1            ; 640    ; None ;
; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line1|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 640          ; 1            ; 640          ; 1            ; 640    ; None ;
; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line2|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 640          ; 1            ; 640          ; 1            ; 640    ; None ;
; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line3|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 640          ; 1            ; 640          ; 1            ; 640    ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                         ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------+----------------------------+
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |DE2_115_D8M_RTL|ball_detector:ball_u1|ball_ram:this_ball_ram                           ; ball_ram.v                 ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0 ; BALL_DETECTOR/red_line_x.v ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line1 ; BALL_DETECTOR/red_line_x.v ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line2 ; BALL_DETECTOR/red_line_x.v ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line3 ; BALL_DETECTOR/red_line_x.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[8]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[10]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[9]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[7]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[6]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[5]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[4]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[3]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[2]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[1]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[0]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[8]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[10]                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[9]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[7]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[6]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[5]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[4]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[3]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[2]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[1]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[0]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 382                                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Sdram_Control:u7|DQM[2,3]                                                                                                      ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|SA[12]                                                                                                        ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|mDATAOUT[10..31]                                                                                              ; Lost fanout                                                                                          ;
; VGA_Controller:u1|oVGA_SYNC                                                                                                    ; Stuck at GND due to stuck port data_in                                                               ;
; FOCUS_ADJ:adl|VCM_CTRL_P:pp|S[0..7]                                                                                            ; Lost fanout                                                                                          ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|ACTIV_C                                                                                          ; Lost fanout                                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]                                                   ; Stuck at GND due to stuck port data_in                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[5..7]                                                                                    ; Stuck at GND due to stuck port data_in                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3,4]                                                                                     ; Stuck at VCC due to stuck port data_in                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[0..2]                                                                                    ; Stuck at GND due to stuck port data_in                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|WORD_DATA[0..3]                                                                                     ; Stuck at VCC due to stuck port data_in                                                               ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]  ; Lost fanout                                                                                          ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]  ; Lost fanout                                                                                          ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                                                          ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                                                          ;
; Sdram_Control:u7|rWR1_ADDR[0..6]                                                                                               ; Merged with Sdram_Control:u7|rWR1_ADDR[7]                                                            ;
; Sdram_Control:u7|rRD1_ADDR[0..6]                                                                                               ; Merged with Sdram_Control:u7|rRD1_ADDR[7]                                                            ;
; Sdram_Control:u7|mWR                                                                                                           ; Merged with Sdram_Control:u7|WR_MASK[0]                                                              ;
; Sdram_Control:u7|RD_MASK[0]                                                                                                    ; Merged with Sdram_Control:u7|mRD                                                                     ;
; Sdram_Control:u7|mLENGTH[0..7,9]                                                                                               ; Merged with Sdram_Control:u7|mLENGTH[10]                                                             ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|rVS                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_CTRL_P:pp|rVS                                                          ;
; Sdram_Control:u7|mADDR[0..6]                                                                                                   ; Merged with Sdram_Control:u7|mADDR[7]                                                                ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..6]                                                             ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7]                                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6]                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[7]                                                                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[31]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[31]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[30]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[30]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[29]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[29]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[28]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[28]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[27]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[27]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[26]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[26]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[25]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[25]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[24]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[24]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[23]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[23]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[22]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[22]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[21]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[21]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[20]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[20]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[19]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[19]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[18]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[18]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[17]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[17]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[16]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[16]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[15]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[15]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[14]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[14]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[13]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[13]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[12]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[12]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[11]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[11]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[10]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[10]                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[9]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[9]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[8]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[8]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[7]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[7]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[6]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[6]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[5]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[5]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[4]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[4]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[3]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[3]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[2]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[2]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[1]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[1]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[0]                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[0]                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[23..31]                                                    ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[16]                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[7,13,14]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[9]                                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[10]                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[31]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[25]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[29]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[28]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|ST[7]                                             ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|ST[6]       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt|ST[7]                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt|ST[6]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_2BYTE_B:rd|ST[7]                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_2BYTE_B:rd|ST[6]         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|ST[7]                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|ST[6]      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt|ST[7]                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt|ST[6]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd|ST[7]                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd|ST[6]         ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|ST[7]                                                                            ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|ST[6]                                      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|ST[7]                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|ST[6]                                   ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_2BYTE:rd|ST[7]                                                                             ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_2BYTE:rd|ST[6]                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|BYTE[4..7]                                        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|BYTE[3]     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt|BYTE[3..7]                                     ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt|BYTE[2]  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|BYTE[3..7]                                       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|BYTE[2]    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt|BYTE[3..7]                                    ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt|BYTE[2] ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|BYTE[3..7]                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|BYTE[2]                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[7]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[1]                    ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|BYTE[2..7]                                                                    ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|BYTE[1]                                 ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[7]                                                                                          ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[7..15]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[0]                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[1,5..7]                                                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[7,13,14]                                                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                     ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[7]                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[6]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[2]                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[5]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[4]                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[3,4]                                                         ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[30]                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[26]             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[9]                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[10]                     ;
; Sdram_Control:u7|rWR1_ADDR[7]                                                                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|rRD1_ADDR[7]                                                                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|mLENGTH[10]                                                                                                   ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|RD_MASK[1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|mADDR[7]                                                                                                      ; Stuck at GND due to stuck port data_in                                                               ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                                                                ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                                        ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                                                           ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]                                                   ; Stuck at VCC due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                                                   ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                    ;
; RAW2RGB_J:u4|mY_Cont[1..10]                                                                                                    ; Lost fanout                                                                                          ;
; Sdram_Control:u7|WR_MASK[1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                               ;
; FOCUS_ADJ:adl|VCM_CTRL_P:pp|SS[0]                                                                                              ; Lost fanout                                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                          ; Stuck at GND due to stuck port data_in                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|BYTE[1]                                                                       ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                                           ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                                                          ; Stuck at VCC due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                           ; Stuck at VCC due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt|BYTE[2]                                        ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt|BYTE[2]                                       ; Stuck at GND due to stuck port data_in                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|BYTE[2]                                                                          ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6]                                                                   ; Stuck at GND due to stuck port clock_enable                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|ST[5]                                             ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|ST[6]                                             ; Stuck at GND due to stuck port clock_enable                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt|ST[6]                                          ; Stuck at GND due to stuck port clock_enable                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_2BYTE_B:rd|ST[5]                                               ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_2BYTE_B:rd|ST[6]                                               ; Stuck at GND due to stuck port clock_enable                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|ST[5]                                            ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|ST[6]                                            ; Stuck at GND due to stuck port clock_enable                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt|ST[6]                                         ; Stuck at GND due to stuck port clock_enable                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd|ST[5]                                               ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd|ST[6]                                               ; Stuck at GND due to stuck port clock_enable                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|ST[5]                                                                            ; Stuck at GND due to stuck port data_in                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|ST[6]                                                                            ; Stuck at GND due to stuck port clock_enable                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|ST[6]                                                                         ; Stuck at GND due to stuck port clock_enable                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_2BYTE:rd|ST[5]                                                                             ; Stuck at GND due to stuck port data_in                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_2BYTE:rd|ST[6]                                                                             ; Stuck at GND due to stuck port clock_enable                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                                               ; Stuck at GND due to stuck port clock_enable                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|DELY[0..7]                                        ; Lost fanout                                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|DELY[0..7]                                       ; Lost fanout                                                                                          ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|DELY[0..7]                                                                       ; Lost fanout                                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                                                                  ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|BYTE[3]                                           ; Stuck at GND due to stuck port data_in                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|BYTE[2]                                          ; Stuck at GND due to stuck port data_in                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                          ; Stuck at GND due to stuck port data_in                                                               ;
; Total Number of Removed Registers = 315                                                                                        ;                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                   ;
+-------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------+
; Register name                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                 ;
+-------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------+
; RAW2RGB_J:u4|mY_Cont[10]                                                            ; Lost Fanouts                   ; RAW2RGB_J:u4|mY_Cont[5], RAW2RGB_J:u4|mY_Cont[4], RAW2RGB_J:u4|mY_Cont[3],             ;
;                                                                                     ;                                ; RAW2RGB_J:u4|mY_Cont[2], RAW2RGB_J:u4|mY_Cont[1]                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|ST[6]  ; Stuck at GND                   ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|DELY[7],  ;
;                                                                                     ; due to stuck port clock_enable ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|DELY[6],  ;
;                                                                                     ;                                ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|DELY[5]   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|ST[6] ; Stuck at GND                   ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|DELY[7], ;
;                                                                                     ; due to stuck port clock_enable ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|DELY[6], ;
;                                                                                     ;                                ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|DELY[5]  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|ST[6]                                 ; Stuck at GND                   ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|DELY[7],                                 ;
;                                                                                     ; due to stuck port clock_enable ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|DELY[6],                                 ;
;                                                                                     ;                                ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|DELY[5]                                  ;
; Sdram_Control:u7|rWR1_ADDR[7]                                                       ; Stuck at GND                   ; Sdram_Control:u7|mADDR[7],                                                             ;
;                                                                                     ; due to stuck port data_in      ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]             ; Stuck at GND                   ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11],                  ;
;                                                                                     ; due to stuck port data_in      ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6]                           ;
; Sdram_Control:u7|RD_MASK[1]                                                         ; Stuck at GND                   ; Sdram_Control:u7|WR_MASK[1]                                                            ;
;                                                                                     ; due to stuck port data_in      ;                                                                                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27]        ; Stuck at VCC                   ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3]                  ;
;                                                                                     ; due to stuck port data_in      ;                                                                                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]        ; Stuck at GND                   ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                  ;
;                                                                                     ; due to stuck port data_in      ;                                                                                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|ST[5]  ; Stuck at GND                   ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|BYTE[3]   ;
;                                                                                     ; due to stuck port data_in      ;                                                                                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|ST[5] ; Stuck at GND                   ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|BYTE[2]  ;
;                                                                                     ; due to stuck port data_in      ;                                                                                        ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                    ; Stuck at GND                   ; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                  ;
;                                                                                     ; due to stuck port clock_enable ;                                                                                        ;
+-------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2231  ;
; Number of registers using Synchronous Clear  ; 630   ;
; Number of registers using Synchronous Load   ; 45    ;
; Number of registers using Asynchronous Clear ; 1277  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1043  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; ball_detector:ball_u1|red_frame:u1|horz_line[4]                                                                                        ; 1       ;
; ball_detector:ball_u1|red_frame:u1|horz_line[5]                                                                                        ; 1       ;
; ball_detector:ball_u1|red_frame:u1|horz_line[6]                                                                                        ; 1       ;
; ball_detector:ball_u1|red_frame:u1|horz_line[7]                                                                                        ; 1       ;
; ball_detector:ball_u1|red_frame:u1|line_of_max[4]                                                                                      ; 1       ;
; ball_detector:ball_u1|red_frame:u1|line_of_max[5]                                                                                      ; 1       ;
; ball_detector:ball_u1|red_frame:u1|line_of_max[6]                                                                                      ; 1       ;
; ball_detector:ball_u1|red_frame:u1|line_of_max[7]                                                                                      ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 9       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_WORD_GO                                                                       ; 5       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|R_GO                                                                            ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_POINTER_GO                                                                    ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_WORD_GO                                                                      ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GO                                                                           ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_POINTER_GO                                                                   ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; 8       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_msb_aeb                   ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; 8       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 5       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_WORD_GO                                                                                                   ; 7       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_POINTER_GO                                                                                                ; 6       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_GO                                                                                                        ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6     ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 29                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_D8M_RTL|FpsMonitor:uFps|rfps_h[1]                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command|BA[0]                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin|B[5]                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[8]                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface|timer[6]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command|command_done                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|rSUM[31]                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|line_of_max[3]                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|mADDR[9]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_D8M_RTL|FpsMonitor:uFps|rfps_l[2]                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command|SA[7]                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command|rp_shift[0]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[12]                                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|cntr[2]                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|CMD[0]                                                                  ;
; 128:1              ; 8 bits    ; 680 LEs       ; 8 LEs                ; 672 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CNT[7]                           ;
; 128:1              ; 8 bits    ; 680 LEs       ; 8 LEs                ; 672 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_2BYTE_B:rd|CNT[1]        ;
; 128:1              ; 8 bits    ; 680 LEs       ; 8 LEs                ; 672 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd|CNT[7]        ;
; 128:1              ; 8 bits    ; 680 LEs       ; 8 LEs                ; 672 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_2BYTE:rd|CNT[7]                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|ST[9]                                                                   ;
; 256:1              ; 18 bits   ; 3060 LEs      ; 144 LEs              ; 2916 LEs               ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[21]                  ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[7]                            ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|DELY[2]     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt|DELY[7]  ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_2BYTE_B:rd|A[5]          ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_2BYTE_B:rd|DELY[1]       ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd|A[5]          ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|DELY[5]    ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt|DELY[1] ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd|DELY[5]       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|DELY[1]                                    ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_2BYTE:rd|A[7]                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|CNT[0]      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt|CNT[0]   ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|CNT[4]     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt|CNT[4]  ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|CNT[4]                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd|BYTE[6]       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|DELY[6]                                 ;
; 129:1              ; 2 bits    ; 172 LEs       ; 2 LEs                ; 170 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|BYTE[1]                                 ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|CNT[2]                                  ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_2BYTE:rd|DELY[7]                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_2BYTE:rd|BYTE[0]                                     ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_2BYTE_B:rd|BYTE[0]       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|WCNT[1]                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CNT[7]                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd|DATA16[3]     ;
; 130:1              ; 16 bits   ; 1376 LEs      ; 16 LEs               ; 1360 LEs               ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|WCNT[7]                          ;
; 130:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                    ;
; 130:1              ; 17 bits   ; 1462 LEs      ; 17 LEs               ; 1445 LEs               ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[2]                       ;
; 130:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                     ;
; 130:1              ; 7 bits    ; 602 LEs       ; 7 LEs                ; 595 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[3]                        ;
; 131:1              ; 8 bits    ; 696 LEs       ; 8 LEs                ; 688 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WCNT[4]                           ;
; 66:1               ; 2 bits    ; 88 LEs        ; 4 LEs                ; 84 LEs                 ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt|A[1]     ;
; 66:1               ; 8 bits    ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|A[4]                                    ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|ST[0]       ;
; 131:1              ; 3 bits    ; 261 LEs       ; 60 LEs               ; 201 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt|ST[0]    ;
; 131:1              ; 3 bits    ; 261 LEs       ; 60 LEs               ; 201 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt|ST[1]    ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|ST[6]      ;
; 131:1              ; 3 bits    ; 261 LEs       ; 60 LEs               ; 201 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt|ST[5]   ;
; 131:1              ; 3 bits    ; 261 LEs       ; 60 LEs               ; 201 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt|ST[4]   ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|ST[4]                                      ;
; 131:1              ; 3 bits    ; 261 LEs       ; 6 LEs                ; 255 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt|BYTE[0] ;
; 131:1              ; 3 bits    ; 261 LEs       ; 6 LEs                ; 255 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|BYTE[0]                                    ;
; 131:1              ; 3 bits    ; 261 LEs       ; 60 LEs               ; 201 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|ST[6]                                   ;
; 131:1              ; 3 bits    ; 261 LEs       ; 60 LEs               ; 201 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt|ST[4]                                   ;
; 131:1              ; 3 bits    ; 261 LEs       ; 6 LEs                ; 255 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt|BYTE[1]  ;
; 131:1              ; 6 bits    ; 522 LEs       ; 12 LEs               ; 510 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[3]                                                    ;
; 132:1              ; 3 bits    ; 264 LEs       ; 54 LEs               ; 210 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_2BYTE_B:rd|ST[5]         ;
; 132:1              ; 3 bits    ; 264 LEs       ; 54 LEs               ; 210 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd|ST[5]         ;
; 132:1              ; 3 bits    ; 264 LEs       ; 54 LEs               ; 210 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_2BYTE:rd|ST[5]                                       ;
; 68:1               ; 6 bits    ; 270 LEs       ; 12 LEs               ; 258 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt|A[4]     ;
; 68:1               ; 8 bits    ; 360 LEs       ; 16 LEs               ; 344 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt|A[1]    ;
; 68:1               ; 4 bits    ; 180 LEs       ; 8 LEs                ; 172 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|A[3]                                       ;
; 68:1               ; 4 bits    ; 180 LEs       ; 8 LEs                ; 172 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd|A[5]                                       ;
; 132:1              ; 2 bits    ; 176 LEs       ; 4 LEs                ; 172 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|BYTE[0]    ;
; 134:1              ; 32 bits   ; 2848 LEs      ; 32 LEs               ; 2816 LEs               ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|DELY[16]                         ;
; 133:1              ; 3 bits    ; 264 LEs       ; 9 LEs                ; 255 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|BYTE[0]     ;
; 135:1              ; 32 bits   ; 2880 LEs      ; 32 LEs               ; 2848 LEs               ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|DELY[22]                          ;
; 69:1               ; 8 bits    ; 368 LEs       ; 24 LEs               ; 344 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd|A[3]       ;
; 135:1              ; 32 bits   ; 2880 LEs      ; 32 LEs               ; 2848 LEs               ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|DELY[12]                                                      ;
; 132:1              ; 2 bits    ; 176 LEs       ; 20 LEs               ; 156 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[5]                             ;
; 70:1               ; 3 bits    ; 138 LEs       ; 9 LEs                ; 129 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|A[4]        ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd|A[5]        ;
; 132:1              ; 3 bits    ; 264 LEs       ; 30 LEs               ; 234 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[5]                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_D8M_RTL|ball_detector:ball_u1|red_frame:u1|line_of_max[7]                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_D8M_RTL|VGA_Controller:u1|oVGA_G[7]                                                              ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_D8M_RTL|VGA_Controller:u1|oVGA_B[6]                                                              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[5]                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |DE2_115_D8M_RTL|FpsMonitor:uFps|hex_fps_l[0]                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |DE2_115_D8M_RTL|FpsMonitor:uFps|hex_fps_h[0]                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                             ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                    ;
+---------------------------------------+------------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                            ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                   ;
+---------------------------------------+------------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line1|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line2|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line3|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+----------------+------------------+------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                             ;
+----------------+------------------+------------------------------------------------------------------+
; WORD_NUM_MAX   ; 314              ; Signed Integer                                                   ;
; MIPI_I2C_ADDR  ; 01101100         ; Unsigned Binary                                                  ;
; P_ID1          ; 0011000000001011 ; Unsigned Binary                                                  ;
; P_ID2          ; 0011000000001100 ; Unsigned Binary                                                  ;
; TIME_LONG      ; 100              ; Signed Integer                                                   ;
; DELAY_TYPE     ; 10101010         ; Unsigned Binary                                                  ;
+----------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; BYTE_NUM       ; 3     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+----------------------+------------------+-----------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                      ;
+----------------------+------------------+-----------------------------------------------------------+
; WORD_NUM_MAX         ; 13               ; Signed Integer                                            ;
; MIPI_BRIDGE_I2C_ADDR ; 00011100         ; Unsigned Binary                                           ;
; P_ID                 ; 0000000000000000 ; Unsigned Binary                                           ;
; FIFO_LEVEL           ; 0000000000001000 ; Unsigned Binary                                           ;
; DATA_FORMAT          ; 0000000000010000 ; Unsigned Binary                                           ;
; PLL_PRD              ; 1                ; Signed Integer                                            ;
; PLL_FBD              ; 39               ; Signed Integer                                            ;
; PLL_FRS              ; 1                ; Signed Integer                                            ;
; MCLK_HL              ; 1                ; Signed Integer                                            ;
; PPICLKDIV            ; 2                ; Signed Integer                                            ;
; MCLKREFDIV           ; 2                ; Signed Integer                                            ;
; SCLKDIV              ; 0                ; Signed Integer                                            ;
; WORDCOUNT            ; 800              ; Signed Integer                                            ;
+----------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; BYTE_NUM       ; 4     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_test:pll_ref|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------+
; Parameter Name                ; Value                      ; Type                     ;
+-------------------------------+----------------------------+--------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS         ; Untyped                  ;
; PLL_TYPE                      ; AUTO                       ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_test ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                  ;
; LOCK_HIGH                     ; 1                          ; Untyped                  ;
; LOCK_LOW                      ; 1                          ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                  ;
; SKIP_VCO                      ; OFF                        ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                  ;
; BANDWIDTH                     ; 0                          ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                  ;
; DOWN_SPREAD                   ; 0                          ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1259                       ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 2500                       ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 5                          ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                  ;
; DPA_DIVIDER                   ; 0                          ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; VCO_MIN                       ; 0                          ; Untyped                  ;
; VCO_MAX                       ; 0                          ; Untyped                  ;
; VCO_CENTER                    ; 0                          ; Untyped                  ;
; PFD_MIN                       ; 0                          ; Untyped                  ;
; PFD_MAX                       ; 0                          ; Untyped                  ;
; M_INITIAL                     ; 0                          ; Untyped                  ;
; M                             ; 0                          ; Untyped                  ;
; N                             ; 1                          ; Untyped                  ;
; M2                            ; 1                          ; Untyped                  ;
; N2                            ; 1                          ; Untyped                  ;
; SS                            ; 1                          ; Untyped                  ;
; C0_HIGH                       ; 0                          ; Untyped                  ;
; C1_HIGH                       ; 0                          ; Untyped                  ;
; C2_HIGH                       ; 0                          ; Untyped                  ;
; C3_HIGH                       ; 0                          ; Untyped                  ;
; C4_HIGH                       ; 0                          ; Untyped                  ;
; C5_HIGH                       ; 0                          ; Untyped                  ;
; C6_HIGH                       ; 0                          ; Untyped                  ;
; C7_HIGH                       ; 0                          ; Untyped                  ;
; C8_HIGH                       ; 0                          ; Untyped                  ;
; C9_HIGH                       ; 0                          ; Untyped                  ;
; C0_LOW                        ; 0                          ; Untyped                  ;
; C1_LOW                        ; 0                          ; Untyped                  ;
; C2_LOW                        ; 0                          ; Untyped                  ;
; C3_LOW                        ; 0                          ; Untyped                  ;
; C4_LOW                        ; 0                          ; Untyped                  ;
; C5_LOW                        ; 0                          ; Untyped                  ;
; C6_LOW                        ; 0                          ; Untyped                  ;
; C7_LOW                        ; 0                          ; Untyped                  ;
; C8_LOW                        ; 0                          ; Untyped                  ;
; C9_LOW                        ; 0                          ; Untyped                  ;
; C0_INITIAL                    ; 0                          ; Untyped                  ;
; C1_INITIAL                    ; 0                          ; Untyped                  ;
; C2_INITIAL                    ; 0                          ; Untyped                  ;
; C3_INITIAL                    ; 0                          ; Untyped                  ;
; C4_INITIAL                    ; 0                          ; Untyped                  ;
; C5_INITIAL                    ; 0                          ; Untyped                  ;
; C6_INITIAL                    ; 0                          ; Untyped                  ;
; C7_INITIAL                    ; 0                          ; Untyped                  ;
; C8_INITIAL                    ; 0                          ; Untyped                  ;
; C9_INITIAL                    ; 0                          ; Untyped                  ;
; C0_MODE                       ; BYPASS                     ; Untyped                  ;
; C1_MODE                       ; BYPASS                     ; Untyped                  ;
; C2_MODE                       ; BYPASS                     ; Untyped                  ;
; C3_MODE                       ; BYPASS                     ; Untyped                  ;
; C4_MODE                       ; BYPASS                     ; Untyped                  ;
; C5_MODE                       ; BYPASS                     ; Untyped                  ;
; C6_MODE                       ; BYPASS                     ; Untyped                  ;
; C7_MODE                       ; BYPASS                     ; Untyped                  ;
; C8_MODE                       ; BYPASS                     ; Untyped                  ;
; C9_MODE                       ; BYPASS                     ; Untyped                  ;
; C0_PH                         ; 0                          ; Untyped                  ;
; C1_PH                         ; 0                          ; Untyped                  ;
; C2_PH                         ; 0                          ; Untyped                  ;
; C3_PH                         ; 0                          ; Untyped                  ;
; C4_PH                         ; 0                          ; Untyped                  ;
; C5_PH                         ; 0                          ; Untyped                  ;
; C6_PH                         ; 0                          ; Untyped                  ;
; C7_PH                         ; 0                          ; Untyped                  ;
; C8_PH                         ; 0                          ; Untyped                  ;
; C9_PH                         ; 0                          ; Untyped                  ;
; L0_HIGH                       ; 1                          ; Untyped                  ;
; L1_HIGH                       ; 1                          ; Untyped                  ;
; G0_HIGH                       ; 1                          ; Untyped                  ;
; G1_HIGH                       ; 1                          ; Untyped                  ;
; G2_HIGH                       ; 1                          ; Untyped                  ;
; G3_HIGH                       ; 1                          ; Untyped                  ;
; E0_HIGH                       ; 1                          ; Untyped                  ;
; E1_HIGH                       ; 1                          ; Untyped                  ;
; E2_HIGH                       ; 1                          ; Untyped                  ;
; E3_HIGH                       ; 1                          ; Untyped                  ;
; L0_LOW                        ; 1                          ; Untyped                  ;
; L1_LOW                        ; 1                          ; Untyped                  ;
; G0_LOW                        ; 1                          ; Untyped                  ;
; G1_LOW                        ; 1                          ; Untyped                  ;
; G2_LOW                        ; 1                          ; Untyped                  ;
; G3_LOW                        ; 1                          ; Untyped                  ;
; E0_LOW                        ; 1                          ; Untyped                  ;
; E1_LOW                        ; 1                          ; Untyped                  ;
; E2_LOW                        ; 1                          ; Untyped                  ;
; E3_LOW                        ; 1                          ; Untyped                  ;
; L0_INITIAL                    ; 1                          ; Untyped                  ;
; L1_INITIAL                    ; 1                          ; Untyped                  ;
; G0_INITIAL                    ; 1                          ; Untyped                  ;
; G1_INITIAL                    ; 1                          ; Untyped                  ;
; G2_INITIAL                    ; 1                          ; Untyped                  ;
; G3_INITIAL                    ; 1                          ; Untyped                  ;
; E0_INITIAL                    ; 1                          ; Untyped                  ;
; E1_INITIAL                    ; 1                          ; Untyped                  ;
; E2_INITIAL                    ; 1                          ; Untyped                  ;
; E3_INITIAL                    ; 1                          ; Untyped                  ;
; L0_MODE                       ; BYPASS                     ; Untyped                  ;
; L1_MODE                       ; BYPASS                     ; Untyped                  ;
; G0_MODE                       ; BYPASS                     ; Untyped                  ;
; G1_MODE                       ; BYPASS                     ; Untyped                  ;
; G2_MODE                       ; BYPASS                     ; Untyped                  ;
; G3_MODE                       ; BYPASS                     ; Untyped                  ;
; E0_MODE                       ; BYPASS                     ; Untyped                  ;
; E1_MODE                       ; BYPASS                     ; Untyped                  ;
; E2_MODE                       ; BYPASS                     ; Untyped                  ;
; E3_MODE                       ; BYPASS                     ; Untyped                  ;
; L0_PH                         ; 0                          ; Untyped                  ;
; L1_PH                         ; 0                          ; Untyped                  ;
; G0_PH                         ; 0                          ; Untyped                  ;
; G1_PH                         ; 0                          ; Untyped                  ;
; G2_PH                         ; 0                          ; Untyped                  ;
; G3_PH                         ; 0                          ; Untyped                  ;
; E0_PH                         ; 0                          ; Untyped                  ;
; E1_PH                         ; 0                          ; Untyped                  ;
; E2_PH                         ; 0                          ; Untyped                  ;
; E3_PH                         ; 0                          ; Untyped                  ;
; M_PH                          ; 0                          ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; CLK0_COUNTER                  ; G0                         ; Untyped                  ;
; CLK1_COUNTER                  ; G0                         ; Untyped                  ;
; CLK2_COUNTER                  ; G0                         ; Untyped                  ;
; CLK3_COUNTER                  ; G0                         ; Untyped                  ;
; CLK4_COUNTER                  ; G0                         ; Untyped                  ;
; CLK5_COUNTER                  ; G0                         ; Untyped                  ;
; CLK6_COUNTER                  ; E0                         ; Untyped                  ;
; CLK7_COUNTER                  ; E1                         ; Untyped                  ;
; CLK8_COUNTER                  ; E2                         ; Untyped                  ;
; CLK9_COUNTER                  ; E3                         ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; M_TIME_DELAY                  ; 0                          ; Untyped                  ;
; N_TIME_DELAY                  ; 0                          ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                  ;
; VCO_POST_SCALE                ; 0                          ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                  ;
; CBXI_PARAMETER                ; pll_test_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE           ;
+-------------------------------+----------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1 ;
+----------------+--------------+--------------------------------------------+
; Parameter Name ; Value        ; Type                                       ;
+----------------+--------------+--------------------------------------------+
; H_OFF          ; 000011001000 ; Unsigned Binary                            ;
; V_OFF          ; 000011001000 ; Unsigned Binary                            ;
+----------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f ;
+----------------+----------+------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                 ;
+----------------+----------+------------------------------------------------------+
; SCAL           ; 00001010 ; Unsigned Binary                                      ;
; SCAL_f         ; 00000001 ; Unsigned Binary                                      ;
+----------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2 ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; SLAVE_ADDR1    ; 00011000                         ; Unsigned Binary     ;
; P_STATUS       ; 00000000                         ; Unsigned Binary     ;
; TIME           ; 00000000000000000000001111101000 ; Unsigned Binary     ;
; TIME_LONG      ; 250000000                        ; Signed Integer      ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 102   ; Signed Integer                        ;
; H_SYNC_BACK    ; 42    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 4     ; Signed Integer                        ;
; V_SYNC_BACK    ; 31    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; -2500                       ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 11           ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 11           ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_0ej1  ; Untyped                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                          ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                 ;
; RDSYNC_DELAYPIPE        ; 11           ; Signed Integer                                                          ;
; WRSYNC_DELAYPIPE        ; 11           ; Signed Integer                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                 ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                 ;
; CBXI_PARAMETER          ; dcfifo_jej1  ; Untyped                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_q4o1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_q4o1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_q4o1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                          ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_q4o1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                ;
; WIDTHAD_B                          ; 19                   ; Signed Integer                                                ;
; NUMWORDS_B                         ; 307200               ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_cbr1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball_detector:ball_u1|Mod_counter:h_count ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 10    ; Signed Integer                                                ;
; M              ; 640   ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball_detector:ball_u1|Mod_counter:v_count ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 9     ; Signed Integer                                                ;
; M              ; 480   ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball_detector:ball_u1|Mod_counter:pixel_count ;
+----------------+--------+------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                             ;
+----------------+--------+------------------------------------------------------------------+
; N              ; 19     ; Signed Integer                                                   ;
; M              ; 307200 ; Signed Integer                                                   ;
+----------------+--------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 12                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qek1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 12                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qek1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 12                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qek1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpsMonitor:uFps        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; ONE_SEC        ; 00000010111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                     ;
; LPM_WIDTHB                                     ; 5            ; Untyped                     ;
; LPM_WIDTHP                                     ; 13           ; Untyped                     ;
; LPM_WIDTHR                                     ; 13           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                     ;
; LPM_WIDTHB                                     ; 8            ; Untyped                     ;
; LPM_WIDTHP                                     ; 16           ; Untyped                     ;
; LPM_WIDTHR                                     ; 16           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                     ;
; LPM_WIDTHB                                     ; 7            ; Untyped                     ;
; LPM_WIDTHP                                     ; 15           ; Untyped                     ;
; LPM_WIDTHR                                     ; 15           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll_test:pll_ref|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                       ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component     ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                      ;
+----------------------------+----------------------------------------------------------------------+
; Name                       ; Value                                                                ;
+----------------------------+----------------------------------------------------------------------+
; Number of entity instances ; 2                                                                    ;
; Entity Instance            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 32                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
; Entity Instance            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 32                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
+----------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                   ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                      ;
; Entity Instance                           ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                      ;
;     -- NUMWORDS_A                         ; 640                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 640                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                               ;
; Entity Instance                           ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                      ;
;     -- NUMWORDS_A                         ; 640                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 640                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                               ;
; Entity Instance                           ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                      ;
;     -- NUMWORDS_A                         ; 640                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 640                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                               ;
; Entity Instance                           ; ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                      ;
;     -- NUMWORDS_A                         ; 640                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 640                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                               ;
; Entity Instance                           ; ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                      ;
;     -- NUMWORDS_A                         ; 307200                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                      ;
;     -- NUMWORDS_B                         ; 307200                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                               ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 12                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 12                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                              ;
;     -- WIDTH_A                            ; 12                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                           ;
;     -- WIDTH_B                            ; 12                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 3                                          ;
; Entity Instance                       ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 8                                          ;
;     -- LPM_WIDTHB                     ; 5                                          ;
;     -- LPM_WIDTHP                     ; 13                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                                          ;
;     -- LPM_WIDTHB                     ; 8                                          ;
;     -- LPM_WIDTHP                     ; 16                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                          ;
;     -- LPM_WIDTHB                     ; 7                                          ;
;     -- LPM_WIDTHP                     ; 15                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck3"           ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; CLK_FREQ[22..18] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[14..11] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[31..25] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[10..7]  ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[5..0]   ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[24]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[23]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[17]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[16]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[15]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[6]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck2"           ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; CLK_FREQ[21..20] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[11..10] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[31..25] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[23..22] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[19..17] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[15..14] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[7..0]   ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[24]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[16]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[13]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[12]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[9]      ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[8]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck1"           ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; CLK_FREQ[22..18] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[14..11] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[31..25] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[10..7]  ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[5..0]   ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[24]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[23]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[17]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[16]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[15]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[6]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "FpsMonitor:uFps"       ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; fps  ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"                                                                                                                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; G     ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (14 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; rDVAL ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; DVAL  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"                                                                                                                            ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_Cont    ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "X_Cont[15..11]" will be connected to GND.    ;
; READ_Cont ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "READ_Cont[12..11]" will be connected to GND. ;
; V_Cont    ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "V_Cont[12..11]" will be connected to GND.    ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4"                                                                                                                                           ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mCCD_DATA[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; V_Cont          ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; oRed[3..0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; oGreen[3..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; oBlue[3..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; oDVAL           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; X_Cont          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; Y_Cont          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; DVAL            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "ball_detector:ball_u1|Mod_counter:pixel_count" ;
+----------+--------+----------+--------------------------------------------+
; Port     ; Type   ; Severity ; Details                                    ;
+----------+--------+----------+--------------------------------------------+
; max_tick ; Output ; Info     ; Explicitly unconnected                     ;
; q        ; Output ; Info     ; Explicitly unconnected                     ;
+----------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "ball_detector:ball_u1|Mod_counter:v_count" ;
+----------+--------+----------+----------------------------------------+
; Port     ; Type   ; Severity ; Details                                ;
+----------+--------+----------+----------------------------------------+
; max_tick ; Output ; Info     ; Explicitly unconnected                 ;
+----------+--------+----------+----------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "ball_detector:ball_u1|Mod_counter:h_count" ;
+----------+--------+----------+----------------------------------------+
; Port     ; Type   ; Severity ; Details                                ;
+----------+--------+----------+----------------------------------------+
; max_tick ; Output ; Info     ; Explicitly unconnected                 ;
+----------+--------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ball_detector:ball_u1|ball_ram:this_ball_ram"                                                                                                                                          ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wraddress ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"                                                                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                                                                            ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "DM[3..2]" will be connected to GND. ;
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|command:u_command"                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SA   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA             ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "WR1_DATA[31..10]" will be connected to GND.                                ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_DATA             ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (10 bits) it drives; bit(s) "RD1_DATA[31..10]" have no fanouts                                                     ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                             ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_DATA             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; RD2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6"                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; oHRequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
; iRed      ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iRed[9..8]" will be connected to GND.   ;
; iGreen    ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iGreen[9..8]" will be connected to GND. ;
; iBlue     ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iBlue[9..8]" will be connected to GND.  ;
; oVGA_R    ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_R[9..8]" have no fanouts                      ;
; oVGA_G    ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_G[9..8]" have no fanouts                      ;
; oVGA_B    ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_B[9..8]" have no fanouts                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_2BYTE:rd"                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; SCLO   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; ST     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; ACK_OK ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; CNT    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; BYTE   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; A      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt"                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; SCLO   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ST     ; Output ; Info     ; Explicitly unconnected                                                              ;
; ACK_OK ; Output ; Info     ; Explicitly unconnected                                                              ;
; CNT    ; Output ; Info     ; Explicitly unconnected                                                              ;
; BYTE   ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd" ;
+-----------+--------+----------+-------------------------------------------+
; Port      ; Type   ; Severity ; Details                                   ;
+-----------+--------+----------+-------------------------------------------+
; LIGHT_INT ; Input  ; Info     ; Explicitly unconnected                    ;
; ACK_OK    ; Output ; Info     ; Explicitly unconnected                    ;
+-----------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1" ;
+-----------------+-------+----------+-------------------------------+
; Port            ; Type  ; Severity ; Details                       ;
+-----------------+-------+----------+-------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                  ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                  ;
+-----------------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; R_VCM_DATA ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; CLK_400K   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; I2C_LO0P   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; INT_n      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ST         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CNT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WCNT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SLAVE_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_DATA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; POINTER    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_END ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_GO  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_ST    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_BYTE  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDAI_W     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_SCL_O  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; STEP ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "STEP[10..10]" have no fanouts ;
; V_C  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Y[17..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Y[7..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP[9..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SS         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; V_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "V_CNT[15..1]" have no fanouts ;
; V_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; H_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "H_CNT[15..1]" have no fanouts ;
; H_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl"                                                                                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW_Y               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_Y[-1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; SW_H_FREQ          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_H_FREQ[-1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; SW_FUC_ALL_CEN     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_FUC_ALL_CEN[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; READY              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; STATUS             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RE_TRIGGER:tr"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; oD   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oHS  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_2BYTE_B:rd"                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ST     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; ACK_OK ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; CNT    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; BYTE   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; A      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt" ;
+--------+--------+----------+--------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                        ;
+--------+--------+----------+--------------------------------------------------------------------------------+
; ST     ; Output ; Info     ; Explicitly unconnected                                                         ;
; ACK_OK ; Output ; Info     ; Explicitly unconnected                                                         ;
; CNT    ; Output ; Info     ; Explicitly unconnected                                                         ;
; BYTE   ; Output ; Info     ; Explicitly unconnected                                                         ;
+--------+--------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd" ;
+-----------+--------+----------+--------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                  ;
+-----------+--------+----------+--------------------------------------------------------------------------+
; LIGHT_INT ; Input  ; Info     ; Explicitly unconnected                                                   ;
; ACK_OK    ; Output ; Info     ; Explicitly unconnected                                                   ;
+-----------+--------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+-----------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                              ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                              ;
+-----------------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"                                                                                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INT_n               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; TR_IN               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ID                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CLK_400K            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_LO0P            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ST                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CNT                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WCNT                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SLAVE_ADDR          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_DATA           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; POINTER             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_END          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_GO           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_DATA              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDAI_W              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TR                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_SCL_O           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; MCLKControlRegister ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd"                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ST     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; ACK_OK ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; CNT    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; BYTE   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; A      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt" ;
+--------+--------+----------+---------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                         ;
+--------+--------+----------+---------------------------------------------------------------------------------+
; ST     ; Output ; Info     ; Explicitly unconnected                                                          ;
; ACK_OK ; Output ; Info     ; Explicitly unconnected                                                          ;
; CNT    ; Output ; Info     ; Explicitly unconnected                                                          ;
; BYTE   ; Output ; Info     ; Explicitly unconnected                                                          ;
+--------+--------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT ; Input  ; Info     ; Explicitly unconnected                                                                                                                          ;
; WDATA     ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WDATA[15..8]" will be connected to GND. ;
; ACK_OK    ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                               ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; TR_IN      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; INT_n      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; ID1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ID2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CLK_400K   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_LO0P   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ST         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WCNT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLAVE_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_DATA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; POINTER    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_END ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_GO  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_ST    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_BYTE  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; R_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDAI_W     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCL_O  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 238                         ;
; cycloneiii_ff         ; 2231                        ;
;     CLR               ; 746                         ;
;     CLR SCLR          ; 31                          ;
;     CLR SCLR SLD      ; 10                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 354                         ;
;     ENA CLR           ; 267                         ;
;     ENA CLR SCLR      ; 207                         ;
;     ENA SCLR          ; 207                         ;
;     ENA SCLR SLD      ; 3                           ;
;     ENA SLD           ; 5                           ;
;     SCLR              ; 172                         ;
;     SLD               ; 11                          ;
;     plain             ; 202                         ;
; cycloneiii_io_obuf    ; 44                          ;
; cycloneiii_lcell_comb ; 4286                        ;
;     arith             ; 1149                        ;
;         2 data inputs ; 855                         ;
;         3 data inputs ; 294                         ;
;     normal            ; 3137                        ;
;         0 data inputs ; 12                          ;
;         1 data inputs ; 78                          ;
;         2 data inputs ; 302                         ;
;         3 data inputs ; 474                         ;
;         4 data inputs ; 2271                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 120                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.01                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Dec 10 16:42:15 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_D8M_RTL -c DE2_115_D8M_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mod_counter.v
    Info (12023): Found entity 1: Mod_counter File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/Mod_counter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/re_trigger.v
    Info (12023): Found entity 1: RE_TRIGGER File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RE_TRIGGER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test.v
    Info (12023): Found entity 1: pll_test File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/pll_test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: RESET_DELAY File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/RESET_DELAY.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/clockmem.v
    Info (12023): Found entity 1: CLOCKMEM File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/CLOCKMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/VGA_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/sdram_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/fpsmonitor.v
    Info (12023): Found entity 1: FpsMonitor File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v
    Info (12023): Found entity 1: RAW_RGB_BIN File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW_RGB_BIN.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v
    Info (12023): Found entity 1: RAW2RGB_J File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW2RGB_J.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v
    Info (12023): Found entity 1: Line_Buffer_J File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/Line_Buffer_J.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/int_line.v
    Info (12023): Found entity 1: int_line File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/int_line.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CAMERA_Config File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/command.v
    Info (12023): Found entity 1: command File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_vcm/i2c_write_pointer_vr.v
    Info (12023): Found entity 1: I2C_WRITE_POINTER_VR File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_VCM/I2C_WRITE_POINTER_VR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_vcm/i2c_write_byte_vr.v
    Info (12023): Found entity 1: I2C_WRITE_BYTE_VR File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_VCM/I2C_WRITE_BYTE_VR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_vcm/i2c_read_2byte_vr.v
    Info (12023): Found entity 1: I2C_READ_2BYTE_VR File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_VCM/I2C_READ_2BYTE_VR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_vcm/vcm_i2c_vr.v
    Info (12023): Found entity 1: VCM_I2C_VR File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_VCM/VCM_I2C_VR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_mipi_c/mipi_camera_config.v
    Info (12023): Found entity 1: MIPI_CAMERA_CONFIG File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/MIPI_CAMERA_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_mipi_c/i2c_write_2pointer_c.v
    Info (12023): Found entity 1: I2C_WRITE_2POINTER_C File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_WRITE_2POINTER_C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_mipi_c/i2c_write_2byte_c.v
    Info (12023): Found entity 1: I2C_WRITE_2BYTE_C File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_WRITE_2BYTE_C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_mipi_c/i2c_read_2byte_c.v
    Info (12023): Found entity 1: I2C_READ_2BYTE_C File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_READ_2BYTE_C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_mipi_c/i2c_read_byte_c.v
    Info (12023): Found entity 1: I2C_READ_BYTE_C File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_READ_BYTE_C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_mipi_b/i2c_write_2byte_b.v
    Info (12023): Found entity 1: I2C_WRITE_2BYTE_B File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_WRITE_2BYTE_B.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_mipi_b/i2c_read_2byte_b.v
    Info (12023): Found entity 1: I2C_READ_2BYTE_B File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_READ_2BYTE_B.v Line: 1
Warning (12019): Can't analyze file -- file V_MIPI_B/MIPI_B_I2C.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v_mipi_b/i2c_delay_b.v
    Info (12023): Found entity 1: I2C_DELAY_B File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_DELAY_B.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_mipi_b/i2c_write_2pointer_b.v
    Info (12023): Found entity 1: I2C_WRITE_2POINTER_B File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_WRITE_2POINTER_B.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_mipi_b/mipi_bridge_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CONFIG File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v
    Info (12023): Found entity 1: AUTO_FOCUS_ON File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/AUTO_FOCUS_ON.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v
    Info (12023): Found entity 1: VCM_I2C File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_I2C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v
    Info (12023): Found entity 1: LCD_COUNTER File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/LCD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/i2c_write_pointer.v
    Info (12023): Found entity 1: I2C_WRITE_POINTER File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_WRITE_POINTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/i2c_write_byte.v
    Info (12023): Found entity 1: I2C_WRITE_BYTE File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_WRITE_BYTE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/i2c_read_2byte.v
    Info (12023): Found entity 1: I2C_READ_2BYTE File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_READ_2BYTE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v
    Info (12023): Found entity 1: I2C_DELAY File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v
    Info (12023): Found entity 1: FOCUS_ADJ File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/FOCUS_ADJ.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/f_back.v
    Info (12023): Found entity 1: F_BACK File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_BACK.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v
    Info (12023): Found entity 1: MODIFY_SYNC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/MODIFY_SYNC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v
    Info (12023): Found entity 1: AUTO_SYNC_MODIFY File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/AUTO_SYNC_MODIFY.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ball_ram.v
    Info (12023): Found entity 1: ball_ram File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/ball_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ball_detector/ball_detector.v
    Info (12023): Found entity 1: ball_detector File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/ball_detector.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ball_detector/red_line_buffer.v
    Info (12023): Found entity 1: red_line_buffer File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_line_buffer.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ball_detector/red_line_x.v
    Info (12023): Found entity 1: red_line_x File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_line_x.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ball_detector/red_frame.v
    Info (12023): Found entity 1: red_frame File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for "V_CNT" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/FOCUS_ADJ.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(61): created implicit net for "H_CNT" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/FOCUS_ADJ.v Line: 61
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(62): created implicit net for "LINE" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/FOCUS_ADJ.v Line: 62
Warning (12125): Using design file de2_115_d8m_rtl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_115_D8M_RTL File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at de2_115_d8m_rtl.v(128): created implicit net for "UART_RTS" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 128
Warning (10236): Verilog HDL Implicit Net warning at de2_115_d8m_rtl.v(129): created implicit net for "UART_TXD" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 129
Warning (10236): Verilog HDL Implicit Net warning at de2_115_d8m_rtl.v(223): created implicit net for "READY" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 223
Info (12127): Elaborating entity "DE2_115_D8M_RTL" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de2_115_d8m_rtl.v(128): object "UART_RTS" assigned a value but never read File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 128
Warning (10036): Verilog HDL or VHDL warning at de2_115_d8m_rtl.v(129): object "UART_TXD" assigned a value but never read File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 129
Warning (10034): Output port "LEDG" at de2_115_d8m_rtl.v(13) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 13
Warning (10034): Output port "SMA_CLKOUT" at de2_115_d8m_rtl.v(10) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 10
Warning (10034): Output port "LCD_BLON" at de2_115_d8m_rtl.v(33) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 33
Warning (10034): Output port "LCD_EN" at de2_115_d8m_rtl.v(35) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 35
Warning (10034): Output port "LCD_ON" at de2_115_d8m_rtl.v(36) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 36
Warning (10034): Output port "LCD_RS" at de2_115_d8m_rtl.v(37) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 37
Warning (10034): Output port "LCD_RW" at de2_115_d8m_rtl.v(38) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 38
Warning (10034): Output port "MIPI_MCLK" at de2_115_d8m_rtl.v(69) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 69
Info (12128): Elaborating entity "RESET_DELAY" for hierarchy "RESET_DELAY:u2" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 158
Info (12128): Elaborating entity "MIPI_BRIDGE_CAMERA_Config" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 170
Info (12128): Elaborating entity "MIPI_CAMERA_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 21
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(111): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/MIPI_CAMERA_CONFIG.v Line: 111
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(157): truncated value with size 32 to match size of target (16) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/MIPI_CAMERA_CONFIG.v Line: 157
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(184): truncated value with size 32 to match size of target (16) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/MIPI_CAMERA_CONFIG.v Line: 184
Warning (10034): Output port "ID2" at MIPI_CAMERA_CONFIG.v(12) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/MIPI_CAMERA_CONFIG.v Line: 12
Warning (10034): Output port "WORD_DATA[15..8]" at MIPI_CAMERA_CONFIG.v(20) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/MIPI_CAMERA_CONFIG.v Line: 20
Warning (10034): Output port "TR" at MIPI_CAMERA_CONFIG.v(31) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/MIPI_CAMERA_CONFIG.v Line: 31
Info (12128): Elaborating entity "CLOCKMEM" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/MIPI_CAMERA_CONFIG.v Line: 38
Info (12128): Elaborating entity "I2C_WRITE_2BYTE_C" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2BYTE_C:wrd" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/MIPI_CAMERA_CONFIG.v Line: 231
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_2BYTE_C.v(62): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_WRITE_2BYTE_C.v Line: 62
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_2BYTE_C.v(133): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_WRITE_2BYTE_C.v Line: 133
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_2BYTE_C.v(143): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_WRITE_2BYTE_C.v Line: 143
Info (12128): Elaborating entity "I2C_WRITE_2POINTER_C" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_2POINTER_C:wpt" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/MIPI_CAMERA_CONFIG.v Line: 254
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_2POINTER_C.v(53): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_WRITE_2POINTER_C.v Line: 53
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_2POINTER_C.v(117): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_WRITE_2POINTER_C.v Line: 117
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_2POINTER_C.v(127): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_WRITE_2POINTER_C.v Line: 127
Info (12128): Elaborating entity "I2C_READ_BYTE_C" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_BYTE_C:rd" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/MIPI_CAMERA_CONFIG.v Line: 280
Warning (10230): Verilog HDL assignment warning at I2C_READ_BYTE_C.v(41): truncated value with size 33 to match size of target (9) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_READ_BYTE_C.v Line: 41
Warning (10230): Verilog HDL assignment warning at I2C_READ_BYTE_C.v(55): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_READ_BYTE_C.v Line: 55
Warning (10230): Verilog HDL assignment warning at I2C_READ_BYTE_C.v(78): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_READ_BYTE_C.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_READ_BYTE_C.v(81): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_READ_BYTE_C.v Line: 81
Warning (10230): Verilog HDL assignment warning at I2C_READ_BYTE_C.v(92): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_READ_BYTE_C.v Line: 92
Warning (10230): Verilog HDL assignment warning at I2C_READ_BYTE_C.v(156): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_READ_BYTE_C.v Line: 156
Warning (10230): Verilog HDL assignment warning at I2C_READ_BYTE_C.v(166): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_READ_BYTE_C.v Line: 166
Warning (10272): Verilog HDL Case Statement warning at I2C_READ_BYTE_C.v(129): case item expression covers a value already covered by a previous case item File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_C/I2C_READ_BYTE_C.v Line: 129
Info (12128): Elaborating entity "MIPI_BRIDGE_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 32
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(114): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v Line: 114
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(161): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v Line: 161
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v Line: 178
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(215): truncated value with size 32 to match size of target (16) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v Line: 215
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(216): truncated value with size 32 to match size of target (16) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v Line: 216
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(217): truncated value with size 32 to match size of target (16) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v Line: 217
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(218): truncated value with size 32 to match size of target (16) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v Line: 218
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(219): truncated value with size 32 to match size of target (16) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v Line: 219
Warning (10034): Output port "TR" at MIPI_BRIDGE_CONFIG.v(29) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v Line: 29
Info (12128): Elaborating entity "I2C_WRITE_2BYTE_B" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2BYTE_B:wrd" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v Line: 276
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_2BYTE_B.v(62): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_WRITE_2BYTE_B.v Line: 62
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_2BYTE_B.v(133): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_WRITE_2BYTE_B.v Line: 133
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_2BYTE_B.v(143): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_WRITE_2BYTE_B.v Line: 143
Info (12128): Elaborating entity "I2C_WRITE_2POINTER_B" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_2POINTER_B:wpt" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v Line: 299
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_2POINTER_B.v(53): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_WRITE_2POINTER_B.v Line: 53
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_2POINTER_B.v(117): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_WRITE_2POINTER_B.v Line: 117
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_2POINTER_B.v(127): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_WRITE_2POINTER_B.v Line: 127
Info (12128): Elaborating entity "I2C_READ_2BYTE_B" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_2BYTE_B:rd" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/MIPI_BRIDGE_CONFIG.v Line: 325
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE_B.v(41): truncated value with size 33 to match size of target (9) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_READ_2BYTE_B.v Line: 41
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE_B.v(55): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_READ_2BYTE_B.v Line: 55
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE_B.v(78): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_READ_2BYTE_B.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE_B.v(81): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_READ_2BYTE_B.v Line: 81
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE_B.v(92): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_READ_2BYTE_B.v Line: 92
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE_B.v(156): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_READ_2BYTE_B.v Line: 156
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE_B.v(166): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_READ_2BYTE_B.v Line: 166
Warning (10272): Verilog HDL Case Statement warning at I2C_READ_2BYTE_B.v(129): case item expression covers a value already covered by a previous case item File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_MIPI_B/I2C_READ_2BYTE_B.v Line: 129
Info (12128): Elaborating entity "pll_test" for hierarchy "pll_test:pll_ref" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 178
Info (12128): Elaborating entity "altpll" for hierarchy "pll_test:pll_ref|altpll:altpll_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/pll_test.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll_test:pll_ref|altpll:altpll_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/pll_test.v Line: 104
Info (12133): Instantiated megafunction "pll_test:pll_ref|altpll:altpll_component" with the following parameter: File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/pll_test.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1259"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_test"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v
    Info (12023): Found entity 1: pll_test_altpll File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/pll_test_altpll.v Line: 29
Info (12128): Elaborating entity "pll_test_altpll" for hierarchy "pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "RE_TRIGGER" for hierarchy "RE_TRIGGER:tr" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 192
Info (12128): Elaborating entity "AUTO_FOCUS_ON" for hierarchy "AUTO_FOCUS_ON:vd" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 199
Warning (10230): Verilog HDL assignment warning at AUTO_FOCUS_ON.v(14): truncated value with size 32 to match size of target (1) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/AUTO_FOCUS_ON.v Line: 14
Info (12128): Elaborating entity "FOCUS_ADJ" for hierarchy "FOCUS_ADJ:adl" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 226
Info (12128): Elaborating entity "AUTO_SYNC_MODIFY" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/FOCUS_ADJ.v Line: 53
Info (12128): Elaborating entity "MODIFY_SYNC" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/AUTO_SYNC_MODIFY.v Line: 17
Warning (10230): Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/MODIFY_SYNC.v Line: 19
Info (12128): Elaborating entity "LCD_COUNTER" for hierarchy "FOCUS_ADJ:adl|LCD_COUNTER:cv1" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/FOCUS_ADJ.v Line: 65
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/LCD_COUNTER.v Line: 31
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/LCD_COUNTER.v Line: 36
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/LCD_COUNTER.v Line: 39
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/LCD_COUNTER.v Line: 47
Info (12128): Elaborating entity "VCM_CTRL_P" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/FOCUS_ADJ.v Line: 86
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v Line: 24
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(48): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v Line: 48
Info (12128): Elaborating entity "F_VCM" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v Line: 88
Warning (10240): Verilog HDL Always Construct warning at F_VCM.v(23): inferring latch(es) for variable "STEP_i", which holds its previous value in one or more paths through the always construct File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 23
Warning (10230): Verilog HDL assignment warning at F_VCM.v(41): truncated value with size 32 to match size of target (11) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 41
Info (10041): Inferred latch for "STEP_i[0]" at F_VCM.v(23) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 23
Info (12128): Elaborating entity "I2C_DELAY" for hierarchy "FOCUS_ADJ:adl|I2C_DELAY:i2c" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/FOCUS_ADJ.v Line: 95
Info (12128): Elaborating entity "VCM_I2C" for hierarchy "FOCUS_ADJ:adl|VCM_I2C:i2c2" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/FOCUS_ADJ.v Line: 112
Warning (10036): Verilog HDL or VHDL warning at VCM_I2C.v(37): object "rTR_IN" assigned a value but never read File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_I2C.v Line: 37
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(113): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_I2C.v Line: 113
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(160): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_I2C.v Line: 160
Warning (10034): Output port "TR" at VCM_I2C.v(32) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_I2C.v Line: 32
Info (12128): Elaborating entity "I2C_WRITE_BYTE" for hierarchy "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_BYTE:wrd" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_I2C.v Line: 207
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_BYTE.v(55): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_WRITE_BYTE.v Line: 55
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_BYTE.v(124): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_WRITE_BYTE.v Line: 124
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_BYTE.v(134): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_WRITE_BYTE.v Line: 134
Info (12128): Elaborating entity "I2C_WRITE_POINTER" for hierarchy "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_POINTER:wpt" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_I2C.v Line: 230
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_POINTER.v(53): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_WRITE_POINTER.v Line: 53
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_POINTER.v(117): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_WRITE_POINTER.v Line: 117
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_POINTER.v(127): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_WRITE_POINTER.v Line: 127
Info (12128): Elaborating entity "I2C_READ_2BYTE" for hierarchy "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_2BYTE:rd" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_I2C.v Line: 256
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE.v(41): truncated value with size 33 to match size of target (9) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_READ_2BYTE.v Line: 41
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE.v(55): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_READ_2BYTE.v Line: 55
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE.v(78): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_READ_2BYTE.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE.v(81): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_READ_2BYTE.v Line: 81
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE.v(92): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_READ_2BYTE.v Line: 92
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE.v(156): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_READ_2BYTE.v Line: 156
Warning (10230): Verilog HDL assignment warning at I2C_READ_2BYTE.v(166): truncated value with size 32 to match size of target (8) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_READ_2BYTE.v Line: 166
Warning (10272): Verilog HDL Case Statement warning at I2C_READ_2BYTE.v(129): case item expression covers a value already covered by a previous case item File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/I2C_READ_2BYTE.v Line: 129
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 252
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(117): truncated value with size 32 to match size of target (10) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/VGA_Controller.v Line: 117
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(120): truncated value with size 32 to match size of target (10) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/VGA_Controller.v Line: 120
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(123): truncated value with size 32 to match size of target (10) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/VGA_Controller.v Line: 123
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(166): truncated value with size 32 to match size of target (10) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/VGA_Controller.v Line: 166
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(167): truncated value with size 32 to match size of target (10) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/VGA_Controller.v Line: 167
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(168): truncated value with size 32 to match size of target (20) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/VGA_Controller.v Line: 168
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(206): truncated value with size 32 to match size of target (13) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/VGA_Controller.v Line: 206
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(232): truncated value with size 32 to match size of target (13) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/VGA_Controller.v Line: 232
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 260
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/sdram_pll.v Line: 108
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/sdram_pll.v Line: 108
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter: File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V/sdram_pll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_pll_altpll File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/sdram_pll_altpll.v Line: 30
Info (12128): Elaborating entity "sdram_pll_altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 295
Critical Warning (10169): Verilog HDL warning at Sdram_Control.v(131): the port and data declarations for array port "SA" do not specify the same range for each dimension File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 131
Warning (10359): HDL warning at Sdram_Control.v(180): see declaration for object "SA" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 180
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(152): object "rWR2_ADDR" assigned a value but never read File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(153): object "rWR2_MAX_ADDR" assigned a value but never read File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(154): object "rWR2_LENGTH" assigned a value but never read File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 154
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(158): object "rRD2_ADDR" assigned a value but never read File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(159): object "rRD2_MAX_ADDR" assigned a value but never read File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 159
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(160): object "rRD2_LENGTH" assigned a value but never read File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 160
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(386): truncated value with size 32 to match size of target (10) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 386
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(424): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(424): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(424): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(424): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Warning (10034): Output port "RD2_DATA" at Sdram_Control.v(123) has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 123
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_LENGTH[8]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_LENGTH[9]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_LENGTH[10]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_LENGTH[8]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_LENGTH[9]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_LENGTH[10]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(424) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 424
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 239
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 264
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/command.v Line: 275
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 272
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 282
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_WR_FIFO.v Line: 85
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_WR_FIFO.v Line: 85
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_WR_FIFO.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_0ej1.tdf
    Info (12023): Found entity 1: dcfifo_0ej1 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_0ej1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_0ej1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/a_gray2bin_7ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_0ej1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/a_graycounter_677.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_0ej1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/a_graycounter_2lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_0ej1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rq41.tdf
    Info (12023): Found entity 1: altsyncram_rq41 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rq41" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_0ej1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_0ej1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/alt_synch_pipe_fpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_0ej1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dffpipe_0f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/alt_synch_pipe_fpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/alt_synch_pipe_gpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_0ej1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dffpipe_1f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/alt_synch_pipe_gpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/cmpr_c66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_0ej1.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/cmpr_b66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_0ej1.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_0ej1.tdf Line: 94
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_Control.v Line: 302
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_RD_FIFO.v Line: 85
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_RD_FIFO.v Line: 85
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Sdram_Control/Sdram_RD_FIFO.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_jej1.tdf
    Info (12023): Found entity 1: dcfifo_jej1 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_jej1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_jej1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/alt_synch_pipe_hpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_jej1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dffpipe_2f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/alt_synch_pipe_hpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ipl File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/alt_synch_pipe_ipl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ipl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dcfifo_jej1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/dffpipe_3f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/alt_synch_pipe_ipl.tdf Line: 34
Info (12128): Elaborating entity "ball_detector" for hierarchy "ball_detector:ball_u1" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 310
Info (12128): Elaborating entity "red_frame" for hierarchy "ball_detector:ball_u1|red_frame:u1" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/ball_detector.v Line: 50
Warning (10230): Verilog HDL assignment warning at red_frame.v(51): truncated value with size 32 to match size of target (2) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v Line: 51
Warning (10230): Verilog HDL assignment warning at red_frame.v(57): truncated value with size 32 to match size of target (2) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v Line: 57
Warning (10230): Verilog HDL assignment warning at red_frame.v(58): truncated value with size 32 to match size of target (2) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v Line: 58
Warning (10230): Verilog HDL assignment warning at red_frame.v(64): truncated value with size 32 to match size of target (2) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v Line: 64
Warning (10230): Verilog HDL assignment warning at red_frame.v(68): truncated value with size 32 to match size of target (2) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v Line: 68
Warning (10230): Verilog HDL assignment warning at red_frame.v(69): truncated value with size 32 to match size of target (2) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v Line: 69
Warning (10230): Verilog HDL assignment warning at red_frame.v(73): truncated value with size 32 to match size of target (2) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v Line: 73
Warning (10230): Verilog HDL assignment warning at red_frame.v(75): truncated value with size 32 to match size of target (10) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v Line: 75
Warning (10230): Verilog HDL assignment warning at red_frame.v(76): truncated value with size 32 to match size of target (2) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v Line: 76
Warning (10230): Verilog HDL assignment warning at red_frame.v(80): truncated value with size 32 to match size of target (2) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v Line: 80
Info (12128): Elaborating entity "red_line_buffer" for hierarchy "ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v Line: 125
Warning (10230): Verilog HDL assignment warning at red_line_buffer.v(44): truncated value with size 32 to match size of target (2) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_line_buffer.v Line: 44
Info (12128): Elaborating entity "red_line_x" for hierarchy "ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_line_buffer.v Line: 87
Info (12128): Elaborating entity "altsyncram" for hierarchy "ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_line_x.v Line: 88
Info (12130): Elaborated megafunction instantiation "ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_line_x.v Line: 88
Info (12133): Instantiated megafunction "ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_line_x.v Line: 88
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "numwords_b" = "640"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q4o1.tdf
    Info (12023): Found entity 1: altsyncram_q4o1 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_q4o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q4o1" for hierarchy "ball_detector:ball_u1|red_frame:u1|red_line_buffer:u1|red_line_x:line0|altsyncram:altsyncram_component|altsyncram_q4o1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ball_ram" for hierarchy "ball_detector:ball_u1|ball_ram:this_ball_ram" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/ball_detector.v Line: 80
Info (12128): Elaborating entity "altsyncram" for hierarchy "ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/ball_ram.v Line: 91
Info (12130): Elaborated megafunction instantiation "ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/ball_ram.v Line: 91
Info (12133): Instantiated megafunction "ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/ball_ram.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "numwords_b" = "307200"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cbr1.tdf
    Info (12023): Found entity 1: altsyncram_cbr1 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_cbr1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_cbr1" for hierarchy "ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_hua.tdf
    Info (12023): Found entity 1: decode_hua File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/decode_hua.tdf Line: 22
Info (12128): Elaborating entity "decode_hua" for hierarchy "ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|decode_hua:decode2" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_cbr1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/mux_qob.tdf Line: 22
Info (12128): Elaborating entity "mux_qob" for hierarchy "ball_detector:ball_u1|ball_ram:this_ball_ram|altsyncram:altsyncram_component|altsyncram_cbr1:auto_generated|mux_qob:mux3" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_cbr1.tdf Line: 44
Info (12128): Elaborating entity "Mod_counter" for hierarchy "ball_detector:ball_u1|Mod_counter:h_count" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/ball_detector.v Line: 88
Warning (10230): Verilog HDL assignment warning at Mod_counter.v(21): truncated value with size 32 to match size of target (10) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/Mod_counter.v Line: 21
Info (12128): Elaborating entity "Mod_counter" for hierarchy "ball_detector:ball_u1|Mod_counter:v_count" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/ball_detector.v Line: 96
Warning (10230): Verilog HDL assignment warning at Mod_counter.v(21): truncated value with size 32 to match size of target (9) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/Mod_counter.v Line: 21
Info (12128): Elaborating entity "Mod_counter" for hierarchy "ball_detector:ball_u1|Mod_counter:pixel_count" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/ball_detector.v Line: 104
Warning (10230): Verilog HDL assignment warning at Mod_counter.v(21): truncated value with size 32 to match size of target (19) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/Mod_counter.v Line: 21
Info (12128): Elaborating entity "RAW2RGB_J" for hierarchy "RAW2RGB_J:u4" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 332
Warning (10858): Verilog HDL warning at RAW2RGB_J.v(40): object mDVAL used but never assigned File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW2RGB_J.v Line: 40
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(65): truncated value with size 32 to match size of target (11) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW2RGB_J.v Line: 65
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(66): truncated value with size 32 to match size of target (11) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW2RGB_J.v Line: 66
Warning (10030): Net "mDVAL" at RAW2RGB_J.v(40) has no driver or initial value, using a default initial value '0' File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW2RGB_J.v Line: 40
Info (12128): Elaborating entity "Line_Buffer_J" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW2RGB_J.v Line: 86
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(33): truncated value with size 32 to match size of target (2) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/Line_Buffer_J.v Line: 33
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(36): truncated value with size 32 to match size of target (1) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/Line_Buffer_J.v Line: 36
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(37): truncated value with size 32 to match size of target (1) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/Line_Buffer_J.v Line: 37
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(38): truncated value with size 32 to match size of target (1) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/Line_Buffer_J.v Line: 38
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(41): truncated value with size 32 to match size of target (12) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/Line_Buffer_J.v Line: 41
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(48): truncated value with size 32 to match size of target (12) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/Line_Buffer_J.v Line: 48
Info (12128): Elaborating entity "int_line" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/Line_Buffer_J.v Line: 64
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/int_line.v Line: 91
Info (12130): Elaborated megafunction instantiation "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/int_line.v Line: 91
Info (12133): Instantiated megafunction "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/int_line.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qek1.tdf
    Info (12023): Found entity 1: altsyncram_qek1 File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_qek1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qek1" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RAW_RGB_BIN" for hierarchy "RAW2RGB_J:u4|RAW_RGB_BIN:bin" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW2RGB_J.v Line: 100
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(41): truncated value with size 32 to match size of target (12) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW_RGB_BIN.v Line: 41
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(47): truncated value with size 32 to match size of target (12) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW_RGB_BIN.v Line: 47
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(53): truncated value with size 32 to match size of target (12) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW_RGB_BIN.v Line: 53
Warning (10230): Verilog HDL assignment warning at RAW_RGB_BIN.v(59): truncated value with size 32 to match size of target (12) File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_D8M/RAW_RGB_BIN.v Line: 59
Info (12128): Elaborating entity "FpsMonitor" for hierarchy "FpsMonitor:uFps" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 343
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[10]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 340
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[11]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 370
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[12]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 400
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[13]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 430
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[14]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 460
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[15]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 490
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[16]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 520
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[17]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 550
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[18]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 580
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[19]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 610
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[20]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 640
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[21]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 670
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[22]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 700
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[23]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 730
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[24]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 760
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[25]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 790
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[26]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 820
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[27]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 850
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[28]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 880
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[29]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 910
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[30]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 940
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[31]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_rq41.tdf Line: 970
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|Mult2" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v Line: 24
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|Mult1" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v Line: 24
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|Mult0" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v Line: 24
Info (12130): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v Line: 24
Info (12133): Instantiated megafunction "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2" with the following parameter: File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v Line: 24
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/add_sub_bfh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v Line: 24
Info (12133): Instantiated megafunction "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1" with the following parameter: File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v Line: 24
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v Line: 24
Info (12133): Instantiated megafunction "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0" with the following parameter: File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/VCM_CTRL_P.v Line: 24
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/add_sub_kgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 26 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "CAMERA_I2C_SCL" and its non-tri-state driver. File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 63
    Warning (13035): Inserted always-enabled tri-state buffer between "MIPI_I2C_SCL" and its non-tri-state driver. File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 67
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 34
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 34
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 34
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 34
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 34
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 34
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 34
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 34
Info (13000): Registers with preset signals will power-up high File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/BALL_DETECTOR/red_frame.v Line: 54
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~1" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~5" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~9" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~13" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~17" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~21" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~25" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~29" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~33" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~37" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 46
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~41" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/V_Auto/F_VCM.v Line: 46
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "CAMERA_I2C_SCL~synth" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 63
    Warning (13010): Node "MIPI_I2C_SCL~synth" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 67
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 10
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 13
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 13
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 13
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 13
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 13
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 13
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 13
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 13
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 13
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 14
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 14
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 14
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 14
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 14
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 14
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 14
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 14
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 14
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 14
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 14
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 14
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 14
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 25
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 25
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 25
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 25
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 25
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 25
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 25
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 26
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 26
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 26
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 26
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 26
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 26
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 26
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 27
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 27
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 27
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 27
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 27
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 27
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 27
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 28
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 28
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 28
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 28
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 28
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 28
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 28
    Warning (13410): Pin "HEX6[0]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 29
    Warning (13410): Pin "HEX6[1]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 29
    Warning (13410): Pin "HEX6[2]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 29
    Warning (13410): Pin "HEX6[3]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 29
    Warning (13410): Pin "HEX6[4]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 29
    Warning (13410): Pin "HEX6[5]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 29
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 29
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 30
    Warning (13410): Pin "HEX7[1]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 30
    Warning (13410): Pin "HEX7[2]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 30
    Warning (13410): Pin "HEX7[3]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 30
    Warning (13410): Pin "HEX7[4]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 30
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 30
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 30
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 33
    Warning (13410): Pin "LCD_EN" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 35
    Warning (13410): Pin "LCD_ON" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 36
    Warning (13410): Pin "LCD_RS" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 37
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 38
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 47
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 51
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 58
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 58
    Warning (13410): Pin "CAMERA_PWDN_n" is stuck at VCC File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 65
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 66
    Warning (13410): Pin "MIPI_MCLK" is stuck at GND File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 69
Info (286030): Timing-Driven Synthesis is running
Info (17049): 70 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ALTSYNCRAM" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_qek1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ALTSYNCRAM" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_qek1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_qek1:auto_generated|ALTSYNCRAM" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/db/altsyncram_qek1.tdf Line: 34
Info (144001): Generated suppressed messages file C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/output_files/DE2_115_D8M_RTL.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 5
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 6
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 9
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 17
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 17
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/de2_115_d8m_rtl.v Line: 20
Info (21057): Implemented 5389 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 39 input pins
    Info (21059): Implemented 155 output pins
    Info (21060): Implemented 44 bidirectional pins
    Info (21061): Implemented 5029 logic cells
    Info (21064): Implemented 120 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 298 warnings
    Info: Peak virtual memory: 745 megabytes
    Info: Processing ended: Sun Dec 10 16:43:03 2017
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Del/OneDrive/fpga/altera/Camera_RTL/output_files/DE2_115_D8M_RTL.map.smsg.


