##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for RS485_IntClock
		4.3::Critical Path Report for SPIM_IntClock
		4.4::Critical Path Report for Wemos_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. RS485_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Wemos_IntClock:R)
		5.3::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
		5.4::Critical Path Report for (RS485_IntClock:R vs. RS485_IntClock:R)
		5.5::Critical Path Report for (Wemos_IntClock:R vs. Wemos_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 1.33 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 1.33 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 62.86 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: RS485_IntClock               | Frequency: 65.73 MHz  | Target: 0.08 MHz    | 
Clock: SPIM_IntClock                | Frequency: 53.66 MHz  | Target: 2.00 MHz    | 
Clock: Wemos_IntClock               | Frequency: 62.86 MHz  | Target: 0.08 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK       RS485_IntClock  41666.7          26453       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       Wemos_IntClock  41666.7          25759       N/A              N/A         N/A              N/A         N/A              N/A         
RS485_IntClock  RS485_IntClock  1.30417e+007     13026996    N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IntClock   SPIM_IntClock   500000           481365      N/A              N/A         N/A              N/A         N/A              N/A         
Wemos_IntClock  Wemos_IntClock  1.30417e+007     13026241    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
MISO0(0)_PAD  17257         SPIM_IntClock:R   


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
MOSI0(0)_PAD     22496         SPIM_IntClock:R   
SCLK0(0)_PAD     22838         SPIM_IntClock:R   
Tx(0)_PAD        29219         RS485_IntClock:R  
Wemos_Tx(0)_PAD  31175         Wemos_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.86 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25759p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13478
-------------------------------------   ----- 
End-of-path arrival time (ps)           13478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                           iocell17        1271   1271  25759  RISE       1
\Wemos:BUART:rx_postpoll\/main_0         macrocell6      7553   8824  25759  RISE       1
\Wemos:BUART:rx_postpoll\/q              macrocell6      2345  11169  25759  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13478  25759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for RS485_IntClock
********************************************
Clock: RS485_IntClock
Frequency: 65.73 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26453p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12783
-------------------------------------   ----- 
End-of-path arrival time (ps)           12783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                 iocell4         1406   1406  26453  RISE       1
\RS485:BUART:rx_postpoll\/main_0         macrocell14     6152   7558  26453  RISE       1
\RS485:BUART:rx_postpoll\/q              macrocell14     2345   9903  26453  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2880  12783  26453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIM_IntClock
*******************************************
Clock: SPIM_IntClock
Frequency: 53.66 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 481365p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -350
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18285
-------------------------------------   ----- 
End-of-path arrival time (ps)           18285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell7   2510   2510  481365  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell20     6727   9237  481365  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell20     2345  11582  481365  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell6    6704  18285  481365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell6        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Wemos_IntClock
********************************************
Clock: Wemos_IntClock
Frequency: 62.86 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25759p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13478
-------------------------------------   ----- 
End-of-path arrival time (ps)           13478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                           iocell17        1271   1271  25759  RISE       1
\Wemos:BUART:rx_postpoll\/main_0         macrocell6      7553   8824  25759  RISE       1
\Wemos:BUART:rx_postpoll\/q              macrocell6      2345  11169  25759  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13478  25759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. RS485_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26453p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12783
-------------------------------------   ----- 
End-of-path arrival time (ps)           12783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                 iocell4         1406   1406  26453  RISE       1
\RS485:BUART:rx_postpoll\/main_0         macrocell14     6152   7558  26453  RISE       1
\RS485:BUART:rx_postpoll\/q              macrocell14     2345   9903  26453  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2880  12783  26453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Wemos_IntClock:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25759p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13478
-------------------------------------   ----- 
End-of-path arrival time (ps)           13478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                           iocell17        1271   1271  25759  RISE       1
\Wemos:BUART:rx_postpoll\/main_0         macrocell6      7553   8824  25759  RISE       1
\Wemos:BUART:rx_postpoll\/q              macrocell6      2345  11169  25759  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13478  25759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 481365p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -350
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18285
-------------------------------------   ----- 
End-of-path arrival time (ps)           18285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell7   2510   2510  481365  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell20     6727   9237  481365  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell20     2345  11582  481365  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell6    6704  18285  481365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell6        0      0  RISE       1


5.4::Critical Path Report for (RS485_IntClock:R vs. RS485_IntClock:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RS485:BUART:sTX:TxSts\/status_0
Capture Clock  : \RS485:BUART:sTX:TxSts\/clock
Path slack     : 13026996p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14321
-------------------------------------   ----- 
End-of-path arrival time (ps)           14321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  13026996  RISE       1
\RS485:BUART:tx_status_0\/main_3                 macrocell11     3875   6385  13026996  RISE       1
\RS485:BUART:tx_status_0\/q                      macrocell11     2345   8730  13026996  RISE       1
\RS485:BUART:sTX:TxSts\/status_0                 statusicell3    5591  14321  13026996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxSts\/clock                              statusicell3        0      0  RISE       1


5.5::Critical Path Report for (Wemos_IntClock:R vs. Wemos_IntClock:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Wemos:BUART:sRX:RxBitCounter\/clock
Path slack     : 13026241p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -3760
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11665
-------------------------------------   ----- 
End-of-path arrival time (ps)           11665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q            macrocell32    875    875  13026241  RISE       1
\Wemos:BUART:rx_counter_load\/main_3  macrocell5    6132   7007  13026241  RISE       1
\Wemos:BUART:rx_counter_load\/q       macrocell5    2345   9352  13026241  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/load   count7cell    2313  11665  13026241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25759p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13478
-------------------------------------   ----- 
End-of-path arrival time (ps)           13478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                           iocell17        1271   1271  25759  RISE       1
\Wemos:BUART:rx_postpoll\/main_0         macrocell6      7553   8824  25759  RISE       1
\Wemos:BUART:rx_postpoll\/q              macrocell6      2345  11169  25759  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13478  25759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26453p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2430
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39237

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12783
-------------------------------------   ----- 
End-of-path arrival time (ps)           12783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                 iocell4         1406   1406  26453  RISE       1
\RS485:BUART:rx_postpoll\/main_0         macrocell14     6152   7558  26453  RISE       1
\RS485:BUART:rx_postpoll\/q              macrocell14     2345   9903  26453  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2880  12783  26453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30396p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb   iocell17      1271   1271  25759  RISE       1
MODIN1_1/main_0  macrocell35   7543   8814  30396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30396p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb   iocell17      1271   1271  25759  RISE       1
MODIN1_0/main_0  macrocell36   7543   8814  30396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:rx_state_2\/main_0
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 31281p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7929
-------------------------------------   ---- 
End-of-path arrival time (ps)           7929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                   iocell17      1271   1271  25759  RISE       1
\Wemos:BUART:rx_state_2\/main_0  macrocell32   6658   7929  31281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:rx_status_3\/main_0
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 31281p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7929
-------------------------------------   ---- 
End-of-path arrival time (ps)           7929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                    iocell17      1271   1271  25759  RISE       1
\Wemos:BUART:rx_status_3\/main_0  macrocell37   6658   7929  31281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:rx_last\/main_0
Capture Clock  : \Wemos:BUART:rx_last\/clock_0
Path slack     : 31298p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7912
-------------------------------------   ---- 
End-of-path arrival time (ps)           7912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                iocell17      1271   1271  25759  RISE       1
\Wemos:BUART:rx_last\/main_0  macrocell38   6641   7912  31298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_last\/clock_0                              macrocell38         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wemos_Rx(0)/fb
Path End       : \Wemos:BUART:rx_state_0\/main_0
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 31301p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Wemos_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7908
-------------------------------------   ---- 
End-of-path arrival time (ps)           7908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wemos_Rx(0)/in_clock                                        iocell17            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Wemos_Rx(0)/fb                   iocell17      1271   1271  25759  RISE       1
\Wemos:BUART:rx_state_0\/main_0  macrocell29   6637   7908  31301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:rx_last\/main_0
Capture Clock  : \RS485:BUART:rx_last\/clock_0
Path slack     : 31651p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                      iocell4       1406   1406  26453  RISE       1
\RS485:BUART:rx_last\/main_0  macrocell54   6152   7558  31651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_last\/clock_0                              macrocell54         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:pollcount_1\/main_0
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 32203p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                          iocell4       1406   1406  26453  RISE       1
\RS485:BUART:pollcount_1\/main_0  macrocell51   5600   7006  32203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:pollcount_0\/main_0
Capture Clock  : \RS485:BUART:pollcount_0\/clock_0
Path slack     : 32203p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7006
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                          iocell4       1406   1406  26453  RISE       1
\RS485:BUART:pollcount_0\/main_0  macrocell52   5600   7006  32203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:rx_state_0\/main_0
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 32210p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7000
-------------------------------------   ---- 
End-of-path arrival time (ps)           7000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                         iocell4       1406   1406  26453  RISE       1
\RS485:BUART:rx_state_0\/main_0  macrocell45   5594   7000  32210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:rx_state_2\/main_0
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 32877p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                         iocell4       1406   1406  26453  RISE       1
\RS485:BUART:rx_state_2\/main_0  macrocell48   4927   6333  32877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \RS485:BUART:rx_status_3\/main_0
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 32877p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RS485_IntClock:R#2)   41667
- Setup time                                              -2457
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                          iocell4       1406   1406  26453  RISE       1
\RS485:BUART:rx_status_3\/main_0  macrocell53   4927   6333  32877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 481365p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -350
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18285
-------------------------------------   ----- 
End-of-path arrival time (ps)           18285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell7   2510   2510  481365  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell20     6727   9237  481365  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell20     2345  11582  481365  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell6    6704  18285  481365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell6        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485647p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2000
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             498000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12353
-------------------------------------   ----- 
End-of-path arrival time (ps)           12353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell      1360   1360  485647  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell17     4552   5912  485647  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell17     2345   8257  485647  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   4096  12353  485647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 485786p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -350
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13864
-------------------------------------   ----- 
End-of-path arrival time (ps)           13864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell     1360   1360  485647  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell17    4552   5912  485647  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell17    2345   8257  485647  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell5   5606  13864  485786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell5        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 485994p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -350
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13656
-------------------------------------   ----- 
End-of-path arrival time (ps)           13656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q           macrocell58     875    875  485994  RISE       1
\SPIM:BSPIM:tx_status_0\/main_2  macrocell18    4636   5511  485994  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell18    2345   7856  485994  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell5   5800  13656  485994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell5        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 488761p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -5940
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             494060

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell56      875    875  487101  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7   4424   5299  488761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 489210p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -5940
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             494060

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell57      875    875  487558  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   3975   4850  489210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_8
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 489612p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7931
-------------------------------------   ---- 
End-of-path arrival time (ps)           7931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   2510   2510  489612  RISE       1
\SPIM:BSPIM:state_0\/main_8              macrocell58     5421   7931  489612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 489757p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7786
-------------------------------------   ---- 
End-of-path arrival time (ps)           7786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   2510   2510  489612  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell56     5276   7786  489757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 489757p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7786
-------------------------------------   ---- 
End-of-path arrival time (ps)           7786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   2510   2510  489612  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell57     5276   7786  489757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 489790p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -5940
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             494060

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell58      875    875  485994  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   3395   4270  489790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 489953p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7590
-------------------------------------   ---- 
End-of-path arrival time (ps)           7590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1360   1360  485647  RISE       1
\SPIM:BSPIM:state_0\/main_3      macrocell58   6230   7590  489953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 489953p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7590
-------------------------------------   ---- 
End-of-path arrival time (ps)           7590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1360   1360  485647  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell60   6230   7590  489953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_680/main_4
Capture Clock  : Net_680/clock_0
Path slack     : 490885p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell7       0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell7   3750   3750  490885  RISE       1
Net_680/main_4                  macrocell55     2908   6658  490885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_680/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491307p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6236
-------------------------------------   ---- 
End-of-path arrival time (ps)           6236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell56    875    875  487101  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell58   5361   6236  491307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491307p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6236
-------------------------------------   ---- 
End-of-path arrival time (ps)           6236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell56    875    875  487101  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell60   5361   6236  491307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_0\/main_5
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491514p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1360   1360  486115  RISE       1
\SPIM:BSPIM:state_0\/main_5      macrocell58   4669   6029  491514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491514p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1360   1360  486115  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell60   4669   6029  491514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491631p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1360   1360  485647  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3   macrocell61   4552   5912  491631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491765p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell57    875    875  487558  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell58   4903   5778  491765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491765p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell57    875    875  487558  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell60   4903   5778  491765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_0\/main_7
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491848p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1360   1360  486290  RISE       1
\SPIM:BSPIM:state_0\/main_7      macrocell58   4335   5695  491848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491848p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1360   1360  486290  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell60   4335   5695  491848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_0\/main_6
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491850p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1360   1360  486301  RISE       1
\SPIM:BSPIM:state_0\/main_6      macrocell58   4333   5693  491850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491850p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1360   1360  486301  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell60   4333   5693  491850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_0\/main_4
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491885p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1360   1360  486631  RISE       1
\SPIM:BSPIM:state_0\/main_4      macrocell58   4298   5658  491885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491885p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1360   1360  486631  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell60   4298   5658  491885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_681/main_2
Capture Clock  : Net_681/clock_0
Path slack     : 492032p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell58    875    875  485994  RISE       1
Net_681/main_2          macrocell22   4636   5511  492032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_681/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_680/main_3
Capture Clock  : Net_680/clock_0
Path slack     : 492032p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell58    875    875  485994  RISE       1
Net_680/main_3          macrocell55   4636   5511  492032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_680/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_682/main_2
Capture Clock  : Net_682/clock_0
Path slack     : 492032p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell58    875    875  485994  RISE       1
Net_682/main_2          macrocell59   4636   5511  492032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492038p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell58    875    875  485994  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell56   4630   5505  492038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492038p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell58    875    875  485994  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell57   4630   5505  492038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 492060p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell58    875    875  485994  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell61   4608   5483  492060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 492165p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell56    875    875  487101  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell61   4503   5378  492165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 492440p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell61    875    875  492440  RISE       1
\SPIM:BSPIM:cnt_enable\/main_8  macrocell61   4228   5103  492440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492620p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1360   1360  485647  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell56   3563   4923  492620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492620p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1360   1360  485647  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell57   3563   4923  492620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 492629p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2840
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497160

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell61    875    875  492440  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    3656   4531  492629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492719p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell56    875    875  487101  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell56   3949   4824  492719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492719p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell56    875    875  487101  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell57   3949   4824  492719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 493057p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1360   1360  486115  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell56   3126   4486  493057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 493057p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1360   1360  486115  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell57   3126   4486  493057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 493064p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1360   1360  486115  RISE       1
\SPIM:BSPIM:cnt_enable\/main_5   macrocell61   3119   4479  493064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_681/main_0
Capture Clock  : Net_681/clock_0
Path slack     : 493138p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell56    875    875  487101  RISE       1
Net_681/main_0          macrocell22   3530   4405  493138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_681/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_680/main_1
Capture Clock  : Net_680/clock_0
Path slack     : 493138p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell56    875    875  487101  RISE       1
Net_680/main_1          macrocell55   3530   4405  493138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_680/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_682/main_0
Capture Clock  : Net_682/clock_0
Path slack     : 493138p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell56    875    875  487101  RISE       1
Net_682/main_0          macrocell59   3530   4405  493138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_680/q
Path End       : Net_680/main_0
Capture Clock  : Net_680/clock_0
Path slack     : 493170p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_680/clock_0                                            macrocell55         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_680/q       macrocell55    875    875  493170  RISE       1
Net_680/main_0  macrocell55   3498   4373  493170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_680/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 493224p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1360   1360  486290  RISE       1
\SPIM:BSPIM:cnt_enable\/main_7   macrocell61   2959   4319  493224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 493232p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1360   1360  486290  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell56   2951   4311  493232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 493232p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1360   1360  486290  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell57   2951   4311  493232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 493233p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1360   1360  486301  RISE       1
\SPIM:BSPIM:cnt_enable\/main_6   macrocell61   2950   4310  493233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 493243p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1360   1360  486301  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell56   2940   4300  493243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 493243p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1360   1360  486301  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell57   2940   4300  493243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 493558p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3985
-------------------------------------   ---- 
End-of-path arrival time (ps)           3985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1360   1360  486631  RISE       1
\SPIM:BSPIM:cnt_enable\/main_4   macrocell61   2625   3985  493558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 493573p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           3970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1360   1360  486631  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell56   2610   3970  493573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 493573p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           3970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1360   1360  486631  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell57   2610   3970  493573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_681/main_1
Capture Clock  : Net_681/clock_0
Path slack     : 493596p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell57    875    875  487558  RISE       1
Net_681/main_1          macrocell22   3072   3947  493596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_681/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_680/main_2
Capture Clock  : Net_680/clock_0
Path slack     : 493596p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell57    875    875  487558  RISE       1
Net_680/main_2          macrocell55   3072   3947  493596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_680/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_682/main_1
Capture Clock  : Net_682/clock_0
Path slack     : 493596p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell57    875    875  487558  RISE       1
Net_682/main_1          macrocell59   3072   3947  493596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 493598p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell57    875    875  487558  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell56   3070   3945  493598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell56         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 493598p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell57    875    875  487558  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell57   3070   3945  493598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 493732p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell57    875    875  487558  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell61   2936   3811  493732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 494042p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell58    875    875  485994  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell58   2626   3501  494042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 494042p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell58    875    875  485994  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell60   2626   3501  494042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_682/q
Path End       : Net_682/main_3
Capture Clock  : Net_682/clock_0
Path slack     : 494371p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell59         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_682/q       macrocell59    875    875  494371  RISE       1
Net_682/main_3  macrocell59   2297   3172  494371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_682/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 494373p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2457
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell60    875    875  494373  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell60   2295   3170  494373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Wemos:BUART:sRX:RxBitCounter\/clock
Path slack     : 13026241p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -3760
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037907

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11665
-------------------------------------   ----- 
End-of-path arrival time (ps)           11665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q            macrocell32    875    875  13026241  RISE       1
\Wemos:BUART:rx_counter_load\/main_3  macrocell5    6132   7007  13026241  RISE       1
\Wemos:BUART:rx_counter_load\/q       macrocell5    2345   9352  13026241  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/load   count7cell    2313  11665  13026241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Wemos:BUART:sTX:TxSts\/status_0
Capture Clock  : \Wemos:BUART:sTX:TxSts\/clock
Path slack     : 13026384p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14932
-------------------------------------   ----- 
End-of-path arrival time (ps)           14932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  13026384  RISE       1
\Wemos:BUART:tx_status_0\/main_3                 macrocell3      4143   6653  13026384  RISE       1
\Wemos:BUART:tx_status_0\/q                      macrocell3      2345   8998  13026384  RISE       1
\Wemos:BUART:sTX:TxSts\/status_0                 statusicell1    5934  14932  13026384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13026550p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4330
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037337

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10787
-------------------------------------   ----- 
End-of-path arrival time (ps)           10787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q                      macrocell24      875    875  13026550  RISE       1
\Wemos:BUART:counter_load_not\/main_0           macrocell2      5243   6118  13026550  RISE       1
\Wemos:BUART:counter_load_not\/q                macrocell2      2345   8463  13026550  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2324  10787  13026550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RS485:BUART:sTX:TxSts\/status_0
Capture Clock  : \RS485:BUART:sTX:TxSts\/clock
Path slack     : 13026996p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14321
-------------------------------------   ----- 
End-of-path arrival time (ps)           14321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  13026996  RISE       1
\RS485:BUART:tx_status_0\/main_3                 macrocell11     3875   6385  13026996  RISE       1
\RS485:BUART:tx_status_0\/q                      macrocell11     2345   8730  13026996  RISE       1
\RS485:BUART:sTX:TxSts\/status_0                 statusicell3    5591  14321  13026996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxSts\/clock                              statusicell3        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13027926p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4330
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037337

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9411
-------------------------------------   ---- 
End-of-path arrival time (ps)           9411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell5    130    130  13027926  RISE       1
\RS485:BUART:counter_load_not\/main_2           macrocell10     4621   4751  13027926  RISE       1
\RS485:BUART:counter_load_not\/q                macrocell10     2345   7096  13027926  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2315   9411  13027926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 13029469p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -3760
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037907

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q            macrocell45    875    875  13029469  RISE       1
\RS485:BUART:rx_counter_load\/main_1  macrocell13   2965   3840  13029469  RISE       1
\RS485:BUART:rx_counter_load\/q       macrocell13   2345   6185  13029469  RISE       1
\RS485:BUART:sRX:RxBitCounter\/load   count7cell    2252   8437  13029469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Wemos:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029906p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7551
-------------------------------------   ---- 
End-of-path arrival time (ps)           7551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q                macrocell24      875    875  13026550  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   6676   7551  13029906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RS485:BUART:sRX:RxSts\/status_4
Capture Clock  : \RS485:BUART:sRX:RxSts\/clock
Path slack     : 13030218p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11099
-------------------------------------   ----- 
End-of-path arrival time (ps)           11099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   2510   2510  13030218  RISE       1
\RS485:BUART:rx_status_4\/main_1                 macrocell15     2247   4757  13030218  RISE       1
\RS485:BUART:rx_status_4\/q                      macrocell15     2345   7102  13030218  RISE       1
\RS485:BUART:sRX:RxSts\/status_4                 statusicell4    3997  11099  13030218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxSts\/clock                              statusicell4        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Wemos:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030829p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6628
-------------------------------------   ---- 
End-of-path arrival time (ps)           6628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q                macrocell25      875    875  13026627  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5753   6628  13030829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Wemos:BUART:sRX:RxSts\/status_4
Capture Clock  : \Wemos:BUART:sRX:RxSts\/clock
Path slack     : 13031848p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9469
-------------------------------------   ---- 
End-of-path arrival time (ps)           9469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   2510   2510  13031848  RISE       1
\Wemos:BUART:rx_status_4\/main_1                 macrocell7      2303   4813  13031848  RISE       1
\Wemos:BUART:rx_status_4\/q                      macrocell7      2345   7158  13031848  RISE       1
\Wemos:BUART:sRX:RxSts\/status_4                 statusicell2    2311   9469  13031848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_5
Path End       : \Wemos:BUART:rx_state_2\/main_8
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13031944p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13031944  RISE       1
\Wemos:BUART:rx_state_2\/main_8         macrocell32   5905   7265  13031944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032016p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q          macrocell33      875    875  13032016  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4566   5441  13032016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032136p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13027926  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   5190   5320  13032136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_state_0\/main_5
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13032202p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q       macrocell32    875    875  13026241  RISE       1
\Wemos:BUART:rx_state_0\/main_5  macrocell29   6132   7007  13032202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_4
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13032202p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q         macrocell32    875    875  13026241  RISE       1
\Wemos:BUART:rx_load_fifo\/main_4  macrocell30   6132   7007  13032202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_state_3\/main_4
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13032202p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q       macrocell32    875    875  13026241  RISE       1
\Wemos:BUART:rx_state_3\/main_4  macrocell31   6132   7007  13032202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Wemos:BUART:tx_state_0\/main_3
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13032556p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6653
-------------------------------------   ---- 
End-of-path arrival time (ps)           6653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   2510   2510  13026384  RISE       1
\Wemos:BUART:tx_state_0\/main_3                  macrocell25     4143   6653  13032556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:txn\/main_2
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13032590p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q  macrocell25    875    875  13026627  RISE       1
\Wemos:BUART:txn\/main_2    macrocell23   5745   6620  13032590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:tx_bitclk\/main_1
Capture Clock  : \Wemos:BUART:tx_bitclk\/clock_0
Path slack     : 13032590p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q      macrocell25    875    875  13026627  RISE       1
\Wemos:BUART:tx_bitclk\/main_1  macrocell27   5745   6620  13032590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RS485:BUART:tx_state_0\/main_3
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13032825p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   2510   2510  13026996  RISE       1
\RS485:BUART:tx_state_0\/main_3                  macrocell41     3875   6385  13032825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032842p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q                macrocell40      875    875  13028050  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3740   4615  13032842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032869p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q                macrocell29      875    875  13029583  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3712   4587  13032869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:tx_state_1\/main_0
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13033092p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6118
-------------------------------------   ---- 
End-of-path arrival time (ps)           6118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q       macrocell24    875    875  13026550  RISE       1
\Wemos:BUART:tx_state_1\/main_0  macrocell24   5243   6118  13033092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:tx_state_2\/main_0
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13033092p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6118
-------------------------------------   ---- 
End-of-path arrival time (ps)           6118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q       macrocell24    875    875  13026550  RISE       1
\Wemos:BUART:tx_state_2\/main_0  macrocell26   5243   6118  13033092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:tx_state_1\/main_1
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13033169p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q       macrocell25    875    875  13026627  RISE       1
\Wemos:BUART:tx_state_1\/main_1  macrocell24   5166   6041  13033169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:tx_state_2\/main_1
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13033169p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q       macrocell25    875    875  13026627  RISE       1
\Wemos:BUART:tx_state_2\/main_1  macrocell26   5166   6041  13033169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS485:BUART:tx_state_1\/main_4
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13033215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    130    130  13033215  RISE       1
\RS485:BUART:tx_state_1\/main_4               macrocell40     5864   5994  13033215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS485:BUART:tx_state_2\/main_4
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13033215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    130    130  13033215  RISE       1
\RS485:BUART:tx_state_2\/main_4               macrocell42     5864   5994  13033215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Wemos:BUART:rx_status_3\/main_7
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13033265p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5944
-------------------------------------   ---- 
End-of-path arrival time (ps)           5944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                        macrocell36    875    875  13028720  RISE       1
\Wemos:BUART:rx_status_3\/main_7  macrocell37   5069   5944  13033265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:tx_state_0\/main_0
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13033342p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5867
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q       macrocell24    875    875  13026550  RISE       1
\Wemos:BUART:tx_state_0\/main_0  macrocell25   4992   5867  13033342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_5
Path End       : \Wemos:BUART:rx_state_0\/main_9
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13033355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13031944  RISE       1
\Wemos:BUART:rx_state_0\/main_9         macrocell29   4495   5855  13033355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_5
Path End       : \Wemos:BUART:rx_load_fifo\/main_6
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13033355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13031944  RISE       1
\Wemos:BUART:rx_load_fifo\/main_6       macrocell30   4495   5855  13033355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_5
Path End       : \Wemos:BUART:rx_state_3\/main_6
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13033355p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13031944  RISE       1
\Wemos:BUART:rx_state_3\/main_6         macrocell31   4495   5855  13033355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13033408p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q                macrocell41      875    875  13028634  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3174   4049  13033408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033568p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q         macrocell44      875    875  13029568  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3014   3889  13033568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_state_2\/main_1
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13033587p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell28    875    875  13028192  RISE       1
\Wemos:BUART:rx_state_2\/main_1    macrocell32   4748   5623  13033587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Wemos:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033587p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q        macrocell28    875    875  13028192  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/main_0  macrocell34   4748   5623  13033587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_status_3\/main_1
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13033587p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell28    875    875  13028192  RISE       1
\Wemos:BUART:rx_status_3\/main_1   macrocell37   4748   5623  13033587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q                macrocell45      875    875  13029469  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   2974   3849  13033607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_state_0\/main_3
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13033689p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q  macrocell33    875    875  13032016  RISE       1
\Wemos:BUART:rx_state_0\/main_3   macrocell29   4646   5521  13033689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_2
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13033689p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q   macrocell33    875    875  13032016  RISE       1
\Wemos:BUART:rx_load_fifo\/main_2  macrocell30   4646   5521  13033689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_state_3\/main_2
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13033689p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q  macrocell33    875    875  13032016  RISE       1
\Wemos:BUART:rx_state_3\/main_2   macrocell31   4646   5521  13033689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033731p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3726
-------------------------------------   ---- 
End-of-path arrival time (ps)           3726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q          macrocell49      875    875  13033731  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2851   3726  13033731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \RS485:BUART:txn\/main_3
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13033847p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   3060   3060  13033847  RISE       1
\RS485:BUART:txn\/main_3                macrocell39     2303   5363  13033847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Wemos:BUART:txn\/main_3
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13033857p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   3060   3060  13033857  RISE       1
\Wemos:BUART:txn\/main_3                macrocell23     2293   5353  13033857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_state_1\/main_2
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13027926  RISE       1
\RS485:BUART:tx_state_1\/main_2               macrocell40     5169   5299  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_state_2\/main_2
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13027926  RISE       1
\RS485:BUART:tx_state_2\/main_2               macrocell42     5169   5299  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Wemos:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13034049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3408
-------------------------------------   ---- 
End-of-path arrival time (ps)           3408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13028707  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3278   3408  13034049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:txn\/main_1
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13034052p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q  macrocell24    875    875  13026550  RISE       1
\Wemos:BUART:txn\/main_1    macrocell23   4282   5157  13034052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_1\/q
Path End       : \Wemos:BUART:tx_bitclk\/main_0
Capture Clock  : \Wemos:BUART:tx_bitclk\/clock_0
Path slack     : 13034052p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_1\/q      macrocell24    875    875  13026550  RISE       1
\Wemos:BUART:tx_bitclk\/main_0  macrocell27   4282   5157  13034052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_state_2\/main_4
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13034126p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q       macrocell31    875    875  13028728  RISE       1
\Wemos:BUART:rx_state_2\/main_4  macrocell32   4208   5083  13034126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Wemos:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034126p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q               macrocell31    875    875  13028728  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/main_2  macrocell34   4208   5083  13034126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_status_3\/main_4
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13034126p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q        macrocell31    875    875  13028728  RISE       1
\Wemos:BUART:rx_status_3\/main_4  macrocell37   4208   5083  13034126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_state_0\/main_1
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13034153p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell28    875    875  13028192  RISE       1
\Wemos:BUART:rx_state_0\/main_1    macrocell29   4182   5057  13034153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_0
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13034153p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell28    875    875  13028192  RISE       1
\Wemos:BUART:rx_load_fifo\/main_0  macrocell30   4182   5057  13034153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:rx_state_3\/main_0
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13034153p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q  macrocell28    875    875  13028192  RISE       1
\Wemos:BUART:rx_state_3\/main_0    macrocell31   4182   5057  13034153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_load_fifo\/q
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034220p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell30         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_load_fifo\/q            macrocell30      875    875  13031981  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4381   5256  13034220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_ctrl_mark_last\/q
Path End       : \Wemos:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Wemos:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034265p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -4210
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13037457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3192
-------------------------------------   ---- 
End-of-path arrival time (ps)           3192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_ctrl_mark_last\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_ctrl_mark_last\/q         macrocell28      875    875  13028192  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2317   3192  13034265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Wemos:BUART:rx_state_0\/main_7
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13034291p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                       macrocell36    875    875  13028720  RISE       1
\Wemos:BUART:rx_state_0\/main_7  macrocell29   4044   4919  13034291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_state_0\/main_2
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13034449p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13027926  RISE       1
\RS485:BUART:tx_state_0\/main_2               macrocell41     4630   4760  13034449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS485:BUART:tx_bitclk\/main_2
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 13034449p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    130    130  13027926  RISE       1
\RS485:BUART:tx_bitclk\/main_2                macrocell43     4630   4760  13034449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_status_3\/q
Path End       : \RS485:BUART:sRX:RxSts\/status_3
Capture Clock  : \RS485:BUART:sRX:RxSts\/clock
Path slack     : 13034547p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6770
-------------------------------------   ---- 
End-of-path arrival time (ps)           6770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\RS485:BUART:rx_status_3\/q       macrocell53     875    875  13034547  RISE       1
\RS485:BUART:sRX:RxSts\/status_3  statusicell4   5895   6770  13034547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxSts\/clock                              statusicell4        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_state_2\/main_5
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13034561p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q       macrocell32    875    875  13026241  RISE       1
\Wemos:BUART:rx_state_2\/main_5  macrocell32   3774   4649  13034561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Wemos:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034561p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q               macrocell32    875    875  13026241  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/main_3  macrocell34   3774   4649  13034561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_2\/q
Path End       : \Wemos:BUART:rx_status_3\/main_5
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13034561p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_2\/q        macrocell32    875    875  13026241  RISE       1
\Wemos:BUART:rx_status_3\/main_5  macrocell37   3774   4649  13034561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_state_0\/main_0
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13034562p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q       macrocell40    875    875  13028050  RISE       1
\RS485:BUART:tx_state_0\/main_0  macrocell41   3773   4648  13034562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_bitclk\/main_0
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 13034562p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q      macrocell40    875    875  13028050  RISE       1
\RS485:BUART:tx_bitclk\/main_0  macrocell43   3773   4648  13034562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_state_1\/main_0
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13034574p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q       macrocell40    875    875  13028050  RISE       1
\RS485:BUART:tx_state_1\/main_0  macrocell40   3761   4636  13034574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:tx_state_2\/main_0
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13034574p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q       macrocell40    875    875  13028050  RISE       1
\RS485:BUART:tx_state_2\/main_0  macrocell42   3761   4636  13034574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_1\/q
Path End       : \RS485:BUART:txn\/main_1
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13034583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_1\/q  macrocell40    875    875  13028050  RISE       1
\RS485:BUART:txn\/main_1    macrocell39   3752   4627  13034583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Wemos:BUART:rx_status_3\/main_6
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13034596p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                        macrocell35    875    875  13029076  RISE       1
\Wemos:BUART:rx_status_3\/main_6  macrocell37   3739   4614  13034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Wemos:BUART:rx_state_0\/main_6
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                       macrocell35    875    875  13029076  RISE       1
\Wemos:BUART:rx_state_0\/main_6  macrocell29   3724   4599  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:tx_state_0\/main_4
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q       macrocell26    875    875  13028440  RISE       1
\Wemos:BUART:tx_state_0\/main_4  macrocell25   3723   4598  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_state_0\/main_4
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13034689p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q       macrocell31    875    875  13028728  RISE       1
\Wemos:BUART:rx_state_0\/main_4  macrocell29   3645   4520  13034689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_3
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13034689p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q         macrocell31    875    875  13028728  RISE       1
\Wemos:BUART:rx_load_fifo\/main_3  macrocell30   3645   4520  13034689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_3\/q
Path End       : \Wemos:BUART:rx_state_3\/main_3
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13034689p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_3\/q       macrocell31    875    875  13028728  RISE       1
\Wemos:BUART:rx_state_3\/main_3  macrocell31   3645   4520  13034689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS485:BUART:txn\/main_5
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13034692p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    130    130  13033215  RISE       1
\RS485:BUART:txn\/main_5                      macrocell39     4388   4518  13034692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_state_2\/main_3
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13034735p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q  macrocell33    875    875  13032016  RISE       1
\Wemos:BUART:rx_state_2\/main_3   macrocell32   3599   4474  13034735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_bitclk_enable\/q
Path End       : \Wemos:BUART:rx_status_3\/main_3
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13034735p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_bitclk_enable\/q  macrocell33    875    875  13032016  RISE       1
\Wemos:BUART:rx_status_3\/main_3  macrocell37   3599   4474  13034735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_bitclk\/q
Path End       : \Wemos:BUART:tx_state_0\/main_5
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13034809p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_bitclk\/q        macrocell27    875    875  13034809  RISE       1
\Wemos:BUART:tx_state_0\/main_5  macrocell25   3526   4401  13034809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:tx_state_0\/main_2
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13034879p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13028707  RISE       1
\Wemos:BUART:tx_state_0\/main_2               macrocell25     4201   4331  13034879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_0
Path End       : \Wemos:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Wemos:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13034905p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  13034905  RISE       1
\Wemos:BUART:rx_bitclk_enable\/main_2   macrocell33   2945   4305  13034905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_1
Path End       : \Wemos:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Wemos:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13034914p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4296
-------------------------------------   ---- 
End-of-path arrival time (ps)           4296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13034914  RISE       1
\Wemos:BUART:rx_bitclk_enable\/main_1   macrocell33   2936   4296  13034914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034914p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4296
-------------------------------------   ---- 
End-of-path arrival time (ps)           4296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13034914  RISE       1
MODIN1_1/main_2                         macrocell35   2936   4296  13034914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034914p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4296
-------------------------------------   ---- 
End-of-path arrival time (ps)           4296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13034914  RISE       1
MODIN1_0/main_2                         macrocell36   2936   4296  13034914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_2
Path End       : \Wemos:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Wemos:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13034924p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13034924  RISE       1
\Wemos:BUART:rx_bitclk_enable\/main_0   macrocell33   2926   4286  13034924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_bitclk_enable\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034924p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13034924  RISE       1
MODIN1_1/main_1                         macrocell35   2926   4286  13034924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034924p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4286
-------------------------------------   ---- 
End-of-path arrival time (ps)           4286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13034924  RISE       1
MODIN1_0/main_1                         macrocell36   2926   4286  13034924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_4
Path End       : \Wemos:BUART:rx_state_0\/main_10
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13035047p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13035047  RISE       1
\Wemos:BUART:rx_state_0\/main_10        macrocell29   2803   4163  13035047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_4
Path End       : \Wemos:BUART:rx_load_fifo\/main_7
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13035047p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13035047  RISE       1
\Wemos:BUART:rx_load_fifo\/main_7       macrocell30   2803   4163  13035047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_4
Path End       : \Wemos:BUART:rx_state_3\/main_7
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13035047p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13035047  RISE       1
\Wemos:BUART:rx_state_3\/main_7         macrocell31   2803   4163  13035047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_0\/q
Path End       : \RS485:BUART:pollcount_1\/main_4
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 13035048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_0\/q       macrocell52    875    875  13029221  RISE       1
\RS485:BUART:pollcount_1\/main_4  macrocell51   3287   4162  13035048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_0\/q
Path End       : \RS485:BUART:pollcount_0\/main_3
Capture Clock  : \RS485:BUART:pollcount_0\/clock_0
Path slack     : 13035048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_0\/q       macrocell52    875    875  13029221  RISE       1
\RS485:BUART:pollcount_0\/main_3  macrocell52   3287   4162  13035048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_0\/q
Path End       : \RS485:BUART:rx_status_3\/main_7
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13035048p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_0\/q       macrocell52    875    875  13029221  RISE       1
\RS485:BUART:rx_status_3\/main_7  macrocell53   3286   4161  13035048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_4
Path End       : \Wemos:BUART:rx_state_2\/main_9
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13035052p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13035047  RISE       1
\Wemos:BUART:rx_state_2\/main_9         macrocell32   2797   4157  13035052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_state_0\/main_7
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13035123  RISE       1
\RS485:BUART:rx_state_0\/main_7         macrocell45   2726   4086  13035123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_load_fifo\/main_6
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13035123  RISE       1
\RS485:BUART:rx_load_fifo\/main_6       macrocell46   2726   4086  13035123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_state_3\/main_6
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13035123p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13035123  RISE       1
\RS485:BUART:rx_state_3\/main_6         macrocell47   2726   4086  13035123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_state_0\/main_8
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035143p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13035143  RISE       1
\RS485:BUART:rx_state_0\/main_8         macrocell45   2706   4066  13035143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_load_fifo\/main_7
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035143p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13035143  RISE       1
\RS485:BUART:rx_load_fifo\/main_7       macrocell46   2706   4066  13035143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_state_3\/main_7
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13035143p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13035143  RISE       1
\RS485:BUART:rx_state_3\/main_7         macrocell47   2706   4066  13035143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_state_0\/main_6
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13035150  RISE       1
\RS485:BUART:rx_state_0\/main_6         macrocell45   2700   4060  13035150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_load_fifo\/main_5
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13035150  RISE       1
\RS485:BUART:rx_load_fifo\/main_5       macrocell46   2700   4060  13035150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_state_3\/main_5
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13035150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13035150  RISE       1
\RS485:BUART:rx_state_3\/main_5         macrocell47   2700   4060  13035150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS485:BUART:rx_state_2\/main_8
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035154p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1360   1360  13035143  RISE       1
\RS485:BUART:rx_state_2\/main_8         macrocell48   2696   4056  13035154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS485:BUART:rx_state_2\/main_7
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035157p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1360   1360  13035123  RISE       1
\RS485:BUART:rx_state_2\/main_7         macrocell48   2692   4052  13035157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS485:BUART:rx_state_2\/main_6
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035161p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13035150  RISE       1
\RS485:BUART:rx_state_2\/main_6         macrocell48   2689   4049  13035161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_state_1\/main_1
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13035163p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q       macrocell41    875    875  13028634  RISE       1
\RS485:BUART:tx_state_1\/main_1  macrocell40   3172   4047  13035163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_state_2\/main_1
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13035163p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q       macrocell41    875    875  13028634  RISE       1
\RS485:BUART:tx_state_2\/main_1  macrocell42   3172   4047  13035163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_state_0\/main_1
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13035166p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q       macrocell41    875    875  13028634  RISE       1
\RS485:BUART:tx_state_0\/main_1  macrocell41   3168   4043  13035166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:tx_bitclk\/main_1
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 13035166p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q      macrocell41    875    875  13028634  RISE       1
\RS485:BUART:tx_bitclk\/main_1  macrocell43   3168   4043  13035166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_0\/q
Path End       : \RS485:BUART:txn\/main_2
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13035167p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_0\/q  macrocell41    875    875  13028634  RISE       1
\RS485:BUART:txn\/main_2    macrocell39   3168   4043  13035167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_1\/q
Path End       : \RS485:BUART:pollcount_1\/main_3
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 13035184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_1\/q       macrocell51    875    875  13029102  RISE       1
\RS485:BUART:pollcount_1\/main_3  macrocell51   3150   4025  13035184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_1\/q
Path End       : \RS485:BUART:rx_status_3\/main_6
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13035201p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_1\/q       macrocell51    875    875  13029102  RISE       1
\RS485:BUART:rx_status_3\/main_6  macrocell53   3134   4009  13035201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_1\/q
Path End       : \RS485:BUART:rx_state_0\/main_9
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035204p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4006
-------------------------------------   ---- 
End-of-path arrival time (ps)           4006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_1\/q      macrocell51    875    875  13029102  RISE       1
\RS485:BUART:rx_state_0\/main_9  macrocell45   3131   4006  13035204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:pollcount_0\/q
Path End       : \RS485:BUART:rx_state_0\/main_10
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035211p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:pollcount_0\/q       macrocell52    875    875  13029221  RISE       1
\RS485:BUART:rx_state_0\/main_10  macrocell45   3124   3999  13035211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_6
Path End       : \Wemos:BUART:rx_state_0\/main_8
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13035231p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3979
-------------------------------------   ---- 
End-of-path arrival time (ps)           3979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13035231  RISE       1
\Wemos:BUART:rx_state_0\/main_8         macrocell29   2619   3979  13035231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_6
Path End       : \Wemos:BUART:rx_load_fifo\/main_5
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13035231p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3979
-------------------------------------   ---- 
End-of-path arrival time (ps)           3979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13035231  RISE       1
\Wemos:BUART:rx_load_fifo\/main_5       macrocell30   2619   3979  13035231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_6
Path End       : \Wemos:BUART:rx_state_3\/main_5
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13035231p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3979
-------------------------------------   ---- 
End-of-path arrival time (ps)           3979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13035231  RISE       1
\Wemos:BUART:rx_state_3\/main_5         macrocell31   2619   3979  13035231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sRX:RxBitCounter\/count_6
Path End       : \Wemos:BUART:rx_state_2\/main_7
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13035239p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           3970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:sRX:RxBitCounter\/count_6  count7cell    1360   1360  13035231  RISE       1
\Wemos:BUART:rx_state_2\/main_7         macrocell32   2610   3970  13035239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_2\/main_1
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035328p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell44    875    875  13029568  RISE       1
\RS485:BUART:rx_state_2\/main_1    macrocell48   3006   3881  13035328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13035328p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q        macrocell44    875    875  13029568  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_0  macrocell50   3006   3881  13035328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_status_3\/main_1
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13035328p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell44    875    875  13029568  RISE       1
\RS485:BUART:rx_status_3\/main_1   macrocell53   3006   3881  13035328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_state_2\/main_3
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell49    875    875  13033731  RISE       1
\RS485:BUART:rx_state_2\/main_3   macrocell48   2968   3843  13035367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_status_3\/main_3
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13035367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell49    875    875  13033731  RISE       1
\RS485:BUART:rx_status_3\/main_3  macrocell53   2968   3843  13035367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_state_0\/main_3
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell49    875    875  13033731  RISE       1
\RS485:BUART:rx_state_0\/main_3   macrocell45   2967   3842  13035367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_2
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q   macrocell49    875    875  13033731  RISE       1
\RS485:BUART:rx_load_fifo\/main_2  macrocell46   2967   3842  13035367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_bitclk_enable\/q
Path End       : \RS485:BUART:rx_state_3\/main_2
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13035367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_bitclk_enable\/q  macrocell49    875    875  13033731  RISE       1
\RS485:BUART:rx_state_3\/main_2   macrocell47   2967   3842  13035367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_0\/main_2
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q       macrocell45    875    875  13029469  RISE       1
\RS485:BUART:rx_state_0\/main_2  macrocell45   2965   3840  13035369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_1
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q         macrocell45    875    875  13029469  RISE       1
\RS485:BUART:rx_load_fifo\/main_1  macrocell46   2965   3840  13035369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_3\/main_1
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13035369p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q       macrocell45    875    875  13029469  RISE       1
\RS485:BUART:rx_state_3\/main_1  macrocell47   2965   3840  13035369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13035389p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell35    875    875  13029076  RISE       1
MODIN1_1/main_3  macrocell35   2946   3821  13035389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_state_0\/main_4
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13035426p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q       macrocell42    875    875  13028900  RISE       1
\RS485:BUART:tx_state_0\/main_4  macrocell41   2908   3783  13035426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_bitclk\/main_3
Capture Clock  : \RS485:BUART:tx_bitclk\/clock_0
Path slack     : 13035426p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q      macrocell42    875    875  13028900  RISE       1
\RS485:BUART:tx_bitclk\/main_3  macrocell43   2908   3783  13035426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_state_1\/main_3
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13035432p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q       macrocell42    875    875  13028900  RISE       1
\RS485:BUART:tx_state_1\/main_3  macrocell40   2903   3778  13035432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:tx_state_2\/main_3
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13035432p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q       macrocell42    875    875  13028900  RISE       1
\RS485:BUART:tx_state_2\/main_3  macrocell42   2903   3778  13035432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_state_2\/q
Path End       : \RS485:BUART:txn\/main_4
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13035433p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_state_2\/q  macrocell42    875    875  13028900  RISE       1
\RS485:BUART:txn\/main_4    macrocell39   2902   3777  13035433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:tx_state_1\/main_5
Capture Clock  : \RS485:BUART:tx_state_1\/clock_0
Path slack     : 13035446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_bitclk\/q        macrocell43    875    875  13035446  RISE       1
\RS485:BUART:tx_state_1\/main_5  macrocell40   2889   3764  13035446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_1\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:tx_state_2\/main_5
Capture Clock  : \RS485:BUART:tx_state_2\/clock_0
Path slack     : 13035446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_bitclk\/q        macrocell43    875    875  13035446  RISE       1
\RS485:BUART:tx_state_2\/main_5  macrocell42   2889   3764  13035446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_2\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:txn\/main_6
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13035448p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_bitclk\/q  macrocell43    875    875  13035446  RISE       1
\RS485:BUART:txn\/main_6   macrocell39   2887   3762  13035448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_bitclk\/q
Path End       : \RS485:BUART:tx_state_0\/main_5
Capture Clock  : \RS485:BUART:tx_state_0\/clock_0
Path slack     : 13035450p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_bitclk\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_bitclk\/q        macrocell43    875    875  13035446  RISE       1
\RS485:BUART:tx_state_0\/main_5  macrocell41   2884   3759  13035450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_state_0\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_0\/main_1
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell44    875    875  13029568  RISE       1
\RS485:BUART:rx_state_0\/main_1    macrocell45   2867   3742  13035468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_0
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell44    875    875  13029568  RISE       1
\RS485:BUART:rx_load_fifo\/main_0  macrocell46   2867   3742  13035468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:tx_ctrl_mark_last\/q
Path End       : \RS485:BUART:rx_state_3\/main_0
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13035468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:tx_ctrl_mark_last\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:tx_ctrl_mark_last\/q  macrocell44    875    875  13029568  RISE       1
\RS485:BUART:rx_state_3\/main_0    macrocell47   2867   3742  13035468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_last\/q
Path End       : \RS485:BUART:rx_state_2\/main_9
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035470p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           3740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_last\/clock_0                              macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_last\/q          macrocell54    875    875  13035470  RISE       1
\RS485:BUART:rx_state_2\/main_9  macrocell48   2865   3740  13035470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_2\/main_2
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035471p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3739
-------------------------------------   ---- 
End-of-path arrival time (ps)           3739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q       macrocell45    875    875  13029469  RISE       1
\RS485:BUART:rx_state_2\/main_2  macrocell48   2864   3739  13035471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13035471p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3739
-------------------------------------   ---- 
End-of-path arrival time (ps)           3739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q               macrocell45    875    875  13029469  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_1  macrocell50   2864   3739  13035471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_0\/q
Path End       : \RS485:BUART:rx_status_3\/main_2
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13035471p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3739
-------------------------------------   ---- 
End-of-path arrival time (ps)           3739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_0\/q        macrocell45    875    875  13029469  RISE       1
\RS485:BUART:rx_status_3\/main_2  macrocell53   2864   3739  13035471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:txn\/main_4
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13035524p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q  macrocell26    875    875  13028440  RISE       1
\Wemos:BUART:txn\/main_4    macrocell23   2811   3686  13035524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:tx_bitclk\/main_3
Capture Clock  : \Wemos:BUART:tx_bitclk\/clock_0
Path slack     : 13035524p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3686
-------------------------------------   ---- 
End-of-path arrival time (ps)           3686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q      macrocell26    875    875  13028440  RISE       1
\Wemos:BUART:tx_bitclk\/main_3  macrocell27   2811   3686  13035524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_state_0\/main_2
Capture Clock  : \Wemos:BUART:rx_state_0\/clock_0
Path slack     : 13035544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q       macrocell29    875    875  13029583  RISE       1
\Wemos:BUART:rx_state_0\/main_2  macrocell29   2791   3666  13035544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_load_fifo\/main_1
Capture Clock  : \Wemos:BUART:rx_load_fifo\/clock_0
Path slack     : 13035544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q         macrocell29    875    875  13029583  RISE       1
\Wemos:BUART:rx_load_fifo\/main_1  macrocell30   2791   3666  13035544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_load_fifo\/clock_0                         macrocell30         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_state_3\/main_1
Capture Clock  : \Wemos:BUART:rx_state_3\/clock_0
Path slack     : 13035544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q       macrocell29    875    875  13029583  RISE       1
\Wemos:BUART:rx_state_3\/main_1  macrocell31   2791   3666  13035544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_3\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_state_2\/main_2
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13035544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q       macrocell29    875    875  13029583  RISE       1
\Wemos:BUART:rx_state_2\/main_2  macrocell32   2790   3665  13035544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Wemos:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13035544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q               macrocell29    875    875  13029583  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/main_1  macrocell34   2790   3665  13035544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_stop1_reg\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_state_0\/q
Path End       : \Wemos:BUART:rx_status_3\/main_2
Capture Clock  : \Wemos:BUART:rx_status_3\/clock_0
Path slack     : 13035544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_0\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_state_0\/q        macrocell29    875    875  13029583  RISE       1
\Wemos:BUART:rx_status_3\/main_2  macrocell37   2790   3665  13035544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:tx_state_1\/main_3
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13035544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q       macrocell26    875    875  13028440  RISE       1
\Wemos:BUART:tx_state_1\/main_3  macrocell24   2790   3665  13035544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_2\/q
Path End       : \Wemos:BUART:tx_state_2\/main_3
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13035544p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_2\/q       macrocell26    875    875  13028440  RISE       1
\Wemos:BUART:tx_state_2\/main_3  macrocell26   2790   3665  13035544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:txn\/q
Path End       : \RS485:BUART:txn\/main_0
Capture Clock  : \RS485:BUART:txn\/clock_0
Path slack     : 13035546p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell39         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:txn\/q       macrocell39    875    875  13035546  RISE       1
\RS485:BUART:txn\/main_0  macrocell39   2789   3664  13035546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:txn\/clock_0                                  macrocell39         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS485:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13035584p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3626
-------------------------------------   ---- 
End-of-path arrival time (ps)           3626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13035584  RISE       1
\RS485:BUART:rx_bitclk_enable\/main_0   macrocell49   2266   3626  13035584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS485:BUART:pollcount_1\/main_1
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 13035584p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3626
-------------------------------------   ---- 
End-of-path arrival time (ps)           3626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13035584  RISE       1
\RS485:BUART:pollcount_1\/main_1        macrocell51   2266   3626  13035584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS485:BUART:pollcount_0\/main_1
Capture Clock  : \RS485:BUART:pollcount_0\/clock_0
Path slack     : 13035584p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3626
-------------------------------------   ---- 
End-of-path arrival time (ps)           3626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1360   1360  13035584  RISE       1
\RS485:BUART:pollcount_0\/main_1        macrocell52   2266   3626  13035584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_0
Path End       : \RS485:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13035591p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3619
-------------------------------------   ---- 
End-of-path arrival time (ps)           3619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_0  count7cell    1360   1360  13035591  RISE       1
\RS485:BUART:rx_bitclk_enable\/main_2   macrocell49   2259   3619  13035591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS485:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13035591p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3618
-------------------------------------   ---- 
End-of-path arrival time (ps)           3618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13035591  RISE       1
\RS485:BUART:rx_bitclk_enable\/main_1   macrocell49   2258   3618  13035591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_bitclk_enable\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS485:BUART:pollcount_1\/main_2
Capture Clock  : \RS485:BUART:pollcount_1\/clock_0
Path slack     : 13035591p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3618
-------------------------------------   ---- 
End-of-path arrival time (ps)           3618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13035591  RISE       1
\RS485:BUART:pollcount_1\/main_2        macrocell51   2258   3618  13035591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_1\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS485:BUART:pollcount_0\/main_2
Capture Clock  : \RS485:BUART:pollcount_0\/clock_0
Path slack     : 13035591p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3618
-------------------------------------   ---- 
End-of-path arrival time (ps)           3618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1360   1360  13035591  RISE       1
\RS485:BUART:pollcount_0\/main_2        macrocell52   2258   3618  13035591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:pollcount_0\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_2\/main_5
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035642p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q       macrocell48    875    875  13029752  RISE       1
\RS485:BUART:rx_state_2\/main_5  macrocell48   2693   3568  13035642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13035642p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q               macrocell48    875    875  13029752  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_3  macrocell50   2693   3568  13035642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_status_3\/main_5
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13035642p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q        macrocell48    875    875  13029752  RISE       1
\RS485:BUART:rx_status_3\/main_5  macrocell53   2693   3568  13035642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_2\/main_4
Capture Clock  : \RS485:BUART:rx_state_2\/clock_0
Path slack     : 13035650p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q       macrocell47    875    875  13029759  RISE       1
\RS485:BUART:rx_state_2\/main_4  macrocell48   2685   3560  13035650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13035650p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q               macrocell47    875    875  13029759  RISE       1
\RS485:BUART:rx_state_stop1_reg\/main_2  macrocell50   2685   3560  13035650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_stop1_reg\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_status_3\/main_4
Capture Clock  : \RS485:BUART:rx_status_3\/clock_0
Path slack     : 13035650p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q        macrocell47    875    875  13029759  RISE       1
\RS485:BUART:rx_status_3\/main_4  macrocell53   2685   3560  13035650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_status_3\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_0\/main_5
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035652p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q       macrocell48    875    875  13029752  RISE       1
\RS485:BUART:rx_state_0\/main_5  macrocell45   2683   3558  13035652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_4
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035652p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q         macrocell48    875    875  13029752  RISE       1
\RS485:BUART:rx_load_fifo\/main_4  macrocell46   2683   3558  13035652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_2\/q
Path End       : \RS485:BUART:rx_state_3\/main_4
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13035652p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_2\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_2\/q       macrocell48    875    875  13029752  RISE       1
\RS485:BUART:rx_state_3\/main_4  macrocell47   2683   3558  13035652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_0\/main_4
Capture Clock  : \RS485:BUART:rx_state_0\/clock_0
Path slack     : 13035659p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q       macrocell47    875    875  13029759  RISE       1
\RS485:BUART:rx_state_0\/main_4  macrocell45   2675   3550  13035659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_load_fifo\/main_3
Capture Clock  : \RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 13035659p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q         macrocell47    875    875  13029759  RISE       1
\RS485:BUART:rx_load_fifo\/main_3  macrocell46   2675   3550  13035659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell46         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_state_3\/q
Path End       : \RS485:BUART:rx_state_3\/main_3
Capture Clock  : \RS485:BUART:rx_state_3\/clock_0
Path slack     : 13035659p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RS485:BUART:rx_state_3\/q       macrocell47    875    875  13029759  RISE       1
\RS485:BUART:rx_state_3\/main_3  macrocell47   2675   3550  13035659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_state_3\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_state_0\/q
Path End       : \Wemos:BUART:tx_state_0\/main_1
Capture Clock  : \Wemos:BUART:tx_state_0\/clock_0
Path slack     : 13035709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_state_0\/q       macrocell25    875    875  13026627  RISE       1
\Wemos:BUART:tx_state_0\/main_1  macrocell25   2626   3501  13035709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13035709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell36    875    875  13028720  RISE       1
MODIN1_1/main_4  macrocell35   2626   3501  13035709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13035709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell36         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell36    875    875  13028720  RISE       1
MODIN1_0/main_3  macrocell36   2626   3501  13035709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_bitclk\/q
Path End       : \Wemos:BUART:txn\/main_6
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13035718p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_bitclk\/q  macrocell27    875    875  13034809  RISE       1
\Wemos:BUART:txn\/main_6   macrocell23   2617   3492  13035718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_bitclk\/q
Path End       : \Wemos:BUART:tx_state_1\/main_5
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13035722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_bitclk\/q        macrocell27    875    875  13034809  RISE       1
\Wemos:BUART:tx_state_1\/main_5  macrocell24   2613   3488  13035722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:tx_bitclk\/q
Path End       : \Wemos:BUART:tx_state_2\/main_5
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13035722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:tx_bitclk\/q        macrocell27    875    875  13034809  RISE       1
\Wemos:BUART:tx_state_2\/main_5  macrocell26   2613   3488  13035722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:tx_state_1\/main_2
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13035789p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3421
-------------------------------------   ---- 
End-of-path arrival time (ps)           3421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13028707  RISE       1
\Wemos:BUART:tx_state_1\/main_2               macrocell24     3291   3421  13035789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:tx_state_2\/main_2
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13035789p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3421
-------------------------------------   ---- 
End-of-path arrival time (ps)           3421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13028707  RISE       1
\Wemos:BUART:tx_state_2\/main_2               macrocell26     3291   3421  13035789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Wemos:BUART:tx_bitclk\/main_2
Capture Clock  : \Wemos:BUART:tx_bitclk\/clock_0
Path slack     : 13035811p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3399
-------------------------------------   ---- 
End-of-path arrival time (ps)           3399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    130    130  13028707  RISE       1
\Wemos:BUART:tx_bitclk\/main_2                macrocell27     3269   3399  13035811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_bitclk\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_last\/q
Path End       : \Wemos:BUART:rx_state_2\/main_6
Capture Clock  : \Wemos:BUART:rx_state_2\/clock_0
Path slack     : 13036024p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3186
-------------------------------------   ---- 
End-of-path arrival time (ps)           3186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_last\/clock_0                              macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_last\/q          macrocell38    875    875  13036024  RISE       1
\Wemos:BUART:rx_state_2\/main_6  macrocell32   2311   3186  13036024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_state_2\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:txn\/q
Path End       : \Wemos:BUART:txn\/main_0
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13036032p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell23         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\Wemos:BUART:txn\/q       macrocell23    875    875  13036032  RISE       1
\Wemos:BUART:txn\/main_0  macrocell23   2303   3178  13036032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS485:BUART:rx_load_fifo\/q
Path End       : \RS485:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13036053p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (RS485_IntClock:R#1 vs. RS485_IntClock:R#2)   13041667
- Setup time                                                    -2190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3424
-------------------------------------   ---- 
End-of-path arrival time (ps)           3424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:rx_load_fifo\/clock_0                         macrocell46         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\RS485:BUART:rx_load_fifo\/q            macrocell46      875    875  13031561  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2549   3424  13036053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RS485:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Wemos:BUART:tx_state_1\/main_4
Capture Clock  : \Wemos:BUART:tx_state_1\/clock_0
Path slack     : 13036468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2742
-------------------------------------   ---- 
End-of-path arrival time (ps)           2742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  13036468  RISE       1
\Wemos:BUART:tx_state_1\/main_4               macrocell24     2612   2742  13036468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Wemos:BUART:tx_state_2\/main_4
Capture Clock  : \Wemos:BUART:tx_state_2\/clock_0
Path slack     : 13036468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2742
-------------------------------------   ---- 
End-of-path arrival time (ps)           2742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  13036468  RISE       1
\Wemos:BUART:tx_state_2\/main_4               macrocell26     2612   2742  13036468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:tx_state_2\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Wemos:BUART:txn\/main_5
Capture Clock  : \Wemos:BUART:txn\/clock_0
Path slack     : 13036479p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                    -2457
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13039210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2731
-------------------------------------   ---- 
End-of-path arrival time (ps)           2731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    130    130  13036468  RISE       1
\Wemos:BUART:txn\/main_5                      macrocell23     2601   2731  13036479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:txn\/clock_0                                  macrocell23         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Wemos:BUART:rx_status_3\/q
Path End       : \Wemos:BUART:sRX:RxSts\/status_3
Capture Clock  : \Wemos:BUART:sRX:RxSts\/clock
Path slack     : 13037511p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Wemos_IntClock:R#1 vs. Wemos_IntClock:R#2)   13041667
- Setup time                                                     -350
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:rx_status_3\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\Wemos:BUART:rx_status_3\/q       macrocell37     875    875  13037511  RISE       1
\Wemos:BUART:sRX:RxSts\/status_3  statusicell2   2930   3805  13037511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Wemos:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

