<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<!-- saved from url=(0050)http://www.eecs.umich.edu/~jhayes/iscas/c6288.html -->
<HTML><HEAD><TITLE>c6288</TITLE>
<META http-equiv=Content-Type content="text/html; charset=windows-1252">
<META content="MSHTML 6.00.2600.0" name=GENERATOR>
<META content="C:\PROGRAM FILES\MICROSOFT OFFICE\OFFICE\html.dot" 
name=Template></HEAD>
<BODY vLink=#800080 link=#0000ff><B><FONT size=5>
<P align=center>ISCAS-85 C6288 16x16 Multiplier</P></B></FONT>
<P align=center><IMG height=415 src="c6288_soubory/c6288.gif" width=756></P><B>
<P>Statistics: </B>32 inputs; 32 outputs; 2406 gates; <A 
href="http://www.eecs.umich.edu/~jhayes/iscas/c6288bus.html">bus 
translations</A></P><B>
<P>Function: </B>The c6288 benchmark, whose multiplication function was 
previously known, represents a much larger gate-level circuit that also has a 
concise functional description. The figure above shows how the 2406 gates form 
240 full and half adder cells arranged in a 15x16 matrix. An alternate 
representation is shown <A 
href="http://www.eecs.umich.edu/~jhayes/iscas/c6288alt.html">here</A>, and the 
adder cells are detailed <A 
href="http://www.eecs.umich.edu/~jhayes/iscas/c6288fa.html">here</A>. </P><B>
<P>Models:</P>
<UL></B>
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/c6288.isc">c6288 ISCAS-85 
  netlist</A><B> </B>
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/c6288.v">c6288 Verilog 
  hierarchical structural model</A><B> </B>
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/c6288b.v">c6288 Verilog 
  hierarchical behavioral model</A> 
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/c6288.tests">c6288 
  complete gate-level tests</A></LI></UL></BODY></HTML>
