<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/dynslice.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dynslice.v</a>
defines: 
time_elapsed: 0.712s
ram usage: 35136 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpuwr53mrk/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/dynslice.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dynslice.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/dynslice.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dynslice.v:1</a>: No timescale set for &#34;dynslice&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/dynslice.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dynslice.v:1</a>: Compile module &#34;work@dynslice&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/dynslice.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/dynslice.v:1</a>: Top level module &#34;work@dynslice&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpuwr53mrk/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_dynslice
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpuwr53mrk/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpuwr53mrk/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@dynslice)
 |vpiName:work@dynslice
 |uhdmallPackages:
 \_package: builtin, parent:work@dynslice
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@dynslice, file:<a href="../../../../third_party/tools/yosys/tests/simple/dynslice.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dynslice.v</a>, line:1, parent:work@dynslice
   |vpiDefName:work@dynslice
   |vpiFullName:work@dynslice
   |vpiProcess:
   \_always: , line:8
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:8
       |vpiCondition:
       \_operation: , line:8
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:8
           |vpiName:clk
           |vpiFullName:work@dynslice.clk
       |vpiStmt:
       \_begin: , line:9
         |vpiFullName:work@dynslice
         |vpiStmt:
         \_assignment: , line:10
           |vpiLhs:
           \_indexed_part_select: , line:10, parent:dout
             |vpiConstantSelect:1
             |vpiIndexedPartSelectType:1
             |vpiBaseExpr:
             \_operation: , line:10
               |vpiOpType:25
               |vpiOperand:
               \_ref_obj: (ctrl), line:10
                 |vpiName:ctrl
               |vpiOperand:
               \_ref_obj: (sel), line:10
                 |vpiName:sel
             |vpiWidthExpr:
             \_constant: , line:10
               |vpiConstType:7
               |vpiDecompile:16
               |vpiSize:32
               |INT:16
           |vpiRhs:
           \_ref_obj: (din), line:10
             |vpiName:din
             |vpiFullName:work@dynslice.din
   |vpiPort:
   \_port: (clk), line:2
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:2
         |vpiName:clk
         |vpiFullName:work@dynslice.clk
   |vpiPort:
   \_port: (ctrl), line:3
     |vpiName:ctrl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctrl), line:3
         |vpiName:ctrl
         |vpiFullName:work@dynslice.ctrl
   |vpiPort:
   \_port: (din), line:4
     |vpiName:din
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din), line:4
         |vpiName:din
         |vpiFullName:work@dynslice.din
   |vpiPort:
   \_port: (sel), line:5
     |vpiName:sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sel), line:5
         |vpiName:sel
         |vpiFullName:work@dynslice.sel
   |vpiPort:
   \_port: (dout), line:6
     |vpiName:dout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dout), line:6
         |vpiName:dout
         |vpiFullName:work@dynslice.dout
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:2
   |vpiNet:
   \_logic_net: (ctrl), line:3
   |vpiNet:
   \_logic_net: (din), line:4
   |vpiNet:
   \_logic_net: (sel), line:5
   |vpiNet:
   \_logic_net: (dout), line:6
 |uhdmtopModules:
 \_module: work@dynslice (work@dynslice), file:<a href="../../../../third_party/tools/yosys/tests/simple/dynslice.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dynslice.v</a>, line:1
   |vpiDefName:work@dynslice
   |vpiName:work@dynslice
   |vpiPort:
   \_port: (clk), line:2, parent:work@dynslice
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:2, parent:work@dynslice
         |vpiName:clk
         |vpiFullName:work@dynslice.clk
   |vpiPort:
   \_port: (ctrl), line:3, parent:work@dynslice
     |vpiName:ctrl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctrl), line:3, parent:work@dynslice
         |vpiName:ctrl
         |vpiFullName:work@dynslice.ctrl
   |vpiPort:
   \_port: (din), line:4, parent:work@dynslice
     |vpiName:din
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din), line:4, parent:work@dynslice
         |vpiName:din
         |vpiFullName:work@dynslice.din
   |vpiPort:
   \_port: (sel), line:5, parent:work@dynslice
     |vpiName:sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sel), line:5, parent:work@dynslice
         |vpiName:sel
         |vpiFullName:work@dynslice.sel
   |vpiPort:
   \_port: (dout), line:6, parent:work@dynslice
     |vpiName:dout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dout), line:6, parent:work@dynslice
         |vpiName:dout
         |vpiFullName:work@dynslice.dout
         |vpiNetType:48
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:127
             |vpiSize:32
             |INT:127
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (clk), line:2, parent:work@dynslice
   |vpiNet:
   \_logic_net: (ctrl), line:3, parent:work@dynslice
   |vpiNet:
   \_logic_net: (din), line:4, parent:work@dynslice
   |vpiNet:
   \_logic_net: (sel), line:5, parent:work@dynslice
   |vpiNet:
   \_logic_net: (dout), line:6, parent:work@dynslice
Object: \work_dynslice of type 3000
Object: \work_dynslice of type 32
Object: \clk of type 44
Object: \ctrl of type 44
Object: \din of type 44
Object: \sel of type 44
Object: \dout of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \ctrl of type 36
Object: \din of type 36
Object: \sel of type 36
Object: \dout of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_dynslice of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 4
Object:  of type 3
Object:  of type 130
ERROR: Encountered unhandled object type: 130

</pre>
</body>