

================================================================
== Vitis HLS Report for 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1'
================================================================
* Date:           Thu Oct  2 21:24:56 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.503 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_1  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MatMul.cpp:48]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.39ns)   --->   "%store_ln48 = store i10 0, i10 %i" [kernel_MatMul.cpp:48]   --->   Operation 23 'store' 'store_ln48' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc" [kernel_MatMul.cpp:48]   --->   Operation 24 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_8 = load i10 %i" [kernel_MatMul.cpp:48]   --->   Operation 25 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.71ns)   --->   "%add_ln48 = add i10 %i_8, i10 1" [kernel_MatMul.cpp:48]   --->   Operation 26 'add' 'add_ln48' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.60ns)   --->   "%icmp_ln48 = icmp_eq  i10 %i_8, i10 768" [kernel_MatMul.cpp:48]   --->   Operation 27 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc.split, void %VITIS_LOOP_65_5.preheader.exitStub" [kernel_MatMul.cpp:48]   --->   Operation 28 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i10 %i_8" [kernel_MatMul.cpp:48]   --->   Operation 29 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i_8, i32 4, i32 9" [kernel_MatMul.cpp:48]   --->   Operation 30 'partselect' 'lshr_ln' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.43ns)   --->   "%switch_ln50 = switch i4 %trunc_ln48, void %arrayidx.case.15, i4 0, void %arrayidx.case.0, i4 1, void %arrayidx.case.1, i4 2, void %arrayidx.case.2, i4 3, void %arrayidx.case.3, i4 4, void %arrayidx.case.4, i4 5, void %arrayidx.case.5, i4 6, void %arrayidx.case.6, i4 7, void %arrayidx.case.7, i4 8, void %arrayidx.case.8, i4 9, void %arrayidx.case.9, i4 10, void %arrayidx.case.10, i4 11, void %arrayidx.case.11, i4 12, void %arrayidx.case.12, i4 13, void %arrayidx.case.13, i4 14, void %arrayidx.case.14" [kernel_MatMul.cpp:50]   --->   Operation 31 'switch' 'switch_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.43>
ST_1 : Operation 32 [1/1] (0.39ns)   --->   "%store_ln48 = store i10 %add_ln48, i10 %i" [kernel_MatMul.cpp:48]   --->   Operation 32 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.39>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc" [kernel_MatMul.cpp:48]   --->   Operation 33 'br' 'br_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.28>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MatMul.cpp:49]   --->   Operation 34 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MatMul.cpp:48]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [kernel_MatMul.cpp:48]   --->   Operation 36 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %lshr_ln" [kernel_MatMul.cpp:48]   --->   Operation 37 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_vec_stream_read = muxlogic"   --->   Operation 38 'muxlogic' 'muxLogicFIFOCE_to_vec_stream_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] ( I:0.98ns O:0.09ns )   --->   "%vec_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %vec_stream" [kernel_MatMul.cpp:50]   --->   Operation 39 'read' 'vec_stream_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i32 %vec_stream_read" [kernel_MatMul.cpp:50]   --->   Operation 40 'bitcast' 'bitcast_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%vec_local_addr = getelementptr i32 %vec_local, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 41 'getelementptr' 'vec_local_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%vec_local_1_addr = getelementptr i32 %vec_local_1, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 42 'getelementptr' 'vec_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%vec_local_2_addr = getelementptr i32 %vec_local_2, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 43 'getelementptr' 'vec_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%vec_local_3_addr = getelementptr i32 %vec_local_3, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 44 'getelementptr' 'vec_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%vec_local_4_addr = getelementptr i32 %vec_local_4, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 45 'getelementptr' 'vec_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%vec_local_5_addr = getelementptr i32 %vec_local_5, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 46 'getelementptr' 'vec_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%vec_local_6_addr = getelementptr i32 %vec_local_6, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 47 'getelementptr' 'vec_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%vec_local_7_addr = getelementptr i32 %vec_local_7, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 48 'getelementptr' 'vec_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%vec_local_8_addr = getelementptr i32 %vec_local_8, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 49 'getelementptr' 'vec_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%vec_local_9_addr = getelementptr i32 %vec_local_9, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 50 'getelementptr' 'vec_local_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%vec_local_10_addr = getelementptr i32 %vec_local_10, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 51 'getelementptr' 'vec_local_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%vec_local_11_addr = getelementptr i32 %vec_local_11, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 52 'getelementptr' 'vec_local_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%vec_local_12_addr = getelementptr i32 %vec_local_12, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 53 'getelementptr' 'vec_local_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%vec_local_13_addr = getelementptr i32 %vec_local_13, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 54 'getelementptr' 'vec_local_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%vec_local_14_addr = getelementptr i32 %vec_local_14, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 55 'getelementptr' 'vec_local_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%vec_local_15_addr = getelementptr i32 %vec_local_15, i64 0, i64 %zext_ln48" [kernel_MatMul.cpp:50]   --->   Operation 56 'getelementptr' 'vec_local_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 57 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 14)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_14_addr"   --->   Operation 58 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 14)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_14_addr" [kernel_MatMul.cpp:50]   --->   Operation 59 'store' 'store_ln50' <Predicate = (trunc_ln48 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 60 'br' 'br_ln50' <Predicate = (trunc_ln48 == 14)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 61 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 13)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_13_addr"   --->   Operation 62 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 13)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_13_addr" [kernel_MatMul.cpp:50]   --->   Operation 63 'store' 'store_ln50' <Predicate = (trunc_ln48 == 13)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 64 'br' 'br_ln50' <Predicate = (trunc_ln48 == 13)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 65 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 12)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_12_addr"   --->   Operation 66 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 12)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_12_addr" [kernel_MatMul.cpp:50]   --->   Operation 67 'store' 'store_ln50' <Predicate = (trunc_ln48 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 68 'br' 'br_ln50' <Predicate = (trunc_ln48 == 12)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 69 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 11)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_11_addr"   --->   Operation 70 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 11)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_11_addr" [kernel_MatMul.cpp:50]   --->   Operation 71 'store' 'store_ln50' <Predicate = (trunc_ln48 == 11)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 72 'br' 'br_ln50' <Predicate = (trunc_ln48 == 11)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 73 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 10)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_10_addr"   --->   Operation 74 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 10)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_10_addr" [kernel_MatMul.cpp:50]   --->   Operation 75 'store' 'store_ln50' <Predicate = (trunc_ln48 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 76 'br' 'br_ln50' <Predicate = (trunc_ln48 == 10)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 77 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 9)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_9_addr"   --->   Operation 78 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 9)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_9_addr" [kernel_MatMul.cpp:50]   --->   Operation 79 'store' 'store_ln50' <Predicate = (trunc_ln48 == 9)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 80 'br' 'br_ln50' <Predicate = (trunc_ln48 == 9)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 81 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 8)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_8_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 8)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_8_addr" [kernel_MatMul.cpp:50]   --->   Operation 83 'store' 'store_ln50' <Predicate = (trunc_ln48 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 84 'br' 'br_ln50' <Predicate = (trunc_ln48 == 8)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 85 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 7)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_7_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 7)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_7_addr" [kernel_MatMul.cpp:50]   --->   Operation 87 'store' 'store_ln50' <Predicate = (trunc_ln48 == 7)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 88 'br' 'br_ln50' <Predicate = (trunc_ln48 == 7)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 89 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 6)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_6_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 6)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_6_addr" [kernel_MatMul.cpp:50]   --->   Operation 91 'store' 'store_ln50' <Predicate = (trunc_ln48 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 92 'br' 'br_ln50' <Predicate = (trunc_ln48 == 6)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 93 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 5)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_5_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 5)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_5_addr" [kernel_MatMul.cpp:50]   --->   Operation 95 'store' 'store_ln50' <Predicate = (trunc_ln48 == 5)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 96 'br' 'br_ln50' <Predicate = (trunc_ln48 == 5)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 97 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_4_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 4)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_4_addr" [kernel_MatMul.cpp:50]   --->   Operation 99 'store' 'store_ln50' <Predicate = (trunc_ln48 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 100 'br' 'br_ln50' <Predicate = (trunc_ln48 == 4)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 101 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 3)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_3_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 3)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_3_addr" [kernel_MatMul.cpp:50]   --->   Operation 103 'store' 'store_ln50' <Predicate = (trunc_ln48 == 3)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 104 'br' 'br_ln50' <Predicate = (trunc_ln48 == 3)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 105 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 2)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_2_addr"   --->   Operation 106 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 2)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_2_addr" [kernel_MatMul.cpp:50]   --->   Operation 107 'store' 'store_ln50' <Predicate = (trunc_ln48 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 108 'br' 'br_ln50' <Predicate = (trunc_ln48 == 2)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 109 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 1)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_1_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 1)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_1_addr" [kernel_MatMul.cpp:50]   --->   Operation 111 'store' 'store_ln50' <Predicate = (trunc_ln48 == 1)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 112 'br' 'br_ln50' <Predicate = (trunc_ln48 == 1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 113 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 0)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_addr"   --->   Operation 114 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 0)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_addr" [kernel_MatMul.cpp:50]   --->   Operation 115 'store' 'store_ln50' <Predicate = (trunc_ln48 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 116 'br' 'br_ln50' <Predicate = (trunc_ln48 == 0)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln50 = muxlogic i32 %bitcast_ln50"   --->   Operation 117 'muxlogic' 'muxLogicRAMData_to_store_ln50' <Predicate = (trunc_ln48 == 15)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln50 = muxlogic i8 %vec_local_15_addr"   --->   Operation 118 'muxlogic' 'muxLogicRAMAddr_to_store_ln50' <Predicate = (trunc_ln48 == 15)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 2)   --->   "%store_ln50 = store i32 %bitcast_ln50, i8 %vec_local_15_addr" [kernel_MatMul.cpp:50]   --->   Operation 119 'store' 'store_ln50' <Predicate = (trunc_ln48 == 15)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx.exit" [kernel_MatMul.cpp:50]   --->   Operation 120 'br' 'br_ln50' <Predicate = (trunc_ln48 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.503ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln48', kernel_MatMul.cpp:48) of constant 0 on local variable 'i', kernel_MatMul.cpp:48 [36]  (0.393 ns)
	'load' operation 10 bit ('i', kernel_MatMul.cpp:48) on local variable 'i', kernel_MatMul.cpp:48 [39]  (0.000 ns)
	'add' operation 10 bit ('add_ln48', kernel_MatMul.cpp:48) [40]  (0.717 ns)
	'store' operation 0 bit ('store_ln48', kernel_MatMul.cpp:48) of variable 'add_ln48', kernel_MatMul.cpp:48 on local variable 'i', kernel_MatMul.cpp:48 [151]  (0.393 ns)

 <State 2>: 0.988ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicFIFOCE_to_vec_stream_read') [50]  (0.000 ns)
	fifo read operation ('vec_stream_read', kernel_MatMul.cpp:50) on port 'vec_stream' (kernel_MatMul.cpp:50) [51]  (0.988 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
