ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"timer_clock.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.timer_clock_Start,"ax",%progbits
  19              		.align	1
  20              		.global	timer_clock_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	timer_clock_Start, %function
  24              	timer_clock_Start:
  25              	.LFB0:
  26              		.file 1 "Generated_Source\\PSoC5\\timer_clock.c"
   1:Generated_Source\PSoC5/timer_clock.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/timer_clock.c **** * File Name: timer_clock.c
   3:Generated_Source\PSoC5/timer_clock.c **** * Version 2.20
   4:Generated_Source\PSoC5/timer_clock.c **** *
   5:Generated_Source\PSoC5/timer_clock.c **** *  Description:
   6:Generated_Source\PSoC5/timer_clock.c **** *   This file provides the source code to the API for the clock component.
   7:Generated_Source\PSoC5/timer_clock.c **** *
   8:Generated_Source\PSoC5/timer_clock.c **** *  Note:
   9:Generated_Source\PSoC5/timer_clock.c **** *
  10:Generated_Source\PSoC5/timer_clock.c **** ********************************************************************************
  11:Generated_Source\PSoC5/timer_clock.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/timer_clock.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:Generated_Source\PSoC5/timer_clock.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:Generated_Source\PSoC5/timer_clock.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/timer_clock.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/timer_clock.c **** 
  17:Generated_Source\PSoC5/timer_clock.c **** #include <cydevice_trm.h>
  18:Generated_Source\PSoC5/timer_clock.c **** #include "timer_clock.h"
  19:Generated_Source\PSoC5/timer_clock.c **** 
  20:Generated_Source\PSoC5/timer_clock.c **** /* Clock Distribution registers. */
  21:Generated_Source\PSoC5/timer_clock.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:Generated_Source\PSoC5/timer_clock.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:Generated_Source\PSoC5/timer_clock.c **** #define BCFG2_MASK               (0x80u)
  24:Generated_Source\PSoC5/timer_clock.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:Generated_Source\PSoC5/timer_clock.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:Generated_Source\PSoC5/timer_clock.c **** 
  27:Generated_Source\PSoC5/timer_clock.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:Generated_Source\PSoC5/timer_clock.c **** 
  29:Generated_Source\PSoC5/timer_clock.c **** 
  30:Generated_Source\PSoC5/timer_clock.c **** /*******************************************************************************
  31:Generated_Source\PSoC5/timer_clock.c **** * Function Name: timer_clock_Start
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 2


  32:Generated_Source\PSoC5/timer_clock.c **** ********************************************************************************
  33:Generated_Source\PSoC5/timer_clock.c **** *
  34:Generated_Source\PSoC5/timer_clock.c **** * Summary:
  35:Generated_Source\PSoC5/timer_clock.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:Generated_Source\PSoC5/timer_clock.c **** *  "Start on Reset" option is enabled in the DWR.
  37:Generated_Source\PSoC5/timer_clock.c **** *
  38:Generated_Source\PSoC5/timer_clock.c **** * Parameters:
  39:Generated_Source\PSoC5/timer_clock.c **** *  None
  40:Generated_Source\PSoC5/timer_clock.c **** *
  41:Generated_Source\PSoC5/timer_clock.c **** * Returns:
  42:Generated_Source\PSoC5/timer_clock.c **** *  None
  43:Generated_Source\PSoC5/timer_clock.c **** *
  44:Generated_Source\PSoC5/timer_clock.c **** *******************************************************************************/
  45:Generated_Source\PSoC5/timer_clock.c **** void timer_clock_Start(void) 
  46:Generated_Source\PSoC5/timer_clock.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  47:Generated_Source\PSoC5/timer_clock.c ****     /* Set the bit to enable the clock. */
  48:Generated_Source\PSoC5/timer_clock.c ****     timer_clock_CLKEN |= timer_clock_CLKEN_MASK;
  32              		.loc 1 48 0
  33 0000 044A     		ldr	r2, .L2
  34 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  35 0004 43F00203 		orr	r3, r3, #2
  36 0008 1370     		strb	r3, [r2]
  49:Generated_Source\PSoC5/timer_clock.c **** 	timer_clock_CLKSTBY |= timer_clock_CLKSTBY_MASK;
  37              		.loc 1 49 0
  38 000a 137C     		ldrb	r3, [r2, #16]	@ zero_extendqisi2
  39 000c 43F00203 		orr	r3, r3, #2
  40 0010 1374     		strb	r3, [r2, #16]
  41 0012 7047     		bx	lr
  42              	.L3:
  43              		.align	2
  44              	.L2:
  45 0014 A2430040 		.word	1073759138
  46              		.cfi_endproc
  47              	.LFE0:
  48              		.size	timer_clock_Start, .-timer_clock_Start
  49              		.section	.text.timer_clock_Stop,"ax",%progbits
  50              		.align	1
  51              		.global	timer_clock_Stop
  52              		.thumb
  53              		.thumb_func
  54              		.type	timer_clock_Stop, %function
  55              	timer_clock_Stop:
  56              	.LFB1:
  50:Generated_Source\PSoC5/timer_clock.c **** }
  51:Generated_Source\PSoC5/timer_clock.c **** 
  52:Generated_Source\PSoC5/timer_clock.c **** 
  53:Generated_Source\PSoC5/timer_clock.c **** /*******************************************************************************
  54:Generated_Source\PSoC5/timer_clock.c **** * Function Name: timer_clock_Stop
  55:Generated_Source\PSoC5/timer_clock.c **** ********************************************************************************
  56:Generated_Source\PSoC5/timer_clock.c **** *
  57:Generated_Source\PSoC5/timer_clock.c **** * Summary:
  58:Generated_Source\PSoC5/timer_clock.c **** *  Stops the clock and returns immediately. This API does not require the
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 3


  59:Generated_Source\PSoC5/timer_clock.c **** *  source clock to be running but may return before the hardware is actually
  60:Generated_Source\PSoC5/timer_clock.c **** *  disabled. If the settings of the clock are changed after calling this
  61:Generated_Source\PSoC5/timer_clock.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:Generated_Source\PSoC5/timer_clock.c **** *  glitch, use the StopBlock function.
  63:Generated_Source\PSoC5/timer_clock.c **** *
  64:Generated_Source\PSoC5/timer_clock.c **** * Parameters:
  65:Generated_Source\PSoC5/timer_clock.c **** *  None
  66:Generated_Source\PSoC5/timer_clock.c **** *
  67:Generated_Source\PSoC5/timer_clock.c **** * Returns:
  68:Generated_Source\PSoC5/timer_clock.c **** *  None
  69:Generated_Source\PSoC5/timer_clock.c **** *
  70:Generated_Source\PSoC5/timer_clock.c **** *******************************************************************************/
  71:Generated_Source\PSoC5/timer_clock.c **** void timer_clock_Stop(void) 
  72:Generated_Source\PSoC5/timer_clock.c **** {
  57              		.loc 1 72 0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		@ link register save eliminated.
  73:Generated_Source\PSoC5/timer_clock.c ****     /* Clear the bit to disable the clock. */
  74:Generated_Source\PSoC5/timer_clock.c ****     timer_clock_CLKEN &= (uint8)(~timer_clock_CLKEN_MASK);
  62              		.loc 1 74 0
  63 0000 044A     		ldr	r2, .L5
  64 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  65 0004 03F0FD03 		and	r3, r3, #253
  66 0008 1370     		strb	r3, [r2]
  75:Generated_Source\PSoC5/timer_clock.c **** 	timer_clock_CLKSTBY &= (uint8)(~timer_clock_CLKSTBY_MASK);
  67              		.loc 1 75 0
  68 000a 137C     		ldrb	r3, [r2, #16]	@ zero_extendqisi2
  69 000c 03F0FD03 		and	r3, r3, #253
  70 0010 1374     		strb	r3, [r2, #16]
  71 0012 7047     		bx	lr
  72              	.L6:
  73              		.align	2
  74              	.L5:
  75 0014 A2430040 		.word	1073759138
  76              		.cfi_endproc
  77              	.LFE1:
  78              		.size	timer_clock_Stop, .-timer_clock_Stop
  79              		.section	.text.timer_clock_StopBlock,"ax",%progbits
  80              		.align	1
  81              		.global	timer_clock_StopBlock
  82              		.thumb
  83              		.thumb_func
  84              		.type	timer_clock_StopBlock, %function
  85              	timer_clock_StopBlock:
  86              	.LFB2:
  76:Generated_Source\PSoC5/timer_clock.c **** }
  77:Generated_Source\PSoC5/timer_clock.c **** 
  78:Generated_Source\PSoC5/timer_clock.c **** 
  79:Generated_Source\PSoC5/timer_clock.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:Generated_Source\PSoC5/timer_clock.c **** 
  81:Generated_Source\PSoC5/timer_clock.c **** 
  82:Generated_Source\PSoC5/timer_clock.c **** /*******************************************************************************
  83:Generated_Source\PSoC5/timer_clock.c **** * Function Name: timer_clock_StopBlock
  84:Generated_Source\PSoC5/timer_clock.c **** ********************************************************************************
  85:Generated_Source\PSoC5/timer_clock.c **** *
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 4


  86:Generated_Source\PSoC5/timer_clock.c **** * Summary:
  87:Generated_Source\PSoC5/timer_clock.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:Generated_Source\PSoC5/timer_clock.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:Generated_Source\PSoC5/timer_clock.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:Generated_Source\PSoC5/timer_clock.c **** *  Note that the source clock must be running or this API will never return as
  91:Generated_Source\PSoC5/timer_clock.c **** *  a stopped clock cannot be disabled.
  92:Generated_Source\PSoC5/timer_clock.c **** *
  93:Generated_Source\PSoC5/timer_clock.c **** * Parameters:
  94:Generated_Source\PSoC5/timer_clock.c **** *  None
  95:Generated_Source\PSoC5/timer_clock.c **** *
  96:Generated_Source\PSoC5/timer_clock.c **** * Returns:
  97:Generated_Source\PSoC5/timer_clock.c **** *  None
  98:Generated_Source\PSoC5/timer_clock.c **** *
  99:Generated_Source\PSoC5/timer_clock.c **** *******************************************************************************/
 100:Generated_Source\PSoC5/timer_clock.c **** void timer_clock_StopBlock(void) 
 101:Generated_Source\PSoC5/timer_clock.c **** {
  87              		.loc 1 101 0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91 0000 10B5     		push	{r4, lr}
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 4, -8
  94              		.cfi_offset 14, -4
 102:Generated_Source\PSoC5/timer_clock.c ****     if ((timer_clock_CLKEN & timer_clock_CLKEN_MASK) != 0u)
  95              		.loc 1 102 0
  96 0002 154B     		ldr	r3, .L15
  97 0004 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
  98 0006 9207     		lsls	r2, r2, #30
  99 0008 24D5     		bpl	.L7
 100              	.LBB10:
 103:Generated_Source\PSoC5/timer_clock.c ****     {
 104:Generated_Source\PSoC5/timer_clock.c **** #if HAS_CLKDIST_LD_DISABLE
 105:Generated_Source\PSoC5/timer_clock.c ****         uint16 oldDivider;
 106:Generated_Source\PSoC5/timer_clock.c **** 
 107:Generated_Source\PSoC5/timer_clock.c ****         CLK_DIST_LD = 0u;
 108:Generated_Source\PSoC5/timer_clock.c **** 
 109:Generated_Source\PSoC5/timer_clock.c ****         /* Clear all the mask bits except ours. */
 110:Generated_Source\PSoC5/timer_clock.c **** #if defined(timer_clock__CFG3)
 111:Generated_Source\PSoC5/timer_clock.c ****         CLK_DIST_AMASK = timer_clock_CLKEN_MASK;
 112:Generated_Source\PSoC5/timer_clock.c ****         CLK_DIST_DMASK = 0x00u;
 113:Generated_Source\PSoC5/timer_clock.c **** #else
 114:Generated_Source\PSoC5/timer_clock.c ****         CLK_DIST_DMASK = timer_clock_CLKEN_MASK;
 101              		.loc 1 114 0
 102 000a 1448     		ldr	r0, .L15+4
 107:Generated_Source\PSoC5/timer_clock.c **** 
 103              		.loc 1 107 0
 104 000c 144A     		ldr	r2, .L15+8
 105 000e 0021     		movs	r1, #0
 106              		.loc 1 114 0
 107 0010 0224     		movs	r4, #2
 107:Generated_Source\PSoC5/timer_clock.c **** 
 108              		.loc 1 107 0
 109 0012 1170     		strb	r1, [r2]
 110              		.loc 1 114 0
 111 0014 0470     		strb	r4, [r0]
 115:Generated_Source\PSoC5/timer_clock.c ****         CLK_DIST_AMASK = 0x00u;
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 5


 112              		.loc 1 115 0
 113 0016 0171     		strb	r1, [r0, #4]
 116:Generated_Source\PSoC5/timer_clock.c **** #endif /* timer_clock__CFG3 */
 117:Generated_Source\PSoC5/timer_clock.c **** 
 118:Generated_Source\PSoC5/timer_clock.c ****         /* Clear mask of bus clock. */
 119:Generated_Source\PSoC5/timer_clock.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 114              		.loc 1 119 0
 115 0018 10F8081C 		ldrb	r1, [r0, #-8]	@ zero_extendqisi2
 116 001c 01F07F01 		and	r1, r1, #127
 117 0020 00F8081C 		strb	r1, [r0, #-8]
 120:Generated_Source\PSoC5/timer_clock.c **** 
 121:Generated_Source\PSoC5/timer_clock.c ****         oldDivider = CY_GET_REG16(timer_clock_DIV_PTR);
 118              		.loc 1 121 0
 119 0024 0F49     		ldr	r1, .L15+12
 120 0026 0888     		ldrh	r0, [r1]
 121 0028 80B2     		uxth	r0, r0
 122              	.LVL0:
 122:Generated_Source\PSoC5/timer_clock.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 123              		.loc 1 122 0
 124 002a 21F8820C 		strh	r0, [r1, #-130]	@ movhi
 123:Generated_Source\PSoC5/timer_clock.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 125              		.loc 1 123 0
 126 002e 0721     		movs	r1, #7
 127 0030 1170     		strb	r1, [r2]
 128              	.L9:
 124:Generated_Source\PSoC5/timer_clock.c **** 
 125:Generated_Source\PSoC5/timer_clock.c ****         /* Wait for clock to be disabled */
 126:Generated_Source\PSoC5/timer_clock.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 129              		.loc 1 126 0 discriminator 1
 130 0032 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 131 0034 11F00101 		ands	r1, r1, #1
 132 0038 FBD1     		bne	.L9
 127:Generated_Source\PSoC5/timer_clock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:Generated_Source\PSoC5/timer_clock.c **** 
 129:Generated_Source\PSoC5/timer_clock.c ****         /* Clear the bit to disable the clock. */
 130:Generated_Source\PSoC5/timer_clock.c ****         timer_clock_CLKEN &= (uint8)(~timer_clock_CLKEN_MASK);
 133              		.loc 1 130 0
 134 003a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 135 003c 02F0FD02 		and	r2, r2, #253
 136 0040 1A70     		strb	r2, [r3]
 131:Generated_Source\PSoC5/timer_clock.c ****         timer_clock_CLKSTBY &= (uint8)(~timer_clock_CLKSTBY_MASK);
 137              		.loc 1 131 0
 138 0042 094A     		ldr	r2, .L15+16
 139 0044 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 140 0046 03F0FD03 		and	r3, r3, #253
 141 004a 1370     		strb	r3, [r2]
 132:Generated_Source\PSoC5/timer_clock.c **** 
 133:Generated_Source\PSoC5/timer_clock.c **** #if HAS_CLKDIST_LD_DISABLE
 134:Generated_Source\PSoC5/timer_clock.c ****         /* Clear the disable bit */
 135:Generated_Source\PSoC5/timer_clock.c ****         CLK_DIST_LD = 0x00u;
 142              		.loc 1 135 0
 143 004c 044B     		ldr	r3, .L15+8
 144 004e 1970     		strb	r1, [r3]
 136:Generated_Source\PSoC5/timer_clock.c ****         CY_SET_REG16(timer_clock_DIV_PTR, oldDivider);
 145              		.loc 1 136 0
 146 0050 A3F88300 		strh	r0, [r3, #131]	@ movhi
 147              	.LVL1:
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 6


 148              	.L7:
 149 0054 10BD     		pop	{r4, pc}
 150              	.L16:
 151 0056 00BF     		.align	2
 152              	.L15:
 153 0058 A2430040 		.word	1073759138
 154 005c 10400040 		.word	1073758224
 155 0060 01400040 		.word	1073758209
 156 0064 84400040 		.word	1073758340
 157 0068 B2430040 		.word	1073759154
 158              	.LBE10:
 159              		.cfi_endproc
 160              	.LFE2:
 161              		.size	timer_clock_StopBlock, .-timer_clock_StopBlock
 162              		.section	.text.timer_clock_StandbyPower,"ax",%progbits
 163              		.align	1
 164              		.global	timer_clock_StandbyPower
 165              		.thumb
 166              		.thumb_func
 167              		.type	timer_clock_StandbyPower, %function
 168              	timer_clock_StandbyPower:
 169              	.LFB3:
 137:Generated_Source\PSoC5/timer_clock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:Generated_Source\PSoC5/timer_clock.c ****     }
 139:Generated_Source\PSoC5/timer_clock.c **** }
 140:Generated_Source\PSoC5/timer_clock.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:Generated_Source\PSoC5/timer_clock.c **** 
 142:Generated_Source\PSoC5/timer_clock.c **** 
 143:Generated_Source\PSoC5/timer_clock.c **** /*******************************************************************************
 144:Generated_Source\PSoC5/timer_clock.c **** * Function Name: timer_clock_StandbyPower
 145:Generated_Source\PSoC5/timer_clock.c **** ********************************************************************************
 146:Generated_Source\PSoC5/timer_clock.c **** *
 147:Generated_Source\PSoC5/timer_clock.c **** * Summary:
 148:Generated_Source\PSoC5/timer_clock.c **** *  Sets whether the clock is active in standby mode.
 149:Generated_Source\PSoC5/timer_clock.c **** *
 150:Generated_Source\PSoC5/timer_clock.c **** * Parameters:
 151:Generated_Source\PSoC5/timer_clock.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:Generated_Source\PSoC5/timer_clock.c **** *
 153:Generated_Source\PSoC5/timer_clock.c **** * Returns:
 154:Generated_Source\PSoC5/timer_clock.c **** *  None
 155:Generated_Source\PSoC5/timer_clock.c **** *
 156:Generated_Source\PSoC5/timer_clock.c **** *******************************************************************************/
 157:Generated_Source\PSoC5/timer_clock.c **** void timer_clock_StandbyPower(uint8 state) 
 158:Generated_Source\PSoC5/timer_clock.c **** {
 170              		.loc 1 158 0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 0
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 174              		@ link register save eliminated.
 175              	.LVL2:
 176 0000 044B     		ldr	r3, .L21
 159:Generated_Source\PSoC5/timer_clock.c ****     if(state == 0u)
 160:Generated_Source\PSoC5/timer_clock.c ****     {
 161:Generated_Source\PSoC5/timer_clock.c ****         timer_clock_CLKSTBY &= (uint8)(~timer_clock_CLKSTBY_MASK);
 177              		.loc 1 161 0
 178 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 159:Generated_Source\PSoC5/timer_clock.c ****     if(state == 0u)
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 7


 179              		.loc 1 159 0
 180 0004 10B9     		cbnz	r0, .L18
 181              		.loc 1 161 0
 182 0006 02F0FD02 		and	r2, r2, #253
 183 000a 01E0     		b	.L20
 184              	.L18:
 162:Generated_Source\PSoC5/timer_clock.c ****     }
 163:Generated_Source\PSoC5/timer_clock.c ****     else
 164:Generated_Source\PSoC5/timer_clock.c ****     {
 165:Generated_Source\PSoC5/timer_clock.c ****         timer_clock_CLKSTBY |= timer_clock_CLKSTBY_MASK;
 185              		.loc 1 165 0
 186 000c 42F00202 		orr	r2, r2, #2
 187              	.L20:
 188 0010 1A70     		strb	r2, [r3]
 189 0012 7047     		bx	lr
 190              	.L22:
 191              		.align	2
 192              	.L21:
 193 0014 B2430040 		.word	1073759154
 194              		.cfi_endproc
 195              	.LFE3:
 196              		.size	timer_clock_StandbyPower, .-timer_clock_StandbyPower
 197              		.section	.text.timer_clock_SetDividerRegister,"ax",%progbits
 198              		.align	1
 199              		.global	timer_clock_SetDividerRegister
 200              		.thumb
 201              		.thumb_func
 202              		.type	timer_clock_SetDividerRegister, %function
 203              	timer_clock_SetDividerRegister:
 204              	.LFB4:
 166:Generated_Source\PSoC5/timer_clock.c ****     }
 167:Generated_Source\PSoC5/timer_clock.c **** }
 168:Generated_Source\PSoC5/timer_clock.c **** 
 169:Generated_Source\PSoC5/timer_clock.c **** 
 170:Generated_Source\PSoC5/timer_clock.c **** /*******************************************************************************
 171:Generated_Source\PSoC5/timer_clock.c **** * Function Name: timer_clock_SetDividerRegister
 172:Generated_Source\PSoC5/timer_clock.c **** ********************************************************************************
 173:Generated_Source\PSoC5/timer_clock.c **** *
 174:Generated_Source\PSoC5/timer_clock.c **** * Summary:
 175:Generated_Source\PSoC5/timer_clock.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:Generated_Source\PSoC5/timer_clock.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:Generated_Source\PSoC5/timer_clock.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:Generated_Source\PSoC5/timer_clock.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:Generated_Source\PSoC5/timer_clock.c **** *
 180:Generated_Source\PSoC5/timer_clock.c **** * Parameters:
 181:Generated_Source\PSoC5/timer_clock.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:Generated_Source\PSoC5/timer_clock.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:Generated_Source\PSoC5/timer_clock.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:Generated_Source\PSoC5/timer_clock.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:Generated_Source\PSoC5/timer_clock.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:Generated_Source\PSoC5/timer_clock.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:Generated_Source\PSoC5/timer_clock.c **** *   cycle.
 188:Generated_Source\PSoC5/timer_clock.c **** *
 189:Generated_Source\PSoC5/timer_clock.c **** * Returns:
 190:Generated_Source\PSoC5/timer_clock.c **** *  None
 191:Generated_Source\PSoC5/timer_clock.c **** *
 192:Generated_Source\PSoC5/timer_clock.c **** *******************************************************************************/
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 8


 193:Generated_Source\PSoC5/timer_clock.c **** void timer_clock_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:Generated_Source\PSoC5/timer_clock.c ****                                 
 195:Generated_Source\PSoC5/timer_clock.c **** {
 205              		.loc 1 195 0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              	.LVL3:
 210 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 211              		.cfi_def_cfa_offset 20
 212              		.cfi_offset 4, -20
 213              		.cfi_offset 5, -16
 214              		.cfi_offset 6, -12
 215              		.cfi_offset 7, -8
 216              		.cfi_offset 14, -4
 217              	.LBB11:
 218              	.LBB12:
 196:Generated_Source\PSoC5/timer_clock.c ****     uint8 enabled;
 197:Generated_Source\PSoC5/timer_clock.c **** 
 198:Generated_Source\PSoC5/timer_clock.c ****     uint8 currSrc = timer_clock_GetSourceRegister();
 199:Generated_Source\PSoC5/timer_clock.c ****     uint16 oldDivider = timer_clock_GetDividerRegister();
 200:Generated_Source\PSoC5/timer_clock.c **** 
 201:Generated_Source\PSoC5/timer_clock.c ****     if (clkDivider != oldDivider)
 202:Generated_Source\PSoC5/timer_clock.c ****     {
 203:Generated_Source\PSoC5/timer_clock.c ****         enabled = timer_clock_CLKEN & timer_clock_CLKEN_MASK;
 204:Generated_Source\PSoC5/timer_clock.c **** 
 205:Generated_Source\PSoC5/timer_clock.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:Generated_Source\PSoC5/timer_clock.c ****         {
 207:Generated_Source\PSoC5/timer_clock.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:Generated_Source\PSoC5/timer_clock.c ****             if (oldDivider == 0u)
 209:Generated_Source\PSoC5/timer_clock.c ****             {
 210:Generated_Source\PSoC5/timer_clock.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:Generated_Source\PSoC5/timer_clock.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:Generated_Source\PSoC5/timer_clock.c ****                 /* divider is ignored while SSS is set.                                     */
 213:Generated_Source\PSoC5/timer_clock.c ****                 CY_SET_REG16(timer_clock_DIV_PTR, clkDivider);
 214:Generated_Source\PSoC5/timer_clock.c ****                 timer_clock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:Generated_Source\PSoC5/timer_clock.c ****             }
 216:Generated_Source\PSoC5/timer_clock.c ****             else
 217:Generated_Source\PSoC5/timer_clock.c ****             {
 218:Generated_Source\PSoC5/timer_clock.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:Generated_Source\PSoC5/timer_clock.c ****                 /* it without bothering with the shadow load.                               */
 220:Generated_Source\PSoC5/timer_clock.c ****                 timer_clock_MOD_SRC |= CYCLK_SSS;
 221:Generated_Source\PSoC5/timer_clock.c ****                 CY_SET_REG16(timer_clock_DIV_PTR, clkDivider);
 222:Generated_Source\PSoC5/timer_clock.c ****             }
 223:Generated_Source\PSoC5/timer_clock.c ****         }
 224:Generated_Source\PSoC5/timer_clock.c ****         else
 225:Generated_Source\PSoC5/timer_clock.c ****         {
 226:Generated_Source\PSoC5/timer_clock.c **** 			
 227:Generated_Source\PSoC5/timer_clock.c ****             if (enabled != 0u)
 228:Generated_Source\PSoC5/timer_clock.c ****             {
 229:Generated_Source\PSoC5/timer_clock.c ****                 CLK_DIST_LD = 0x00u;
 230:Generated_Source\PSoC5/timer_clock.c **** 
 231:Generated_Source\PSoC5/timer_clock.c ****                 /* Clear all the mask bits except ours. */
 232:Generated_Source\PSoC5/timer_clock.c **** #if defined(timer_clock__CFG3)
 233:Generated_Source\PSoC5/timer_clock.c ****                 CLK_DIST_AMASK = timer_clock_CLKEN_MASK;
 234:Generated_Source\PSoC5/timer_clock.c ****                 CLK_DIST_DMASK = 0x00u;
 235:Generated_Source\PSoC5/timer_clock.c **** #else
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 9


 236:Generated_Source\PSoC5/timer_clock.c ****                 CLK_DIST_DMASK = timer_clock_CLKEN_MASK;
 237:Generated_Source\PSoC5/timer_clock.c ****                 CLK_DIST_AMASK = 0x00u;
 238:Generated_Source\PSoC5/timer_clock.c **** #endif /* timer_clock__CFG3 */
 239:Generated_Source\PSoC5/timer_clock.c ****                 /* Clear mask of bus clock. */
 240:Generated_Source\PSoC5/timer_clock.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:Generated_Source\PSoC5/timer_clock.c **** 
 242:Generated_Source\PSoC5/timer_clock.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:Generated_Source\PSoC5/timer_clock.c ****                 if (((timer_clock_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:Generated_Source\PSoC5/timer_clock.c ****                 {
 245:Generated_Source\PSoC5/timer_clock.c **** #if HAS_CLKDIST_LD_DISABLE
 246:Generated_Source\PSoC5/timer_clock.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:Generated_Source\PSoC5/timer_clock.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:Generated_Source\PSoC5/timer_clock.c **** 
 249:Generated_Source\PSoC5/timer_clock.c ****                     /* Wait for clock to be disabled */
 250:Generated_Source\PSoC5/timer_clock.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:Generated_Source\PSoC5/timer_clock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:Generated_Source\PSoC5/timer_clock.c **** 
 253:Generated_Source\PSoC5/timer_clock.c ****                     timer_clock_CLKEN &= (uint8)(~timer_clock_CLKEN_MASK);
 254:Generated_Source\PSoC5/timer_clock.c **** 
 255:Generated_Source\PSoC5/timer_clock.c **** #if HAS_CLKDIST_LD_DISABLE
 256:Generated_Source\PSoC5/timer_clock.c ****                     /* Clear the disable bit */
 257:Generated_Source\PSoC5/timer_clock.c ****                     CLK_DIST_LD = 0x00u;
 258:Generated_Source\PSoC5/timer_clock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:Generated_Source\PSoC5/timer_clock.c ****                 }
 260:Generated_Source\PSoC5/timer_clock.c ****             }
 261:Generated_Source\PSoC5/timer_clock.c **** 
 262:Generated_Source\PSoC5/timer_clock.c ****             /* Load divide value. */
 263:Generated_Source\PSoC5/timer_clock.c ****             if ((timer_clock_CLKEN & timer_clock_CLKEN_MASK) != 0u)
 264:Generated_Source\PSoC5/timer_clock.c ****             {
 265:Generated_Source\PSoC5/timer_clock.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:Generated_Source\PSoC5/timer_clock.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:Generated_Source\PSoC5/timer_clock.c **** 
 268:Generated_Source\PSoC5/timer_clock.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:Generated_Source\PSoC5/timer_clock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:Generated_Source\PSoC5/timer_clock.c ****             }
 271:Generated_Source\PSoC5/timer_clock.c ****             else
 272:Generated_Source\PSoC5/timer_clock.c ****             {
 273:Generated_Source\PSoC5/timer_clock.c ****                 /* If the clock is disabled, set the divider directly */
 274:Generated_Source\PSoC5/timer_clock.c ****                 CY_SET_REG16(timer_clock_DIV_PTR, clkDivider);
 275:Generated_Source\PSoC5/timer_clock.c **** 				timer_clock_CLKEN |= enabled;
 276:Generated_Source\PSoC5/timer_clock.c ****             }
 277:Generated_Source\PSoC5/timer_clock.c ****         }
 278:Generated_Source\PSoC5/timer_clock.c ****     }
 279:Generated_Source\PSoC5/timer_clock.c **** }
 280:Generated_Source\PSoC5/timer_clock.c **** 
 281:Generated_Source\PSoC5/timer_clock.c **** 
 282:Generated_Source\PSoC5/timer_clock.c **** /*******************************************************************************
 283:Generated_Source\PSoC5/timer_clock.c **** * Function Name: timer_clock_GetDividerRegister
 284:Generated_Source\PSoC5/timer_clock.c **** ********************************************************************************
 285:Generated_Source\PSoC5/timer_clock.c **** *
 286:Generated_Source\PSoC5/timer_clock.c **** * Summary:
 287:Generated_Source\PSoC5/timer_clock.c **** *  Gets the clock divider register value.
 288:Generated_Source\PSoC5/timer_clock.c **** *
 289:Generated_Source\PSoC5/timer_clock.c **** * Parameters:
 290:Generated_Source\PSoC5/timer_clock.c **** *  None
 291:Generated_Source\PSoC5/timer_clock.c **** *
 292:Generated_Source\PSoC5/timer_clock.c **** * Returns:
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 10


 293:Generated_Source\PSoC5/timer_clock.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:Generated_Source\PSoC5/timer_clock.c **** *  divide by 2, the return value will be 1.
 295:Generated_Source\PSoC5/timer_clock.c **** *
 296:Generated_Source\PSoC5/timer_clock.c **** *******************************************************************************/
 297:Generated_Source\PSoC5/timer_clock.c **** uint16 timer_clock_GetDividerRegister(void) 
 298:Generated_Source\PSoC5/timer_clock.c **** {
 299:Generated_Source\PSoC5/timer_clock.c ****     return CY_GET_REG16(timer_clock_DIV_PTR);
 300:Generated_Source\PSoC5/timer_clock.c **** }
 301:Generated_Source\PSoC5/timer_clock.c **** 
 302:Generated_Source\PSoC5/timer_clock.c **** 
 303:Generated_Source\PSoC5/timer_clock.c **** /*******************************************************************************
 304:Generated_Source\PSoC5/timer_clock.c **** * Function Name: timer_clock_SetModeRegister
 305:Generated_Source\PSoC5/timer_clock.c **** ********************************************************************************
 306:Generated_Source\PSoC5/timer_clock.c **** *
 307:Generated_Source\PSoC5/timer_clock.c **** * Summary:
 308:Generated_Source\PSoC5/timer_clock.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:Generated_Source\PSoC5/timer_clock.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:Generated_Source\PSoC5/timer_clock.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:Generated_Source\PSoC5/timer_clock.c **** *  disabled before changing the mode.
 312:Generated_Source\PSoC5/timer_clock.c **** *
 313:Generated_Source\PSoC5/timer_clock.c **** * Parameters:
 314:Generated_Source\PSoC5/timer_clock.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:Generated_Source\PSoC5/timer_clock.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:Generated_Source\PSoC5/timer_clock.c **** *                 occur when the divider count reaches half of the divide
 318:Generated_Source\PSoC5/timer_clock.c **** *                 value.
 319:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:Generated_Source\PSoC5/timer_clock.c **** *                 is asserted for approximately half of its period. When
 321:Generated_Source\PSoC5/timer_clock.c **** *                 disabled, the output clock is asserted for one period of the
 322:Generated_Source\PSoC5/timer_clock.c **** *                 source clock.
 323:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:Generated_Source\PSoC5/timer_clock.c **** *                 be enabled for all synchronous clocks.
 325:Generated_Source\PSoC5/timer_clock.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:Generated_Source\PSoC5/timer_clock.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:Generated_Source\PSoC5/timer_clock.c **** *
 328:Generated_Source\PSoC5/timer_clock.c **** * Returns:
 329:Generated_Source\PSoC5/timer_clock.c **** *  None
 330:Generated_Source\PSoC5/timer_clock.c **** *
 331:Generated_Source\PSoC5/timer_clock.c **** *******************************************************************************/
 332:Generated_Source\PSoC5/timer_clock.c **** void timer_clock_SetModeRegister(uint8 modeBitMask) 
 333:Generated_Source\PSoC5/timer_clock.c **** {
 334:Generated_Source\PSoC5/timer_clock.c ****     timer_clock_MOD_SRC |= modeBitMask & (uint8)timer_clock_MODE_MASK;
 335:Generated_Source\PSoC5/timer_clock.c **** }
 336:Generated_Source\PSoC5/timer_clock.c **** 
 337:Generated_Source\PSoC5/timer_clock.c **** 
 338:Generated_Source\PSoC5/timer_clock.c **** /*******************************************************************************
 339:Generated_Source\PSoC5/timer_clock.c **** * Function Name: timer_clock_ClearModeRegister
 340:Generated_Source\PSoC5/timer_clock.c **** ********************************************************************************
 341:Generated_Source\PSoC5/timer_clock.c **** *
 342:Generated_Source\PSoC5/timer_clock.c **** * Summary:
 343:Generated_Source\PSoC5/timer_clock.c **** *  Clears flags that control the operating mode of the clock. This function
 344:Generated_Source\PSoC5/timer_clock.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:Generated_Source\PSoC5/timer_clock.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:Generated_Source\PSoC5/timer_clock.c **** *  disabled before changing the mode.
 347:Generated_Source\PSoC5/timer_clock.c **** *
 348:Generated_Source\PSoC5/timer_clock.c **** * Parameters:
 349:Generated_Source\PSoC5/timer_clock.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 11


 350:Generated_Source\PSoC5/timer_clock.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:Generated_Source\PSoC5/timer_clock.c **** *                 occur when the divider count reaches half of the divide
 353:Generated_Source\PSoC5/timer_clock.c **** *                 value.
 354:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:Generated_Source\PSoC5/timer_clock.c **** *                 is asserted for approximately half of its period. When
 356:Generated_Source\PSoC5/timer_clock.c **** *                 disabled, the output clock is asserted for one period of the
 357:Generated_Source\PSoC5/timer_clock.c **** *                 source clock.
 358:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:Generated_Source\PSoC5/timer_clock.c **** *                 be enabled for all synchronous clocks.
 360:Generated_Source\PSoC5/timer_clock.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:Generated_Source\PSoC5/timer_clock.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:Generated_Source\PSoC5/timer_clock.c **** *
 363:Generated_Source\PSoC5/timer_clock.c **** * Returns:
 364:Generated_Source\PSoC5/timer_clock.c **** *  None
 365:Generated_Source\PSoC5/timer_clock.c **** *
 366:Generated_Source\PSoC5/timer_clock.c **** *******************************************************************************/
 367:Generated_Source\PSoC5/timer_clock.c **** void timer_clock_ClearModeRegister(uint8 modeBitMask) 
 368:Generated_Source\PSoC5/timer_clock.c **** {
 369:Generated_Source\PSoC5/timer_clock.c ****     timer_clock_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(timer_clock_MODE_MASK));
 370:Generated_Source\PSoC5/timer_clock.c **** }
 371:Generated_Source\PSoC5/timer_clock.c **** 
 372:Generated_Source\PSoC5/timer_clock.c **** 
 373:Generated_Source\PSoC5/timer_clock.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/timer_clock.c **** * Function Name: timer_clock_GetModeRegister
 375:Generated_Source\PSoC5/timer_clock.c **** ********************************************************************************
 376:Generated_Source\PSoC5/timer_clock.c **** *
 377:Generated_Source\PSoC5/timer_clock.c **** * Summary:
 378:Generated_Source\PSoC5/timer_clock.c **** *  Gets the clock mode register value.
 379:Generated_Source\PSoC5/timer_clock.c **** *
 380:Generated_Source\PSoC5/timer_clock.c **** * Parameters:
 381:Generated_Source\PSoC5/timer_clock.c **** *  None
 382:Generated_Source\PSoC5/timer_clock.c **** *
 383:Generated_Source\PSoC5/timer_clock.c **** * Returns:
 384:Generated_Source\PSoC5/timer_clock.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:Generated_Source\PSoC5/timer_clock.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:Generated_Source\PSoC5/timer_clock.c **** *
 387:Generated_Source\PSoC5/timer_clock.c **** *******************************************************************************/
 388:Generated_Source\PSoC5/timer_clock.c **** uint8 timer_clock_GetModeRegister(void) 
 389:Generated_Source\PSoC5/timer_clock.c **** {
 390:Generated_Source\PSoC5/timer_clock.c ****     return timer_clock_MOD_SRC & (uint8)(timer_clock_MODE_MASK);
 391:Generated_Source\PSoC5/timer_clock.c **** }
 392:Generated_Source\PSoC5/timer_clock.c **** 
 393:Generated_Source\PSoC5/timer_clock.c **** 
 394:Generated_Source\PSoC5/timer_clock.c **** /*******************************************************************************
 395:Generated_Source\PSoC5/timer_clock.c **** * Function Name: timer_clock_SetSourceRegister
 396:Generated_Source\PSoC5/timer_clock.c **** ********************************************************************************
 397:Generated_Source\PSoC5/timer_clock.c **** *
 398:Generated_Source\PSoC5/timer_clock.c **** * Summary:
 399:Generated_Source\PSoC5/timer_clock.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:Generated_Source\PSoC5/timer_clock.c **** *  changing the source. The old and new clock sources must be running.
 401:Generated_Source\PSoC5/timer_clock.c **** *
 402:Generated_Source\PSoC5/timer_clock.c **** * Parameters:
 403:Generated_Source\PSoC5/timer_clock.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:Generated_Source\PSoC5/timer_clock.c **** *   following input sources:
 405:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_SRC_SEL_IMO
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 12


 407:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_SRC_SEL_XTALM
 408:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_SRC_SEL_ILO
 409:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_SRC_SEL_PLL
 410:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_SRC_SEL_XTALK
 411:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:Generated_Source\PSoC5/timer_clock.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:Generated_Source\PSoC5/timer_clock.c **** *   See the Technical Reference Manual for details on clock sources.
 414:Generated_Source\PSoC5/timer_clock.c **** *
 415:Generated_Source\PSoC5/timer_clock.c **** * Returns:
 416:Generated_Source\PSoC5/timer_clock.c **** *  None
 417:Generated_Source\PSoC5/timer_clock.c **** *
 418:Generated_Source\PSoC5/timer_clock.c **** *******************************************************************************/
 419:Generated_Source\PSoC5/timer_clock.c **** void timer_clock_SetSourceRegister(uint8 clkSource) 
 420:Generated_Source\PSoC5/timer_clock.c **** {
 421:Generated_Source\PSoC5/timer_clock.c ****     uint16 currDiv = timer_clock_GetDividerRegister();
 422:Generated_Source\PSoC5/timer_clock.c ****     uint8 oldSrc = timer_clock_GetSourceRegister();
 423:Generated_Source\PSoC5/timer_clock.c **** 
 424:Generated_Source\PSoC5/timer_clock.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:Generated_Source\PSoC5/timer_clock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:Generated_Source\PSoC5/timer_clock.c ****     {
 427:Generated_Source\PSoC5/timer_clock.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:Generated_Source\PSoC5/timer_clock.c ****         /* then set the source so we are consistent.                                */
 429:Generated_Source\PSoC5/timer_clock.c ****         timer_clock_MOD_SRC |= CYCLK_SSS;
 430:Generated_Source\PSoC5/timer_clock.c ****         timer_clock_MOD_SRC =
 431:Generated_Source\PSoC5/timer_clock.c ****             (timer_clock_MOD_SRC & (uint8)(~timer_clock_SRC_SEL_MSK)) | clkSource;
 432:Generated_Source\PSoC5/timer_clock.c ****     }
 433:Generated_Source\PSoC5/timer_clock.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:Generated_Source\PSoC5/timer_clock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:Generated_Source\PSoC5/timer_clock.c ****     {
 436:Generated_Source\PSoC5/timer_clock.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:Generated_Source\PSoC5/timer_clock.c ****         /* lock when we clear SSS.                                                  */
 438:Generated_Source\PSoC5/timer_clock.c ****         timer_clock_MOD_SRC =
 439:Generated_Source\PSoC5/timer_clock.c ****             (timer_clock_MOD_SRC & (uint8)(~timer_clock_SRC_SEL_MSK)) | clkSource;
 440:Generated_Source\PSoC5/timer_clock.c ****         timer_clock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:Generated_Source\PSoC5/timer_clock.c ****     }
 442:Generated_Source\PSoC5/timer_clock.c ****     else
 443:Generated_Source\PSoC5/timer_clock.c ****     {
 444:Generated_Source\PSoC5/timer_clock.c ****         timer_clock_MOD_SRC =
 445:Generated_Source\PSoC5/timer_clock.c ****             (timer_clock_MOD_SRC & (uint8)(~timer_clock_SRC_SEL_MSK)) | clkSource;
 446:Generated_Source\PSoC5/timer_clock.c ****     }
 447:Generated_Source\PSoC5/timer_clock.c **** }
 448:Generated_Source\PSoC5/timer_clock.c **** 
 449:Generated_Source\PSoC5/timer_clock.c **** 
 450:Generated_Source\PSoC5/timer_clock.c **** /*******************************************************************************
 451:Generated_Source\PSoC5/timer_clock.c **** * Function Name: timer_clock_GetSourceRegister
 452:Generated_Source\PSoC5/timer_clock.c **** ********************************************************************************
 453:Generated_Source\PSoC5/timer_clock.c **** *
 454:Generated_Source\PSoC5/timer_clock.c **** * Summary:
 455:Generated_Source\PSoC5/timer_clock.c **** *  Gets the input source of the clock.
 456:Generated_Source\PSoC5/timer_clock.c **** *
 457:Generated_Source\PSoC5/timer_clock.c **** * Parameters:
 458:Generated_Source\PSoC5/timer_clock.c **** *  None
 459:Generated_Source\PSoC5/timer_clock.c **** *
 460:Generated_Source\PSoC5/timer_clock.c **** * Returns:
 461:Generated_Source\PSoC5/timer_clock.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:Generated_Source\PSoC5/timer_clock.c **** *
 463:Generated_Source\PSoC5/timer_clock.c **** *******************************************************************************/
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 13


 464:Generated_Source\PSoC5/timer_clock.c **** uint8 timer_clock_GetSourceRegister(void) 
 465:Generated_Source\PSoC5/timer_clock.c **** {
 466:Generated_Source\PSoC5/timer_clock.c ****     return timer_clock_MOD_SRC & timer_clock_SRC_SEL_MSK;
 219              		.loc 1 466 0
 220 0002 2C4D     		ldr	r5, .L44
 221              	.LBE12:
 222              	.LBE11:
 223              	.LBB15:
 224              	.LBB16:
 299:Generated_Source\PSoC5/timer_clock.c **** }
 225              		.loc 1 299 0
 226 0004 2C4E     		ldr	r6, .L44+4
 227              	.LBE16:
 228              	.LBE15:
 229              	.LBB19:
 230              	.LBB13:
 231              		.loc 1 466 0
 232 0006 2F78     		ldrb	r7, [r5]	@ zero_extendqisi2
 233              	.LBE13:
 234              	.LBE19:
 235              	.LBB20:
 236              	.LBB17:
 299:Generated_Source\PSoC5/timer_clock.c **** }
 237              		.loc 1 299 0
 238 0008 3488     		ldrh	r4, [r6]
 239              	.LBE17:
 240              	.LBE20:
 241              	.LBB21:
 242              	.LBB14:
 243              		.loc 1 466 0
 244 000a 07F00707 		and	r7, r7, #7
 245              	.LBE14:
 246              	.LBE21:
 247              	.LBB22:
 248              	.LBB18:
 299:Generated_Source\PSoC5/timer_clock.c **** }
 249              		.loc 1 299 0
 250 000e A4B2     		uxth	r4, r4
 251              	.LBE18:
 252              	.LBE22:
 201:Generated_Source\PSoC5/timer_clock.c ****     {
 253              		.loc 1 201 0
 254 0010 A042     		cmp	r0, r4
 255 0012 4DD0     		beq	.L23
 203:Generated_Source\PSoC5/timer_clock.c **** 
 256              		.loc 1 203 0
 257 0014 294B     		ldr	r3, .L44+8
 258 0016 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 259 0018 D2B2     		uxtb	r2, r2
 260              	.LVL4:
 205:Generated_Source\PSoC5/timer_clock.c ****         {
 261              		.loc 1 205 0
 262 001a 6FB9     		cbnz	r7, .L26
 205:Generated_Source\PSoC5/timer_clock.c ****         {
 263              		.loc 1 205 0 is_stmt 0 discriminator 1
 264 001c 34B1     		cbz	r4, .L27
 205:Generated_Source\PSoC5/timer_clock.c ****         {
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 14


 265              		.loc 1 205 0 discriminator 2
 266 001e 58B9     		cbnz	r0, .L26
 220:Generated_Source\PSoC5/timer_clock.c ****                 CY_SET_REG16(timer_clock_DIV_PTR, clkDivider);
 267              		.loc 1 220 0 is_stmt 1
 268 0020 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 269 0022 43F04003 		orr	r3, r3, #64
 270 0026 2B70     		strb	r3, [r5]
 221:Generated_Source\PSoC5/timer_clock.c ****             }
 271              		.loc 1 221 0
 272 0028 3080     		strh	r0, [r6]	@ movhi
 273 002a F0BD     		pop	{r4, r5, r6, r7, pc}
 274              	.L27:
 213:Generated_Source\PSoC5/timer_clock.c ****                 timer_clock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 275              		.loc 1 213 0
 276 002c 3080     		strh	r0, [r6]	@ movhi
 214:Generated_Source\PSoC5/timer_clock.c ****             }
 277              		.loc 1 214 0
 278 002e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 279 0030 03F0BF03 		and	r3, r3, #191
 280 0034 2B70     		strb	r3, [r5]
 281 0036 F0BD     		pop	{r4, r5, r6, r7, pc}
 282              	.L26:
 203:Generated_Source\PSoC5/timer_clock.c **** 
 283              		.loc 1 203 0
 284 0038 02F00202 		and	r2, r2, #2
 285              	.LVL5:
 227:Generated_Source\PSoC5/timer_clock.c ****             {
 286              		.loc 1 227 0
 287 003c 02F0FF06 		and	r6, r2, #255
 288 0040 0AB3     		cbz	r2, .L30
 236:Generated_Source\PSoC5/timer_clock.c ****                 CLK_DIST_AMASK = 0x00u;
 289              		.loc 1 236 0
 290 0042 1F4F     		ldr	r7, .L44+12
 229:Generated_Source\PSoC5/timer_clock.c **** 
 291              		.loc 1 229 0
 292 0044 1F4A     		ldr	r2, .L44+16
 293 0046 0025     		movs	r5, #0
 236:Generated_Source\PSoC5/timer_clock.c ****                 CLK_DIST_AMASK = 0x00u;
 294              		.loc 1 236 0
 295 0048 4FF0020E 		mov	lr, #2
 229:Generated_Source\PSoC5/timer_clock.c **** 
 296              		.loc 1 229 0
 297 004c 1570     		strb	r5, [r2]
 236:Generated_Source\PSoC5/timer_clock.c ****                 CLK_DIST_AMASK = 0x00u;
 298              		.loc 1 236 0
 299 004e 87F800E0 		strb	lr, [r7]
 237:Generated_Source\PSoC5/timer_clock.c **** #endif /* timer_clock__CFG3 */
 300              		.loc 1 237 0
 301 0052 3D71     		strb	r5, [r7, #4]
 240:Generated_Source\PSoC5/timer_clock.c **** 
 302              		.loc 1 240 0
 303 0054 17F8085C 		ldrb	r5, [r7, #-8]	@ zero_extendqisi2
 304 0058 05F07F05 		and	r5, r5, #127
 305 005c 07F8085C 		strb	r5, [r7, #-8]
 243:Generated_Source\PSoC5/timer_clock.c ****                 {
 306              		.loc 1 243 0
 307 0060 144D     		ldr	r5, .L44
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 15


 308 0062 2D78     		ldrb	r5, [r5]	@ zero_extendqisi2
 309 0064 2D07     		lsls	r5, r5, #28
 310 0066 00D5     		bpl	.L31
 243:Generated_Source\PSoC5/timer_clock.c ****                 {
 311              		.loc 1 243 0 is_stmt 0 discriminator 1
 312 0068 68B9     		cbnz	r0, .L30
 313              	.L31:
 246:Generated_Source\PSoC5/timer_clock.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 314              		.loc 1 246 0 is_stmt 1
 315 006a 174D     		ldr	r5, .L44+20
 316 006c 2C80     		strh	r4, [r5]	@ movhi
 247:Generated_Source\PSoC5/timer_clock.c **** 
 317              		.loc 1 247 0
 318 006e 0724     		movs	r4, #7
 319 0070 1470     		strb	r4, [r2]
 320              	.L33:
 250:Generated_Source\PSoC5/timer_clock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 321              		.loc 1 250 0 discriminator 1
 322 0072 1478     		ldrb	r4, [r2]	@ zero_extendqisi2
 323 0074 14F00104 		ands	r4, r4, #1
 324 0078 FBD1     		bne	.L33
 253:Generated_Source\PSoC5/timer_clock.c **** 
 325              		.loc 1 253 0
 326 007a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 327 007c 02F0FD02 		and	r2, r2, #253
 328 0080 1A70     		strb	r2, [r3]
 257:Generated_Source\PSoC5/timer_clock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 329              		.loc 1 257 0
 330 0082 104A     		ldr	r2, .L44+16
 331 0084 1470     		strb	r4, [r2]
 332              	.L30:
 263:Generated_Source\PSoC5/timer_clock.c ****             {
 333              		.loc 1 263 0
 334 0086 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 335 0088 0C4A     		ldr	r2, .L44+8
 336 008a 9C07     		lsls	r4, r3, #30
 337 008c 0BD5     		bpl	.L34
 266:Generated_Source\PSoC5/timer_clock.c **** 
 338              		.loc 1 266 0
 339 008e 0E4B     		ldr	r3, .L44+20
 268:Generated_Source\PSoC5/timer_clock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 340              		.loc 1 268 0
 341 0090 0029     		cmp	r1, #0
 266:Generated_Source\PSoC5/timer_clock.c **** 
 342              		.loc 1 266 0
 343 0092 1880     		strh	r0, [r3]	@ movhi
 268:Generated_Source\PSoC5/timer_clock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 344              		.loc 1 268 0
 345 0094 14BF     		ite	ne
 346 0096 0322     		movne	r2, #3
 347 0098 0122     		moveq	r2, #1
 348 009a 013B     		subs	r3, r3, #1
 349 009c 1A70     		strb	r2, [r3]
 350              	.L36:
 269:Generated_Source\PSoC5/timer_clock.c ****             }
 351              		.loc 1 269 0 discriminator 1
 352 009e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 16


 353 00a0 D207     		lsls	r2, r2, #31
 354 00a2 FCD4     		bmi	.L36
 355 00a4 F0BD     		pop	{r4, r5, r6, r7, pc}
 356              	.L34:
 274:Generated_Source\PSoC5/timer_clock.c **** 				timer_clock_CLKEN |= enabled;
 357              		.loc 1 274 0
 358 00a6 044B     		ldr	r3, .L44+4
 359 00a8 1880     		strh	r0, [r3]	@ movhi
 275:Generated_Source\PSoC5/timer_clock.c ****             }
 360              		.loc 1 275 0
 361 00aa 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 362 00ac 3343     		orrs	r3, r3, r6
 363 00ae 1370     		strb	r3, [r2]
 364              	.L23:
 365 00b0 F0BD     		pop	{r4, r5, r6, r7, pc}
 366              	.L45:
 367 00b2 00BF     		.align	2
 368              	.L44:
 369 00b4 86400040 		.word	1073758342
 370 00b8 84400040 		.word	1073758340
 371 00bc A2430040 		.word	1073759138
 372 00c0 10400040 		.word	1073758224
 373 00c4 01400040 		.word	1073758209
 374 00c8 02400040 		.word	1073758210
 375              		.cfi_endproc
 376              	.LFE4:
 377              		.size	timer_clock_SetDividerRegister, .-timer_clock_SetDividerRegister
 378              		.section	.text.timer_clock_GetDividerRegister,"ax",%progbits
 379              		.align	1
 380              		.global	timer_clock_GetDividerRegister
 381              		.thumb
 382              		.thumb_func
 383              		.type	timer_clock_GetDividerRegister, %function
 384              	timer_clock_GetDividerRegister:
 385              	.LFB5:
 298:Generated_Source\PSoC5/timer_clock.c ****     return CY_GET_REG16(timer_clock_DIV_PTR);
 386              		.loc 1 298 0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 299:Generated_Source\PSoC5/timer_clock.c **** }
 391              		.loc 1 299 0
 392 0000 014B     		ldr	r3, .L47
 393 0002 1888     		ldrh	r0, [r3]
 300:Generated_Source\PSoC5/timer_clock.c **** 
 394              		.loc 1 300 0
 395 0004 80B2     		uxth	r0, r0
 396 0006 7047     		bx	lr
 397              	.L48:
 398              		.align	2
 399              	.L47:
 400 0008 84400040 		.word	1073758340
 401              		.cfi_endproc
 402              	.LFE5:
 403              		.size	timer_clock_GetDividerRegister, .-timer_clock_GetDividerRegister
 404              		.section	.text.timer_clock_SetModeRegister,"ax",%progbits
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 17


 405              		.align	1
 406              		.global	timer_clock_SetModeRegister
 407              		.thumb
 408              		.thumb_func
 409              		.type	timer_clock_SetModeRegister, %function
 410              	timer_clock_SetModeRegister:
 411              	.LFB6:
 333:Generated_Source\PSoC5/timer_clock.c ****     timer_clock_MOD_SRC |= modeBitMask & (uint8)timer_clock_MODE_MASK;
 412              		.loc 1 333 0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 417              	.LVL6:
 334:Generated_Source\PSoC5/timer_clock.c **** }
 418              		.loc 1 334 0
 419 0000 034A     		ldr	r2, .L50
 420 0002 00F0F800 		and	r0, r0, #248
 421              	.LVL7:
 422 0006 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 423 0008 0343     		orrs	r3, r3, r0
 424 000a 1370     		strb	r3, [r2]
 425 000c 7047     		bx	lr
 426              	.L51:
 427 000e 00BF     		.align	2
 428              	.L50:
 429 0010 86400040 		.word	1073758342
 430              		.cfi_endproc
 431              	.LFE6:
 432              		.size	timer_clock_SetModeRegister, .-timer_clock_SetModeRegister
 433              		.section	.text.timer_clock_ClearModeRegister,"ax",%progbits
 434              		.align	1
 435              		.global	timer_clock_ClearModeRegister
 436              		.thumb
 437              		.thumb_func
 438              		.type	timer_clock_ClearModeRegister, %function
 439              	timer_clock_ClearModeRegister:
 440              	.LFB7:
 368:Generated_Source\PSoC5/timer_clock.c ****     timer_clock_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(timer_clock_MODE_MASK));
 441              		.loc 1 368 0
 442              		.cfi_startproc
 443              		@ args = 0, pretend = 0, frame = 0
 444              		@ frame_needed = 0, uses_anonymous_args = 0
 445              		@ link register save eliminated.
 446              	.LVL8:
 369:Generated_Source\PSoC5/timer_clock.c **** }
 447              		.loc 1 369 0
 448 0000 C043     		mvns	r0, r0
 449              	.LVL9:
 450 0002 034B     		ldr	r3, .L53
 451 0004 40F00700 		orr	r0, r0, #7
 452 0008 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 453 000a 1040     		ands	r0, r0, r2
 454 000c 1870     		strb	r0, [r3]
 455 000e 7047     		bx	lr
 456              	.L54:
 457              		.align	2
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 18


 458              	.L53:
 459 0010 86400040 		.word	1073758342
 460              		.cfi_endproc
 461              	.LFE7:
 462              		.size	timer_clock_ClearModeRegister, .-timer_clock_ClearModeRegister
 463              		.section	.text.timer_clock_GetModeRegister,"ax",%progbits
 464              		.align	1
 465              		.global	timer_clock_GetModeRegister
 466              		.thumb
 467              		.thumb_func
 468              		.type	timer_clock_GetModeRegister, %function
 469              	timer_clock_GetModeRegister:
 470              	.LFB8:
 389:Generated_Source\PSoC5/timer_clock.c ****     return timer_clock_MOD_SRC & (uint8)(timer_clock_MODE_MASK);
 471              		.loc 1 389 0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		@ link register save eliminated.
 390:Generated_Source\PSoC5/timer_clock.c **** }
 476              		.loc 1 390 0
 477 0000 024B     		ldr	r3, .L56
 478 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391:Generated_Source\PSoC5/timer_clock.c **** 
 479              		.loc 1 391 0
 480 0004 00F0F800 		and	r0, r0, #248
 481 0008 7047     		bx	lr
 482              	.L57:
 483 000a 00BF     		.align	2
 484              	.L56:
 485 000c 86400040 		.word	1073758342
 486              		.cfi_endproc
 487              	.LFE8:
 488              		.size	timer_clock_GetModeRegister, .-timer_clock_GetModeRegister
 489              		.section	.text.timer_clock_SetSourceRegister,"ax",%progbits
 490              		.align	1
 491              		.global	timer_clock_SetSourceRegister
 492              		.thumb
 493              		.thumb_func
 494              		.type	timer_clock_SetSourceRegister, %function
 495              	timer_clock_SetSourceRegister:
 496              	.LFB9:
 420:Generated_Source\PSoC5/timer_clock.c ****     uint16 currDiv = timer_clock_GetDividerRegister();
 497              		.loc 1 420 0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 0
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 501              		@ link register save eliminated.
 502              	.LVL10:
 503              	.LBB23:
 504              	.LBB24:
 299:Generated_Source\PSoC5/timer_clock.c **** }
 505              		.loc 1 299 0
 506 0000 124B     		ldr	r3, .L66
 507 0002 1A88     		ldrh	r2, [r3]
 508              	.LBE24:
 509              	.LBE23:
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 19


 510              	.LBB26:
 511              	.LBB27:
 512              		.loc 1 466 0
 513 0004 0233     		adds	r3, r3, #2
 514 0006 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 515              	.LBE27:
 516              	.LBE26:
 517              	.LBB28:
 518              	.LBB25:
 299:Generated_Source\PSoC5/timer_clock.c **** }
 519              		.loc 1 299 0
 520 0008 92B2     		uxth	r2, r2
 521              	.LBE25:
 522              	.LBE28:
 424:Generated_Source\PSoC5/timer_clock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 523              		.loc 1 424 0
 524 000a 11F0070F 		tst	r1, #7
 525 000e 1946     		mov	r1, r3
 526 0010 09D0     		beq	.L59
 424:Generated_Source\PSoC5/timer_clock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 527              		.loc 1 424 0 is_stmt 0 discriminator 1
 528 0012 A0B9     		cbnz	r0, .L60
 425:Generated_Source\PSoC5/timer_clock.c ****     {
 529              		.loc 1 425 0 is_stmt 1
 530 0014 9AB9     		cbnz	r2, .L60
 429:Generated_Source\PSoC5/timer_clock.c ****         timer_clock_MOD_SRC =
 531              		.loc 1 429 0
 532 0016 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 533 0018 42F04002 		orr	r2, r2, #64
 534 001c 1A70     		strb	r2, [r3]
 431:Generated_Source\PSoC5/timer_clock.c ****     }
 535              		.loc 1 431 0
 536 001e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 430:Generated_Source\PSoC5/timer_clock.c ****             (timer_clock_MOD_SRC & (uint8)(~timer_clock_SRC_SEL_MSK)) | clkSource;
 537              		.loc 1 430 0
 538 0020 02F0F802 		and	r2, r2, #248
 539 0024 09E0     		b	.L65
 540              	.L59:
 433:Generated_Source\PSoC5/timer_clock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 541              		.loc 1 433 0 discriminator 1
 542 0026 50B1     		cbz	r0, .L60
 434:Generated_Source\PSoC5/timer_clock.c ****     {
 543              		.loc 1 434 0
 544 0028 4AB9     		cbnz	r2, .L60
 439:Generated_Source\PSoC5/timer_clock.c ****         timer_clock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 545              		.loc 1 439 0
 546 002a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 438:Generated_Source\PSoC5/timer_clock.c ****             (timer_clock_MOD_SRC & (uint8)(~timer_clock_SRC_SEL_MSK)) | clkSource;
 547              		.loc 1 438 0
 548 002c 02F0F802 		and	r2, r2, #248
 549 0030 1043     		orrs	r0, r0, r2
 550              	.LVL11:
 551 0032 1870     		strb	r0, [r3]
 440:Generated_Source\PSoC5/timer_clock.c ****     }
 552              		.loc 1 440 0
 553 0034 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 554 0036 02F0BF02 		and	r2, r2, #191
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 20


 555              	.L65:
 556 003a 1A70     		strb	r2, [r3]
 557 003c 7047     		bx	lr
 558              	.LVL12:
 559              	.L60:
 445:Generated_Source\PSoC5/timer_clock.c ****     }
 560              		.loc 1 445 0
 561 003e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 444:Generated_Source\PSoC5/timer_clock.c ****             (timer_clock_MOD_SRC & (uint8)(~timer_clock_SRC_SEL_MSK)) | clkSource;
 562              		.loc 1 444 0
 563 0040 03F0F803 		and	r3, r3, #248
 564 0044 1843     		orrs	r0, r0, r3
 565              	.LVL13:
 566 0046 0870     		strb	r0, [r1]
 567 0048 7047     		bx	lr
 568              	.L67:
 569 004a 00BF     		.align	2
 570              	.L66:
 571 004c 84400040 		.word	1073758340
 572              		.cfi_endproc
 573              	.LFE9:
 574              		.size	timer_clock_SetSourceRegister, .-timer_clock_SetSourceRegister
 575              		.section	.text.timer_clock_GetSourceRegister,"ax",%progbits
 576              		.align	1
 577              		.global	timer_clock_GetSourceRegister
 578              		.thumb
 579              		.thumb_func
 580              		.type	timer_clock_GetSourceRegister, %function
 581              	timer_clock_GetSourceRegister:
 582              	.LFB10:
 465:Generated_Source\PSoC5/timer_clock.c ****     return timer_clock_MOD_SRC & timer_clock_SRC_SEL_MSK;
 583              		.loc 1 465 0
 584              		.cfi_startproc
 585              		@ args = 0, pretend = 0, frame = 0
 586              		@ frame_needed = 0, uses_anonymous_args = 0
 587              		@ link register save eliminated.
 588              		.loc 1 466 0
 589 0000 024B     		ldr	r3, .L69
 590 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 467:Generated_Source\PSoC5/timer_clock.c **** }
 591              		.loc 1 467 0
 592 0004 00F00700 		and	r0, r0, #7
 593 0008 7047     		bx	lr
 594              	.L70:
 595 000a 00BF     		.align	2
 596              	.L69:
 597 000c 86400040 		.word	1073758342
 598              		.cfi_endproc
 599              	.LFE10:
 600              		.size	timer_clock_GetSourceRegister, .-timer_clock_GetSourceRegister
 601              		.text
 602              	.Letext0:
 603              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 604              		.section	.debug_info,"",%progbits
 605              	.Ldebug_info0:
 606 0000 99020000 		.4byte	0x299
 607 0004 0400     		.2byte	0x4
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 21


 608 0006 00000000 		.4byte	.Ldebug_abbrev0
 609 000a 04       		.byte	0x4
 610 000b 01       		.uleb128 0x1
 611 000c 3F000000 		.4byte	.LASF36
 612 0010 01       		.byte	0x1
 613 0011 91010000 		.4byte	.LASF37
 614 0015 00010000 		.4byte	.LASF38
 615 0019 58000000 		.4byte	.Ldebug_ranges0+0x58
 616 001d 00000000 		.4byte	0
 617 0021 00000000 		.4byte	.Ldebug_line0
 618 0025 02       		.uleb128 0x2
 619 0026 01       		.byte	0x1
 620 0027 06       		.byte	0x6
 621 0028 E2010000 		.4byte	.LASF0
 622 002c 02       		.uleb128 0x2
 623 002d 01       		.byte	0x1
 624 002e 08       		.byte	0x8
 625 002f B6010000 		.4byte	.LASF1
 626 0033 02       		.uleb128 0x2
 627 0034 02       		.byte	0x2
 628 0035 05       		.byte	0x5
 629 0036 0E000000 		.4byte	.LASF2
 630 003a 02       		.uleb128 0x2
 631 003b 02       		.byte	0x2
 632 003c 07       		.byte	0x7
 633 003d 67020000 		.4byte	.LASF3
 634 0041 02       		.uleb128 0x2
 635 0042 04       		.byte	0x4
 636 0043 05       		.byte	0x5
 637 0044 47010000 		.4byte	.LASF4
 638 0048 02       		.uleb128 0x2
 639 0049 04       		.byte	0x4
 640 004a 07       		.byte	0x7
 641 004b A1020000 		.4byte	.LASF5
 642 004f 02       		.uleb128 0x2
 643 0050 08       		.byte	0x8
 644 0051 05       		.byte	0x5
 645 0052 F2000000 		.4byte	.LASF6
 646 0056 02       		.uleb128 0x2
 647 0057 08       		.byte	0x8
 648 0058 07       		.byte	0x7
 649 0059 EE010000 		.4byte	.LASF7
 650 005d 03       		.uleb128 0x3
 651 005e 04       		.byte	0x4
 652 005f 05       		.byte	0x5
 653 0060 696E7400 		.ascii	"int\000"
 654 0064 02       		.uleb128 0x2
 655 0065 04       		.byte	0x4
 656 0066 07       		.byte	0x7
 657 0067 05020000 		.4byte	.LASF8
 658 006b 04       		.uleb128 0x4
 659 006c 2E000000 		.4byte	.LASF9
 660 0070 02       		.byte	0x2
 661 0071 9201     		.2byte	0x192
 662 0073 2C000000 		.4byte	0x2c
 663 0077 04       		.uleb128 0x4
 664 0078 18000000 		.4byte	.LASF10
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 22


 665 007c 02       		.byte	0x2
 666 007d 9301     		.2byte	0x193
 667 007f 3A000000 		.4byte	0x3a
 668 0083 02       		.uleb128 0x2
 669 0084 04       		.byte	0x4
 670 0085 04       		.byte	0x4
 671 0086 CD000000 		.4byte	.LASF11
 672 008a 02       		.uleb128 0x2
 673 008b 08       		.byte	0x8
 674 008c 04       		.byte	0x4
 675 008d B3020000 		.4byte	.LASF12
 676 0091 02       		.uleb128 0x2
 677 0092 01       		.byte	0x1
 678 0093 08       		.byte	0x8
 679 0094 7A020000 		.4byte	.LASF13
 680 0098 04       		.uleb128 0x4
 681 0099 9C020000 		.4byte	.LASF14
 682 009d 02       		.byte	0x2
 683 009e 3C02     		.2byte	0x23c
 684 00a0 A4000000 		.4byte	0xa4
 685 00a4 05       		.uleb128 0x5
 686 00a5 6B000000 		.4byte	0x6b
 687 00a9 04       		.uleb128 0x4
 688 00aa 08000000 		.4byte	.LASF15
 689 00ae 02       		.byte	0x2
 690 00af 3D02     		.2byte	0x23d
 691 00b1 B5000000 		.4byte	0xb5
 692 00b5 05       		.uleb128 0x5
 693 00b6 77000000 		.4byte	0x77
 694 00ba 06       		.uleb128 0x6
 695 00bb 12020000 		.4byte	.LASF16
 696 00bf 01       		.byte	0x1
 697 00c0 D001     		.2byte	0x1d0
 698 00c2 6B000000 		.4byte	0x6b
 699 00c6 01       		.byte	0x1
 700 00c7 06       		.uleb128 0x6
 701 00c8 6C010000 		.4byte	.LASF17
 702 00cc 01       		.byte	0x1
 703 00cd 2901     		.2byte	0x129
 704 00cf 77000000 		.4byte	0x77
 705 00d3 01       		.byte	0x1
 706 00d4 07       		.uleb128 0x7
 707 00d5 D0010000 		.4byte	.LASF18
 708 00d9 01       		.byte	0x1
 709 00da 2D       		.byte	0x2d
 710 00db 00000000 		.4byte	.LFB0
 711 00df 18000000 		.4byte	.LFE0-.LFB0
 712 00e3 01       		.uleb128 0x1
 713 00e4 9C       		.byte	0x9c
 714 00e5 07       		.uleb128 0x7
 715 00e6 F6020000 		.4byte	.LASF19
 716 00ea 01       		.byte	0x1
 717 00eb 47       		.byte	0x47
 718 00ec 00000000 		.4byte	.LFB1
 719 00f0 18000000 		.4byte	.LFE1-.LFB1
 720 00f4 01       		.uleb128 0x1
 721 00f5 9C       		.byte	0x9c
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 23


 722 00f6 08       		.uleb128 0x8
 723 00f7 D8020000 		.4byte	.LASF20
 724 00fb 01       		.byte	0x1
 725 00fc 64       		.byte	0x64
 726 00fd 00000000 		.4byte	.LFB2
 727 0101 6C000000 		.4byte	.LFE2-.LFB2
 728 0105 01       		.uleb128 0x1
 729 0106 9C       		.byte	0x9c
 730 0107 25010000 		.4byte	0x125
 731 010b 09       		.uleb128 0x9
 732 010c 0A000000 		.4byte	.LBB10
 733 0110 62000000 		.4byte	.LBE10-.LBB10
 734 0114 0A       		.uleb128 0xa
 735 0115 91020000 		.4byte	.LASF26
 736 0119 01       		.byte	0x1
 737 011a 69       		.byte	0x69
 738 011b 77000000 		.4byte	0x77
 739 011f 00000000 		.4byte	.LLST0
 740 0123 00       		.byte	0
 741 0124 00       		.byte	0
 742 0125 08       		.uleb128 0x8
 743 0126 30020000 		.4byte	.LASF21
 744 012a 01       		.byte	0x1
 745 012b 9D       		.byte	0x9d
 746 012c 00000000 		.4byte	.LFB3
 747 0130 18000000 		.4byte	.LFE3-.LFB3
 748 0134 01       		.uleb128 0x1
 749 0135 9C       		.byte	0x9c
 750 0136 48010000 		.4byte	0x148
 751 013a 0B       		.uleb128 0xb
 752 013b 8B010000 		.4byte	.LASF23
 753 013f 01       		.byte	0x1
 754 0140 9D       		.byte	0x9d
 755 0141 6B000000 		.4byte	0x6b
 756 0145 01       		.uleb128 0x1
 757 0146 50       		.byte	0x50
 758 0147 00       		.byte	0
 759 0148 08       		.uleb128 0x8
 760 0149 D3000000 		.4byte	.LASF22
 761 014d 01       		.byte	0x1
 762 014e C1       		.byte	0xc1
 763 014f 00000000 		.4byte	.LFB4
 764 0153 CC000000 		.4byte	.LFE4-.LFB4
 765 0157 01       		.uleb128 0x1
 766 0158 9C       		.byte	0x9c
 767 0159 BB010000 		.4byte	0x1bb
 768 015d 0B       		.uleb128 0xb
 769 015e 34000000 		.4byte	.LASF24
 770 0162 01       		.byte	0x1
 771 0163 C1       		.byte	0xc1
 772 0164 77000000 		.4byte	0x77
 773 0168 01       		.uleb128 0x1
 774 0169 50       		.byte	0x50
 775 016a 0B       		.uleb128 0xb
 776 016b 1F000000 		.4byte	.LASF25
 777 016f 01       		.byte	0x1
 778 0170 C1       		.byte	0xc1
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 24


 779 0171 6B000000 		.4byte	0x6b
 780 0175 01       		.uleb128 0x1
 781 0176 51       		.byte	0x51
 782 0177 0A       		.uleb128 0xa
 783 0178 EE020000 		.4byte	.LASF27
 784 017c 01       		.byte	0x1
 785 017d C4       		.byte	0xc4
 786 017e 6B000000 		.4byte	0x6b
 787 0182 13000000 		.4byte	.LLST1
 788 0186 0C       		.uleb128 0xc
 789 0187 89020000 		.4byte	.LASF28
 790 018b 01       		.byte	0x1
 791 018c C6       		.byte	0xc6
 792 018d 6B000000 		.4byte	0x6b
 793 0191 0C       		.uleb128 0xc
 794 0192 91020000 		.4byte	.LASF26
 795 0196 01       		.byte	0x1
 796 0197 C7       		.byte	0xc7
 797 0198 77000000 		.4byte	0x77
 798 019c 0D       		.uleb128 0xd
 799 019d BA000000 		.4byte	0xba
 800 01a1 02000000 		.4byte	.LBB11
 801 01a5 00000000 		.4byte	.Ldebug_ranges0+0
 802 01a9 01       		.byte	0x1
 803 01aa C6       		.byte	0xc6
 804 01ab 0D       		.uleb128 0xd
 805 01ac C7000000 		.4byte	0xc7
 806 01b0 04000000 		.4byte	.LBB15
 807 01b4 20000000 		.4byte	.Ldebug_ranges0+0x20
 808 01b8 01       		.byte	0x1
 809 01b9 C7       		.byte	0xc7
 810 01ba 00       		.byte	0
 811 01bb 0E       		.uleb128 0xe
 812 01bc C7000000 		.4byte	0xc7
 813 01c0 00000000 		.4byte	.LFB5
 814 01c4 0C000000 		.4byte	.LFE5-.LFB5
 815 01c8 01       		.uleb128 0x1
 816 01c9 9C       		.byte	0x9c
 817 01ca 0F       		.uleb128 0xf
 818 01cb 07030000 		.4byte	.LASF29
 819 01cf 01       		.byte	0x1
 820 01d0 4C01     		.2byte	0x14c
 821 01d2 00000000 		.4byte	.LFB6
 822 01d6 14000000 		.4byte	.LFE6-.LFB6
 823 01da 01       		.uleb128 0x1
 824 01db 9C       		.byte	0x9c
 825 01dc F1010000 		.4byte	0x1f1
 826 01e0 10       		.uleb128 0x10
 827 01e1 C4010000 		.4byte	.LASF30
 828 01e5 01       		.byte	0x1
 829 01e6 4C01     		.2byte	0x14c
 830 01e8 6B000000 		.4byte	0x6b
 831 01ec 2A000000 		.4byte	.LLST2
 832 01f0 00       		.byte	0
 833 01f1 0F       		.uleb128 0xf
 834 01f2 BA020000 		.4byte	.LASF31
 835 01f6 01       		.byte	0x1
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 25


 836 01f7 6F01     		.2byte	0x16f
 837 01f9 00000000 		.4byte	.LFB7
 838 01fd 14000000 		.4byte	.LFE7-.LFB7
 839 0201 01       		.uleb128 0x1
 840 0202 9C       		.byte	0x9c
 841 0203 18020000 		.4byte	0x218
 842 0207 10       		.uleb128 0x10
 843 0208 C4010000 		.4byte	.LASF30
 844 020c 01       		.byte	0x1
 845 020d 6F01     		.2byte	0x16f
 846 020f 6B000000 		.4byte	0x6b
 847 0213 4B000000 		.4byte	.LLST3
 848 0217 00       		.byte	0
 849 0218 11       		.uleb128 0x11
 850 0219 50010000 		.4byte	.LASF39
 851 021d 01       		.byte	0x1
 852 021e 8401     		.2byte	0x184
 853 0220 6B000000 		.4byte	0x6b
 854 0224 00000000 		.4byte	.LFB8
 855 0228 10000000 		.4byte	.LFE8-.LFB8
 856 022c 01       		.uleb128 0x1
 857 022d 9C       		.byte	0x9c
 858 022e 0F       		.uleb128 0xf
 859 022f 49020000 		.4byte	.LASF32
 860 0233 01       		.byte	0x1
 861 0234 A301     		.2byte	0x1a3
 862 0236 00000000 		.4byte	.LFB9
 863 023a 50000000 		.4byte	.LFE9-.LFB9
 864 023e 01       		.uleb128 0x1
 865 023f 9C       		.byte	0x9c
 866 0240 8D020000 		.4byte	0x28d
 867 0244 10       		.uleb128 0x10
 868 0245 7F020000 		.4byte	.LASF33
 869 0249 01       		.byte	0x1
 870 024a A301     		.2byte	0x1a3
 871 024c 6B000000 		.4byte	0x6b
 872 0250 6C000000 		.4byte	.LLST4
 873 0254 12       		.uleb128 0x12
 874 0255 00000000 		.4byte	.LASF34
 875 0259 01       		.byte	0x1
 876 025a A501     		.2byte	0x1a5
 877 025c 77000000 		.4byte	0x77
 878 0260 12       		.uleb128 0x12
 879 0261 27000000 		.4byte	.LASF35
 880 0265 01       		.byte	0x1
 881 0266 A601     		.2byte	0x1a6
 882 0268 6B000000 		.4byte	0x6b
 883 026c 13       		.uleb128 0x13
 884 026d C7000000 		.4byte	0xc7
 885 0271 00000000 		.4byte	.LBB23
 886 0275 40000000 		.4byte	.Ldebug_ranges0+0x40
 887 0279 01       		.byte	0x1
 888 027a A501     		.2byte	0x1a5
 889 027c 14       		.uleb128 0x14
 890 027d BA000000 		.4byte	0xba
 891 0281 04000000 		.4byte	.LBB26
 892 0285 04000000 		.4byte	.LBE26-.LBB26
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 26


 893 0289 01       		.byte	0x1
 894 028a A601     		.2byte	0x1a6
 895 028c 00       		.byte	0
 896 028d 0E       		.uleb128 0xe
 897 028e BA000000 		.4byte	0xba
 898 0292 00000000 		.4byte	.LFB10
 899 0296 10000000 		.4byte	.LFE10-.LFB10
 900 029a 01       		.uleb128 0x1
 901 029b 9C       		.byte	0x9c
 902 029c 00       		.byte	0
 903              		.section	.debug_abbrev,"",%progbits
 904              	.Ldebug_abbrev0:
 905 0000 01       		.uleb128 0x1
 906 0001 11       		.uleb128 0x11
 907 0002 01       		.byte	0x1
 908 0003 25       		.uleb128 0x25
 909 0004 0E       		.uleb128 0xe
 910 0005 13       		.uleb128 0x13
 911 0006 0B       		.uleb128 0xb
 912 0007 03       		.uleb128 0x3
 913 0008 0E       		.uleb128 0xe
 914 0009 1B       		.uleb128 0x1b
 915 000a 0E       		.uleb128 0xe
 916 000b 55       		.uleb128 0x55
 917 000c 17       		.uleb128 0x17
 918 000d 11       		.uleb128 0x11
 919 000e 01       		.uleb128 0x1
 920 000f 10       		.uleb128 0x10
 921 0010 17       		.uleb128 0x17
 922 0011 00       		.byte	0
 923 0012 00       		.byte	0
 924 0013 02       		.uleb128 0x2
 925 0014 24       		.uleb128 0x24
 926 0015 00       		.byte	0
 927 0016 0B       		.uleb128 0xb
 928 0017 0B       		.uleb128 0xb
 929 0018 3E       		.uleb128 0x3e
 930 0019 0B       		.uleb128 0xb
 931 001a 03       		.uleb128 0x3
 932 001b 0E       		.uleb128 0xe
 933 001c 00       		.byte	0
 934 001d 00       		.byte	0
 935 001e 03       		.uleb128 0x3
 936 001f 24       		.uleb128 0x24
 937 0020 00       		.byte	0
 938 0021 0B       		.uleb128 0xb
 939 0022 0B       		.uleb128 0xb
 940 0023 3E       		.uleb128 0x3e
 941 0024 0B       		.uleb128 0xb
 942 0025 03       		.uleb128 0x3
 943 0026 08       		.uleb128 0x8
 944 0027 00       		.byte	0
 945 0028 00       		.byte	0
 946 0029 04       		.uleb128 0x4
 947 002a 16       		.uleb128 0x16
 948 002b 00       		.byte	0
 949 002c 03       		.uleb128 0x3
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 27


 950 002d 0E       		.uleb128 0xe
 951 002e 3A       		.uleb128 0x3a
 952 002f 0B       		.uleb128 0xb
 953 0030 3B       		.uleb128 0x3b
 954 0031 05       		.uleb128 0x5
 955 0032 49       		.uleb128 0x49
 956 0033 13       		.uleb128 0x13
 957 0034 00       		.byte	0
 958 0035 00       		.byte	0
 959 0036 05       		.uleb128 0x5
 960 0037 35       		.uleb128 0x35
 961 0038 00       		.byte	0
 962 0039 49       		.uleb128 0x49
 963 003a 13       		.uleb128 0x13
 964 003b 00       		.byte	0
 965 003c 00       		.byte	0
 966 003d 06       		.uleb128 0x6
 967 003e 2E       		.uleb128 0x2e
 968 003f 00       		.byte	0
 969 0040 3F       		.uleb128 0x3f
 970 0041 19       		.uleb128 0x19
 971 0042 03       		.uleb128 0x3
 972 0043 0E       		.uleb128 0xe
 973 0044 3A       		.uleb128 0x3a
 974 0045 0B       		.uleb128 0xb
 975 0046 3B       		.uleb128 0x3b
 976 0047 05       		.uleb128 0x5
 977 0048 27       		.uleb128 0x27
 978 0049 19       		.uleb128 0x19
 979 004a 49       		.uleb128 0x49
 980 004b 13       		.uleb128 0x13
 981 004c 20       		.uleb128 0x20
 982 004d 0B       		.uleb128 0xb
 983 004e 00       		.byte	0
 984 004f 00       		.byte	0
 985 0050 07       		.uleb128 0x7
 986 0051 2E       		.uleb128 0x2e
 987 0052 00       		.byte	0
 988 0053 3F       		.uleb128 0x3f
 989 0054 19       		.uleb128 0x19
 990 0055 03       		.uleb128 0x3
 991 0056 0E       		.uleb128 0xe
 992 0057 3A       		.uleb128 0x3a
 993 0058 0B       		.uleb128 0xb
 994 0059 3B       		.uleb128 0x3b
 995 005a 0B       		.uleb128 0xb
 996 005b 27       		.uleb128 0x27
 997 005c 19       		.uleb128 0x19
 998 005d 11       		.uleb128 0x11
 999 005e 01       		.uleb128 0x1
 1000 005f 12       		.uleb128 0x12
 1001 0060 06       		.uleb128 0x6
 1002 0061 40       		.uleb128 0x40
 1003 0062 18       		.uleb128 0x18
 1004 0063 9742     		.uleb128 0x2117
 1005 0065 19       		.uleb128 0x19
 1006 0066 00       		.byte	0
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 28


 1007 0067 00       		.byte	0
 1008 0068 08       		.uleb128 0x8
 1009 0069 2E       		.uleb128 0x2e
 1010 006a 01       		.byte	0x1
 1011 006b 3F       		.uleb128 0x3f
 1012 006c 19       		.uleb128 0x19
 1013 006d 03       		.uleb128 0x3
 1014 006e 0E       		.uleb128 0xe
 1015 006f 3A       		.uleb128 0x3a
 1016 0070 0B       		.uleb128 0xb
 1017 0071 3B       		.uleb128 0x3b
 1018 0072 0B       		.uleb128 0xb
 1019 0073 27       		.uleb128 0x27
 1020 0074 19       		.uleb128 0x19
 1021 0075 11       		.uleb128 0x11
 1022 0076 01       		.uleb128 0x1
 1023 0077 12       		.uleb128 0x12
 1024 0078 06       		.uleb128 0x6
 1025 0079 40       		.uleb128 0x40
 1026 007a 18       		.uleb128 0x18
 1027 007b 9742     		.uleb128 0x2117
 1028 007d 19       		.uleb128 0x19
 1029 007e 01       		.uleb128 0x1
 1030 007f 13       		.uleb128 0x13
 1031 0080 00       		.byte	0
 1032 0081 00       		.byte	0
 1033 0082 09       		.uleb128 0x9
 1034 0083 0B       		.uleb128 0xb
 1035 0084 01       		.byte	0x1
 1036 0085 11       		.uleb128 0x11
 1037 0086 01       		.uleb128 0x1
 1038 0087 12       		.uleb128 0x12
 1039 0088 06       		.uleb128 0x6
 1040 0089 00       		.byte	0
 1041 008a 00       		.byte	0
 1042 008b 0A       		.uleb128 0xa
 1043 008c 34       		.uleb128 0x34
 1044 008d 00       		.byte	0
 1045 008e 03       		.uleb128 0x3
 1046 008f 0E       		.uleb128 0xe
 1047 0090 3A       		.uleb128 0x3a
 1048 0091 0B       		.uleb128 0xb
 1049 0092 3B       		.uleb128 0x3b
 1050 0093 0B       		.uleb128 0xb
 1051 0094 49       		.uleb128 0x49
 1052 0095 13       		.uleb128 0x13
 1053 0096 02       		.uleb128 0x2
 1054 0097 17       		.uleb128 0x17
 1055 0098 00       		.byte	0
 1056 0099 00       		.byte	0
 1057 009a 0B       		.uleb128 0xb
 1058 009b 05       		.uleb128 0x5
 1059 009c 00       		.byte	0
 1060 009d 03       		.uleb128 0x3
 1061 009e 0E       		.uleb128 0xe
 1062 009f 3A       		.uleb128 0x3a
 1063 00a0 0B       		.uleb128 0xb
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 29


 1064 00a1 3B       		.uleb128 0x3b
 1065 00a2 0B       		.uleb128 0xb
 1066 00a3 49       		.uleb128 0x49
 1067 00a4 13       		.uleb128 0x13
 1068 00a5 02       		.uleb128 0x2
 1069 00a6 18       		.uleb128 0x18
 1070 00a7 00       		.byte	0
 1071 00a8 00       		.byte	0
 1072 00a9 0C       		.uleb128 0xc
 1073 00aa 34       		.uleb128 0x34
 1074 00ab 00       		.byte	0
 1075 00ac 03       		.uleb128 0x3
 1076 00ad 0E       		.uleb128 0xe
 1077 00ae 3A       		.uleb128 0x3a
 1078 00af 0B       		.uleb128 0xb
 1079 00b0 3B       		.uleb128 0x3b
 1080 00b1 0B       		.uleb128 0xb
 1081 00b2 49       		.uleb128 0x49
 1082 00b3 13       		.uleb128 0x13
 1083 00b4 00       		.byte	0
 1084 00b5 00       		.byte	0
 1085 00b6 0D       		.uleb128 0xd
 1086 00b7 1D       		.uleb128 0x1d
 1087 00b8 00       		.byte	0
 1088 00b9 31       		.uleb128 0x31
 1089 00ba 13       		.uleb128 0x13
 1090 00bb 52       		.uleb128 0x52
 1091 00bc 01       		.uleb128 0x1
 1092 00bd 55       		.uleb128 0x55
 1093 00be 17       		.uleb128 0x17
 1094 00bf 58       		.uleb128 0x58
 1095 00c0 0B       		.uleb128 0xb
 1096 00c1 59       		.uleb128 0x59
 1097 00c2 0B       		.uleb128 0xb
 1098 00c3 00       		.byte	0
 1099 00c4 00       		.byte	0
 1100 00c5 0E       		.uleb128 0xe
 1101 00c6 2E       		.uleb128 0x2e
 1102 00c7 00       		.byte	0
 1103 00c8 31       		.uleb128 0x31
 1104 00c9 13       		.uleb128 0x13
 1105 00ca 11       		.uleb128 0x11
 1106 00cb 01       		.uleb128 0x1
 1107 00cc 12       		.uleb128 0x12
 1108 00cd 06       		.uleb128 0x6
 1109 00ce 40       		.uleb128 0x40
 1110 00cf 18       		.uleb128 0x18
 1111 00d0 9742     		.uleb128 0x2117
 1112 00d2 19       		.uleb128 0x19
 1113 00d3 00       		.byte	0
 1114 00d4 00       		.byte	0
 1115 00d5 0F       		.uleb128 0xf
 1116 00d6 2E       		.uleb128 0x2e
 1117 00d7 01       		.byte	0x1
 1118 00d8 3F       		.uleb128 0x3f
 1119 00d9 19       		.uleb128 0x19
 1120 00da 03       		.uleb128 0x3
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 30


 1121 00db 0E       		.uleb128 0xe
 1122 00dc 3A       		.uleb128 0x3a
 1123 00dd 0B       		.uleb128 0xb
 1124 00de 3B       		.uleb128 0x3b
 1125 00df 05       		.uleb128 0x5
 1126 00e0 27       		.uleb128 0x27
 1127 00e1 19       		.uleb128 0x19
 1128 00e2 11       		.uleb128 0x11
 1129 00e3 01       		.uleb128 0x1
 1130 00e4 12       		.uleb128 0x12
 1131 00e5 06       		.uleb128 0x6
 1132 00e6 40       		.uleb128 0x40
 1133 00e7 18       		.uleb128 0x18
 1134 00e8 9742     		.uleb128 0x2117
 1135 00ea 19       		.uleb128 0x19
 1136 00eb 01       		.uleb128 0x1
 1137 00ec 13       		.uleb128 0x13
 1138 00ed 00       		.byte	0
 1139 00ee 00       		.byte	0
 1140 00ef 10       		.uleb128 0x10
 1141 00f0 05       		.uleb128 0x5
 1142 00f1 00       		.byte	0
 1143 00f2 03       		.uleb128 0x3
 1144 00f3 0E       		.uleb128 0xe
 1145 00f4 3A       		.uleb128 0x3a
 1146 00f5 0B       		.uleb128 0xb
 1147 00f6 3B       		.uleb128 0x3b
 1148 00f7 05       		.uleb128 0x5
 1149 00f8 49       		.uleb128 0x49
 1150 00f9 13       		.uleb128 0x13
 1151 00fa 02       		.uleb128 0x2
 1152 00fb 17       		.uleb128 0x17
 1153 00fc 00       		.byte	0
 1154 00fd 00       		.byte	0
 1155 00fe 11       		.uleb128 0x11
 1156 00ff 2E       		.uleb128 0x2e
 1157 0100 00       		.byte	0
 1158 0101 3F       		.uleb128 0x3f
 1159 0102 19       		.uleb128 0x19
 1160 0103 03       		.uleb128 0x3
 1161 0104 0E       		.uleb128 0xe
 1162 0105 3A       		.uleb128 0x3a
 1163 0106 0B       		.uleb128 0xb
 1164 0107 3B       		.uleb128 0x3b
 1165 0108 05       		.uleb128 0x5
 1166 0109 27       		.uleb128 0x27
 1167 010a 19       		.uleb128 0x19
 1168 010b 49       		.uleb128 0x49
 1169 010c 13       		.uleb128 0x13
 1170 010d 11       		.uleb128 0x11
 1171 010e 01       		.uleb128 0x1
 1172 010f 12       		.uleb128 0x12
 1173 0110 06       		.uleb128 0x6
 1174 0111 40       		.uleb128 0x40
 1175 0112 18       		.uleb128 0x18
 1176 0113 9742     		.uleb128 0x2117
 1177 0115 19       		.uleb128 0x19
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 31


 1178 0116 00       		.byte	0
 1179 0117 00       		.byte	0
 1180 0118 12       		.uleb128 0x12
 1181 0119 34       		.uleb128 0x34
 1182 011a 00       		.byte	0
 1183 011b 03       		.uleb128 0x3
 1184 011c 0E       		.uleb128 0xe
 1185 011d 3A       		.uleb128 0x3a
 1186 011e 0B       		.uleb128 0xb
 1187 011f 3B       		.uleb128 0x3b
 1188 0120 05       		.uleb128 0x5
 1189 0121 49       		.uleb128 0x49
 1190 0122 13       		.uleb128 0x13
 1191 0123 00       		.byte	0
 1192 0124 00       		.byte	0
 1193 0125 13       		.uleb128 0x13
 1194 0126 1D       		.uleb128 0x1d
 1195 0127 00       		.byte	0
 1196 0128 31       		.uleb128 0x31
 1197 0129 13       		.uleb128 0x13
 1198 012a 52       		.uleb128 0x52
 1199 012b 01       		.uleb128 0x1
 1200 012c 55       		.uleb128 0x55
 1201 012d 17       		.uleb128 0x17
 1202 012e 58       		.uleb128 0x58
 1203 012f 0B       		.uleb128 0xb
 1204 0130 59       		.uleb128 0x59
 1205 0131 05       		.uleb128 0x5
 1206 0132 00       		.byte	0
 1207 0133 00       		.byte	0
 1208 0134 14       		.uleb128 0x14
 1209 0135 1D       		.uleb128 0x1d
 1210 0136 00       		.byte	0
 1211 0137 31       		.uleb128 0x31
 1212 0138 13       		.uleb128 0x13
 1213 0139 11       		.uleb128 0x11
 1214 013a 01       		.uleb128 0x1
 1215 013b 12       		.uleb128 0x12
 1216 013c 06       		.uleb128 0x6
 1217 013d 58       		.uleb128 0x58
 1218 013e 0B       		.uleb128 0xb
 1219 013f 59       		.uleb128 0x59
 1220 0140 05       		.uleb128 0x5
 1221 0141 00       		.byte	0
 1222 0142 00       		.byte	0
 1223 0143 00       		.byte	0
 1224              		.section	.debug_loc,"",%progbits
 1225              	.Ldebug_loc0:
 1226              	.LLST0:
 1227 0000 2A000000 		.4byte	.LVL0
 1228 0004 54000000 		.4byte	.LVL1
 1229 0008 0100     		.2byte	0x1
 1230 000a 50       		.byte	0x50
 1231 000b 00000000 		.4byte	0
 1232 000f 00000000 		.4byte	0
 1233              	.LLST1:
 1234 0013 1A000000 		.4byte	.LVL4
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 32


 1235 0017 3C000000 		.4byte	.LVL5
 1236 001b 0500     		.2byte	0x5
 1237 001d 72       		.byte	0x72
 1238 001e 00       		.sleb128 0
 1239 001f 32       		.byte	0x32
 1240 0020 1A       		.byte	0x1a
 1241 0021 9F       		.byte	0x9f
 1242 0022 00000000 		.4byte	0
 1243 0026 00000000 		.4byte	0
 1244              	.LLST2:
 1245 002a 00000000 		.4byte	.LVL6
 1246 002e 06000000 		.4byte	.LVL7
 1247 0032 0100     		.2byte	0x1
 1248 0034 50       		.byte	0x50
 1249 0035 06000000 		.4byte	.LVL7
 1250 0039 14000000 		.4byte	.LFE6
 1251 003d 0400     		.2byte	0x4
 1252 003f F3       		.byte	0xf3
 1253 0040 01       		.uleb128 0x1
 1254 0041 50       		.byte	0x50
 1255 0042 9F       		.byte	0x9f
 1256 0043 00000000 		.4byte	0
 1257 0047 00000000 		.4byte	0
 1258              	.LLST3:
 1259 004b 00000000 		.4byte	.LVL8
 1260 004f 02000000 		.4byte	.LVL9
 1261 0053 0100     		.2byte	0x1
 1262 0055 50       		.byte	0x50
 1263 0056 02000000 		.4byte	.LVL9
 1264 005a 14000000 		.4byte	.LFE7
 1265 005e 0400     		.2byte	0x4
 1266 0060 F3       		.byte	0xf3
 1267 0061 01       		.uleb128 0x1
 1268 0062 50       		.byte	0x50
 1269 0063 9F       		.byte	0x9f
 1270 0064 00000000 		.4byte	0
 1271 0068 00000000 		.4byte	0
 1272              	.LLST4:
 1273 006c 00000000 		.4byte	.LVL10
 1274 0070 32000000 		.4byte	.LVL11
 1275 0074 0100     		.2byte	0x1
 1276 0076 50       		.byte	0x50
 1277 0077 32000000 		.4byte	.LVL11
 1278 007b 3E000000 		.4byte	.LVL12
 1279 007f 0400     		.2byte	0x4
 1280 0081 F3       		.byte	0xf3
 1281 0082 01       		.uleb128 0x1
 1282 0083 50       		.byte	0x50
 1283 0084 9F       		.byte	0x9f
 1284 0085 3E000000 		.4byte	.LVL12
 1285 0089 46000000 		.4byte	.LVL13
 1286 008d 0100     		.2byte	0x1
 1287 008f 50       		.byte	0x50
 1288 0090 46000000 		.4byte	.LVL13
 1289 0094 50000000 		.4byte	.LFE9
 1290 0098 0400     		.2byte	0x4
 1291 009a F3       		.byte	0xf3
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 33


 1292 009b 01       		.uleb128 0x1
 1293 009c 50       		.byte	0x50
 1294 009d 9F       		.byte	0x9f
 1295 009e 00000000 		.4byte	0
 1296 00a2 00000000 		.4byte	0
 1297              		.section	.debug_aranges,"",%progbits
 1298 0000 6C000000 		.4byte	0x6c
 1299 0004 0200     		.2byte	0x2
 1300 0006 00000000 		.4byte	.Ldebug_info0
 1301 000a 04       		.byte	0x4
 1302 000b 00       		.byte	0
 1303 000c 0000     		.2byte	0
 1304 000e 0000     		.2byte	0
 1305 0010 00000000 		.4byte	.LFB0
 1306 0014 18000000 		.4byte	.LFE0-.LFB0
 1307 0018 00000000 		.4byte	.LFB1
 1308 001c 18000000 		.4byte	.LFE1-.LFB1
 1309 0020 00000000 		.4byte	.LFB2
 1310 0024 6C000000 		.4byte	.LFE2-.LFB2
 1311 0028 00000000 		.4byte	.LFB3
 1312 002c 18000000 		.4byte	.LFE3-.LFB3
 1313 0030 00000000 		.4byte	.LFB4
 1314 0034 CC000000 		.4byte	.LFE4-.LFB4
 1315 0038 00000000 		.4byte	.LFB5
 1316 003c 0C000000 		.4byte	.LFE5-.LFB5
 1317 0040 00000000 		.4byte	.LFB6
 1318 0044 14000000 		.4byte	.LFE6-.LFB6
 1319 0048 00000000 		.4byte	.LFB7
 1320 004c 14000000 		.4byte	.LFE7-.LFB7
 1321 0050 00000000 		.4byte	.LFB8
 1322 0054 10000000 		.4byte	.LFE8-.LFB8
 1323 0058 00000000 		.4byte	.LFB9
 1324 005c 50000000 		.4byte	.LFE9-.LFB9
 1325 0060 00000000 		.4byte	.LFB10
 1326 0064 10000000 		.4byte	.LFE10-.LFB10
 1327 0068 00000000 		.4byte	0
 1328 006c 00000000 		.4byte	0
 1329              		.section	.debug_ranges,"",%progbits
 1330              	.Ldebug_ranges0:
 1331 0000 02000000 		.4byte	.LBB11
 1332 0004 04000000 		.4byte	.LBE11
 1333 0008 06000000 		.4byte	.LBB19
 1334 000c 08000000 		.4byte	.LBE19
 1335 0010 0A000000 		.4byte	.LBB21
 1336 0014 0E000000 		.4byte	.LBE21
 1337 0018 00000000 		.4byte	0
 1338 001c 00000000 		.4byte	0
 1339 0020 04000000 		.4byte	.LBB15
 1340 0024 06000000 		.4byte	.LBE15
 1341 0028 08000000 		.4byte	.LBB20
 1342 002c 0A000000 		.4byte	.LBE20
 1343 0030 0E000000 		.4byte	.LBB22
 1344 0034 10000000 		.4byte	.LBE22
 1345 0038 00000000 		.4byte	0
 1346 003c 00000000 		.4byte	0
 1347 0040 00000000 		.4byte	.LBB23
 1348 0044 04000000 		.4byte	.LBE23
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 34


 1349 0048 08000000 		.4byte	.LBB28
 1350 004c 0A000000 		.4byte	.LBE28
 1351 0050 00000000 		.4byte	0
 1352 0054 00000000 		.4byte	0
 1353 0058 00000000 		.4byte	.LFB0
 1354 005c 18000000 		.4byte	.LFE0
 1355 0060 00000000 		.4byte	.LFB1
 1356 0064 18000000 		.4byte	.LFE1
 1357 0068 00000000 		.4byte	.LFB2
 1358 006c 6C000000 		.4byte	.LFE2
 1359 0070 00000000 		.4byte	.LFB3
 1360 0074 18000000 		.4byte	.LFE3
 1361 0078 00000000 		.4byte	.LFB4
 1362 007c CC000000 		.4byte	.LFE4
 1363 0080 00000000 		.4byte	.LFB5
 1364 0084 0C000000 		.4byte	.LFE5
 1365 0088 00000000 		.4byte	.LFB6
 1366 008c 14000000 		.4byte	.LFE6
 1367 0090 00000000 		.4byte	.LFB7
 1368 0094 14000000 		.4byte	.LFE7
 1369 0098 00000000 		.4byte	.LFB8
 1370 009c 10000000 		.4byte	.LFE8
 1371 00a0 00000000 		.4byte	.LFB9
 1372 00a4 50000000 		.4byte	.LFE9
 1373 00a8 00000000 		.4byte	.LFB10
 1374 00ac 10000000 		.4byte	.LFE10
 1375 00b0 00000000 		.4byte	0
 1376 00b4 00000000 		.4byte	0
 1377              		.section	.debug_line,"",%progbits
 1378              	.Ldebug_line0:
 1379 0000 AE010000 		.section	.debug_str,"MS",%progbits,1
 1379      02004800 
 1379      00000201 
 1379      FB0E0D00 
 1379      01010101 
 1380              	.LASF34:
 1381 0000 63757272 		.ascii	"currDiv\000"
 1381      44697600 
 1382              	.LASF15:
 1383 0008 72656731 		.ascii	"reg16\000"
 1383      3600
 1384              	.LASF2:
 1385 000e 73686F72 		.ascii	"short int\000"
 1385      7420696E 
 1385      7400
 1386              	.LASF10:
 1387 0018 75696E74 		.ascii	"uint16\000"
 1387      313600
 1388              	.LASF25:
 1389 001f 72657374 		.ascii	"restart\000"
 1389      61727400 
 1390              	.LASF35:
 1391 0027 6F6C6453 		.ascii	"oldSrc\000"
 1391      726300
 1392              	.LASF9:
 1393 002e 75696E74 		.ascii	"uint8\000"
 1393      3800
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 35


 1394              	.LASF24:
 1395 0034 636C6B44 		.ascii	"clkDivider\000"
 1395      69766964 
 1395      657200
 1396              	.LASF36:
 1397 003f 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 1397      4320342E 
 1397      392E3320 
 1397      32303135 
 1397      30333033 
 1398 0072 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1398      20726576 
 1398      6973696F 
 1398      6E203232 
 1398      31323230 
 1399 00a5 73202D66 		.ascii	"s -ffunction-sections -ffat-lto-objects\000"
 1399      66756E63 
 1399      74696F6E 
 1399      2D736563 
 1399      74696F6E 
 1400              	.LASF11:
 1401 00cd 666C6F61 		.ascii	"float\000"
 1401      7400
 1402              	.LASF22:
 1403 00d3 74696D65 		.ascii	"timer_clock_SetDividerRegister\000"
 1403      725F636C 
 1403      6F636B5F 
 1403      53657444 
 1403      69766964 
 1404              	.LASF6:
 1405 00f2 6C6F6E67 		.ascii	"long long int\000"
 1405      206C6F6E 
 1405      6720696E 
 1405      7400
 1406              	.LASF38:
 1407 0100 433A5C55 		.ascii	"C:\\Users\\yqh\\Documents\\works\\NanoNXT\\Pass_TOC"
 1407      73657273 
 1407      5C797168 
 1407      5C446F63 
 1407      756D656E 
 1408 012d 5C352E30 		.ascii	"\\5.0.3\\nanoNxt_ICM3.cydsn\000"
 1408      2E335C6E 
 1408      616E6F4E 
 1408      78745F49 
 1408      434D332E 
 1409              	.LASF4:
 1410 0147 6C6F6E67 		.ascii	"long int\000"
 1410      20696E74 
 1410      00
 1411              	.LASF39:
 1412 0150 74696D65 		.ascii	"timer_clock_GetModeRegister\000"
 1412      725F636C 
 1412      6F636B5F 
 1412      4765744D 
 1412      6F646552 
 1413              	.LASF17:
 1414 016c 74696D65 		.ascii	"timer_clock_GetDividerRegister\000"
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 36


 1414      725F636C 
 1414      6F636B5F 
 1414      47657444 
 1414      69766964 
 1415              	.LASF23:
 1416 018b 73746174 		.ascii	"state\000"
 1416      6500
 1417              	.LASF37:
 1418 0191 47656E65 		.ascii	"Generated_Source\\PSoC5\\timer_clock.c\000"
 1418      72617465 
 1418      645F536F 
 1418      75726365 
 1418      5C50536F 
 1419              	.LASF1:
 1420 01b6 756E7369 		.ascii	"unsigned char\000"
 1420      676E6564 
 1420      20636861 
 1420      7200
 1421              	.LASF30:
 1422 01c4 6D6F6465 		.ascii	"modeBitMask\000"
 1422      4269744D 
 1422      61736B00 
 1423              	.LASF18:
 1424 01d0 74696D65 		.ascii	"timer_clock_Start\000"
 1424      725F636C 
 1424      6F636B5F 
 1424      53746172 
 1424      7400
 1425              	.LASF0:
 1426 01e2 7369676E 		.ascii	"signed char\000"
 1426      65642063 
 1426      68617200 
 1427              	.LASF7:
 1428 01ee 6C6F6E67 		.ascii	"long long unsigned int\000"
 1428      206C6F6E 
 1428      6720756E 
 1428      7369676E 
 1428      65642069 
 1429              	.LASF8:
 1430 0205 756E7369 		.ascii	"unsigned int\000"
 1430      676E6564 
 1430      20696E74 
 1430      00
 1431              	.LASF16:
 1432 0212 74696D65 		.ascii	"timer_clock_GetSourceRegister\000"
 1432      725F636C 
 1432      6F636B5F 
 1432      47657453 
 1432      6F757263 
 1433              	.LASF21:
 1434 0230 74696D65 		.ascii	"timer_clock_StandbyPower\000"
 1434      725F636C 
 1434      6F636B5F 
 1434      5374616E 
 1434      64627950 
 1435              	.LASF32:
 1436 0249 74696D65 		.ascii	"timer_clock_SetSourceRegister\000"
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 37


 1436      725F636C 
 1436      6F636B5F 
 1436      53657453 
 1436      6F757263 
 1437              	.LASF3:
 1438 0267 73686F72 		.ascii	"short unsigned int\000"
 1438      7420756E 
 1438      7369676E 
 1438      65642069 
 1438      6E7400
 1439              	.LASF13:
 1440 027a 63686172 		.ascii	"char\000"
 1440      00
 1441              	.LASF33:
 1442 027f 636C6B53 		.ascii	"clkSource\000"
 1442      6F757263 
 1442      6500
 1443              	.LASF28:
 1444 0289 63757272 		.ascii	"currSrc\000"
 1444      53726300 
 1445              	.LASF26:
 1446 0291 6F6C6444 		.ascii	"oldDivider\000"
 1446      69766964 
 1446      657200
 1447              	.LASF14:
 1448 029c 72656738 		.ascii	"reg8\000"
 1448      00
 1449              	.LASF5:
 1450 02a1 6C6F6E67 		.ascii	"long unsigned int\000"
 1450      20756E73 
 1450      69676E65 
 1450      6420696E 
 1450      7400
 1451              	.LASF12:
 1452 02b3 646F7562 		.ascii	"double\000"
 1452      6C6500
 1453              	.LASF31:
 1454 02ba 74696D65 		.ascii	"timer_clock_ClearModeRegister\000"
 1454      725F636C 
 1454      6F636B5F 
 1454      436C6561 
 1454      724D6F64 
 1455              	.LASF20:
 1456 02d8 74696D65 		.ascii	"timer_clock_StopBlock\000"
 1456      725F636C 
 1456      6F636B5F 
 1456      53746F70 
 1456      426C6F63 
 1457              	.LASF27:
 1458 02ee 656E6162 		.ascii	"enabled\000"
 1458      6C656400 
 1459              	.LASF19:
 1460 02f6 74696D65 		.ascii	"timer_clock_Stop\000"
 1460      725F636C 
 1460      6F636B5F 
 1460      53746F70 
 1460      00
ARM GAS  C:\Users\yqh\AppData\Local\Temp\ccHD2Ash.s 			page 38


 1461              	.LASF29:
 1462 0307 74696D65 		.ascii	"timer_clock_SetModeRegister\000"
 1462      725F636C 
 1462      6F636B5F 
 1462      5365744D 
 1462      6F646552 
 1463              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
