Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Mon Jun 16 13:40:12 2025
| Host              : LAPTOP-TCIG5LLE running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_route -file timing_post_route.rpt
| Design            : new_7
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               16          
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

clk_enable
enable_1
input_im[0]
input_im[1]
input_im[2]
input_im[3]
input_im[4]
input_im[5]
input_im[6]
input_im[7]
input_re[0]
input_re[1]
input_re[2]
input_re[3]
input_re[4]
input_re[5]
input_re[6]
input_re[7]
reset_x

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

output_im[0]
output_im[1]
output_im[2]
output_im[3]
output_im[4]
output_im[5]
output_im[6]
output_im[7]
output_re[0]
output_re[1]
output_re[2]
output_re[3]
output_re[4]
output_re[5]
output_re[6]
output_re[7]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.253        0.000                      0                 1166        0.041        0.000                      0                 1166        0.458        0.000                       0                   525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               0.253        0.000                      0                 1166        0.041        0.000                      0                 1166        0.458        0.000                       0                   525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/DINADIN[13]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MWCLK rise@2.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.494ns (33.371%)  route 0.986ns (66.629%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 2.039 - 2.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.028     0.028    u_main_module_new/u_FIR_system_new/u_Subsystem/clk
    SLICE_X59Y140        FDRE                                         r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y140        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg[1]/Q
                         net (fo=5, routed)           0.208     0.315    u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg_n_1_[1]
    SLICE_X59Y138        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.437 r  u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_35/O
                         net (fo=3, routed)           0.148     0.585    u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_35_n_1
    SLICE_X57Y137        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     0.673 r  u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_31/O
                         net (fo=3, routed)           0.097     0.770    u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_31_n_1
    SLICE_X57Y137        LUT5 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     0.909 r  u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_29/O
                         net (fo=1, routed)           0.219     1.128    u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_29_n_1
    SLICE_X56Y137        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     1.194 r  u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_11/O
                         net (fo=1, routed)           0.314     1.508    u_main_module_new/u_Single_Port_RAM1/DINADIN[13]
    RAMB18_X1Y54         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=524, unset)          0.039     2.039    u_main_module_new/u_Single_Port_RAM1/clk
    RAMB18_X1Y54         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.039    
                         clock uncertainty           -0.035     2.004    
    RAMB18_X1Y54         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[13])
                                                     -0.242     1.762    u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.762    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/DINADIN[13]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MWCLK rise@2.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.494ns (33.371%)  route 0.986ns (66.629%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 2.039 - 2.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.028     0.028    u_main_module_new/u_FIR_system_new/u_Subsystem/clk
    SLICE_X59Y140        FDRE                                         r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y140        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 f  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg[1]/Q
                         net (fo=5, routed)           0.208     0.315    u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg_n_1_[1]
    SLICE_X59Y138        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.437 r  u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_35/O
                         net (fo=3, routed)           0.148     0.585    u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_35_n_1
    SLICE_X57Y137        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     0.673 r  u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_31/O
                         net (fo=3, routed)           0.097     0.770    u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_31_n_1
    SLICE_X57Y137        LUT5 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     0.909 r  u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_29/O
                         net (fo=1, routed)           0.219     1.128    u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_29_n_1
    SLICE_X56Y137        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     1.194 r  u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_11/O
                         net (fo=1, routed)           0.314     1.508    u_main_module_new/u_Single_Port_RAM1/DINADIN[13]
    RAMB18_X1Y54         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=524, unset)          0.039     2.039    u_main_module_new/u_Single_Port_RAM1/clk
    RAMB18_X1Y54         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.039    
                         clock uncertainty           -0.035     2.004    
    RAMB18_X1Y54         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[13])
                                                     -0.242     1.762    u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.762    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/DINADIN[13]
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MWCLK rise@2.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.494ns (33.371%)  route 0.986ns (66.629%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.039ns = ( 2.039 - 2.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.028     0.028    u_main_module_new/u_FIR_system_new/u_Subsystem/clk
    SLICE_X59Y140        FDRE                                         r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y140        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.107 r  u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg[1]/Q
                         net (fo=5, routed)           0.208     0.315    u_main_module_new/u_FIR_system_new/u_Subsystem/Delay30_out1_re_reg_n_1_[1]
    SLICE_X59Y138        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     0.437 f  u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_35/O
                         net (fo=3, routed)           0.148     0.585    u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_35_n_1
    SLICE_X57Y137        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     0.673 f  u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_31/O
                         net (fo=3, routed)           0.097     0.770    u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_31_n_1
    SLICE_X57Y137        LUT5 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     0.909 f  u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_29/O
                         net (fo=1, routed)           0.219     1.128    u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_29_n_1
    SLICE_X56Y137        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     1.194 r  u_main_module_new/u_FIR_system_new/u_Subsystem/ram_reg_bram_0_i_11/O
                         net (fo=1, routed)           0.314     1.508    u_main_module_new/u_Single_Port_RAM1/DINADIN[13]
    RAMB18_X1Y54         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=524, unset)          0.039     2.039    u_main_module_new/u_Single_Port_RAM1/clk
    RAMB18_X1Y54         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000     2.039    
                         clock uncertainty           -0.035     2.004    
    RAMB18_X1Y54         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[13])
                                                     -0.242     1.762    u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          1.762    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  0.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.013     0.013    clk
    SLICE_X59Y129        FDRE                                         r  addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  addr_reg[3]/Q
                         net (fo=5, routed)           0.029     0.081    addr_reg[3]
    SLICE_X59Y129        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.020     0.101 r  addr[4]_i_1/O
                         net (fo=1, routed)           0.006     0.107    count[4]
    SLICE_X59Y129        FDRE                                         r  addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.019     0.019    clk
    SLICE_X59Y129        FDRE                                         r  addr_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X59Y129        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.013     0.013    clk
    SLICE_X59Y129        FDRE                                         r  addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 f  addr_reg[3]/Q
                         net (fo=5, routed)           0.029     0.081    addr_reg[3]
    SLICE_X59Y129        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.020     0.101 r  addr[4]_i_1/O
                         net (fo=1, routed)           0.006     0.107    count[4]
    SLICE_X59Y129        FDRE                                         r  addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.019     0.019    clk
    SLICE_X59Y129        FDRE                                         r  addr_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X59Y129        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.013     0.013    clk
    SLICE_X59Y129        FDRE                                         r  addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y129        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  addr_reg[3]/Q
                         net (fo=5, routed)           0.029     0.081    addr_reg[3]
    SLICE_X59Y129        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.020     0.101 f  addr[4]_i_1/O
                         net (fo=1, routed)           0.006     0.107    count[4]
    SLICE_X59Y129        FDRE                                         f  addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.019     0.019    clk
    SLICE_X59Y129        FDRE                                         r  addr_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X59Y129        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         2.000       0.645      RAMB18_X1Y54   u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         2.000       0.936      SLICE_X57Y128  u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/RAMS64E_A/CLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         2.000       0.936      SLICE_X57Y128  u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.000       0.458      RAMB18_X1Y54   u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.000       0.458      RAMB18_X1Y54   u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.532         1.000       0.468      SLICE_X57Y128  u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.000       0.458      RAMB18_X1Y54   u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.000       0.458      RAMB18_X1Y54   u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.532         1.000       0.468      SLICE_X57Y128  u_main_module_new/u_Single_Port_RAM/ram_reg_0_255_0_0/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            output_re[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.310ns  (logic 1.040ns (79.389%)  route 0.270ns (20.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.076     0.076    u_main_module_new/u_Single_Port_RAM1/clk
    RAMB18_X1Y54         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[11])
                                                      0.879     0.955 r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=1, routed)           0.246     1.201    u_main_module_new/output_re_1[3]
    SLICE_X52Y135        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     1.362 r  u_main_module_new/output_re[3]_INST_0/O
                         net (fo=0)                   0.024     1.386    output_re[3]
                                                                      r  output_re[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            output_re[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.310ns  (logic 1.040ns (79.389%)  route 0.270ns (20.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.076     0.076    u_main_module_new/u_Single_Port_RAM1/clk
    RAMB18_X1Y54         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[11])
                                                      0.879     0.955 f  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/DOUTADOUT[11]
                         net (fo=1, routed)           0.246     1.201    u_main_module_new/output_re_1[3]
    SLICE_X52Y135        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     1.362 f  u_main_module_new/output_re[3]_INST_0/O
                         net (fo=0)                   0.024     1.386    output_re[3]
                                                                      f  output_re[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            output_im[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.247ns  (logic 1.082ns (86.768%)  route 0.165ns (13.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.076     0.076    u_main_module_new/u_Single_Port_RAM1/clk
    RAMB18_X1Y54         RAMB18E2                                     r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     1.048 r  u_main_module_new/u_Single_Port_RAM1/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=1, routed)           0.144     1.192    u_main_module_new/output_im_1[0]
    SLICE_X52Y135        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.302 r  u_main_module_new/output_im[0]_INST_0/O
                         net (fo=0)                   0.021     1.323    output_im[0]
                                                                      r  output_im[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_main_module_new/Delay1_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            output_im[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.081ns (59.642%)  route 0.055ns (40.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.012     0.012    u_main_module_new/clk
    SLICE_X52Y136        FDRE                                         r  u_main_module_new/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  u_main_module_new/Delay1_out1_reg/Q
                         net (fo=16, routed)          0.055     0.108    u_main_module_new/Delay1_out1
    SLICE_X52Y136        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     0.148 r  u_main_module_new/output_im[4]_INST_0/O
                         net (fo=0)                   0.000     0.148    output_im[4]
                                                                      r  output_im[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_main_module_new/Delay1_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            output_im[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.081ns (59.642%)  route 0.055ns (40.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.012     0.012    u_main_module_new/clk
    SLICE_X52Y136        FDRE                                         r  u_main_module_new/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 f  u_main_module_new/Delay1_out1_reg/Q
                         net (fo=16, routed)          0.055     0.108    u_main_module_new/Delay1_out1
    SLICE_X52Y136        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     0.148 f  u_main_module_new/output_im[4]_INST_0/O
                         net (fo=0)                   0.000     0.148    output_im[4]
                                                                      f  output_im[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_main_module_new/Delay1_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            output_re[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.063ns (46.163%)  route 0.073ns (53.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.012     0.012    u_main_module_new/clk
    SLICE_X52Y136        FDRE                                         r  u_main_module_new/Delay1_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  u_main_module_new/Delay1_out1_reg/Q
                         net (fo=16, routed)          0.073     0.126    u_main_module_new/Delay1_out1
    SLICE_X52Y135        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.148 r  u_main_module_new/output_re[2]_INST_0/O
                         net (fo=0)                   0.000     0.148    output_re[2]
                                                                      r  output_re[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay          1050 Endpoints
Min Delay          1050 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_main_module_new/u_Chart1/i2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.236ns (29.775%)  route 0.557ns (70.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    u_main_module_new/u_Chart1/clk_enable
    SLICE_X55Y136        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.146 r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_3/O
                         net (fo=2, routed)           0.228     0.374    u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_3_n_1
    SLICE_X60Y134        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     0.464 r  u_main_module_new/u_Chart1/i2[7]_i_1/O
                         net (fo=8, routed)           0.329     0.793    u_main_module_new/u_Chart1/i2
    SLICE_X54Y135        FDRE                                         r  u_main_module_new/u_Chart1/i2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.021     0.021    u_main_module_new/u_Chart1/clk
    SLICE_X54Y135        FDRE                                         r  u_main_module_new/u_Chart1/i2_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_main_module_new/u_Chart1/i2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.236ns (29.775%)  route 0.557ns (70.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    u_main_module_new/u_Chart1/clk_enable
    SLICE_X55Y136        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.146 r  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_3/O
                         net (fo=2, routed)           0.228     0.374    u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_3_n_1
    SLICE_X60Y134        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     0.464 r  u_main_module_new/u_Chart1/i2[7]_i_1/O
                         net (fo=8, routed)           0.329     0.793    u_main_module_new/u_Chart1/i2
    SLICE_X54Y135        FDRE                                         r  u_main_module_new/u_Chart1/i2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.021     0.021    u_main_module_new/u_Chart1/clk
    SLICE_X54Y135        FDRE                                         r  u_main_module_new/u_Chart1/i2_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_main_module_new/u_Chart1/i2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.236ns (29.775%)  route 0.557ns (70.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    u_main_module_new/u_Chart1/clk_enable
    SLICE_X55Y136        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.146 f  u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_3/O
                         net (fo=2, routed)           0.228     0.374    u_main_module_new/u_Chart1/FSM_sequential_is_Chart1[1]_i_3_n_1
    SLICE_X60Y134        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     0.464 f  u_main_module_new/u_Chart1/i2[7]_i_1/O
                         net (fo=8, routed)           0.329     0.793    u_main_module_new/u_Chart1/i2
    SLICE_X54Y135        FDRE                                         f  u_main_module_new/u_Chart1/i2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.021     0.021    u_main_module_new/u_Chart1/clk
    SLICE_X54Y135        FDRE                                         r  u_main_module_new/u_Chart1/i2_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_enable/out_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    u_enable/clk_enable
    SLICE_X59Y128        FDRE                                         r  u_enable/out_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.029     0.029    u_enable/clk
    SLICE_X59Y128        FDRE                                         r  u_enable/out_reg_reg/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_enable/out_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    u_enable/clk_enable
    SLICE_X59Y128        FDRE                                         r  u_enable/out_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.029     0.029    u_enable/clk
    SLICE_X59Y128        FDRE                                         r  u_enable/out_reg_reg/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_enable/out_reg_reg/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=406, unset)          0.000     0.000    u_enable/clk_enable
    SLICE_X59Y128        FDRE                                         r  u_enable/out_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=524, unset)          0.019     0.019    u_enable/clk
    SLICE_X59Y128        FDRE                                         r  u_enable/out_reg_reg/C





