// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_calc_svd_update_on_diag_s_off_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        top_left,
        bottom_right,
        s_temp_0_0_read,
        s_temp_0_1_read,
        s_temp_1_0_read,
        s_temp_1_1_read,
        p_read,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        u_row_temp_0_address0,
        u_row_temp_0_ce0,
        u_row_temp_0_we0,
        u_row_temp_0_d0,
        u_row_temp_0_q0,
        u_row_temp_1_address0,
        u_row_temp_1_ce0,
        u_row_temp_1_we0,
        u_row_temp_1_d0,
        u_row_temp_1_q0,
        v_row_temp_0_address0,
        v_row_temp_0_ce0,
        v_row_temp_0_we0,
        v_row_temp_0_d0,
        v_row_temp_0_q0,
        v_row_temp_1_address0,
        v_row_temp_1_ce0,
        v_row_temp_1_we0,
        v_row_temp_1_d0,
        v_row_temp_1_q0,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17
);

parameter    ap_ST_st1_fsm_0 = 54'b1;
parameter    ap_ST_st2_fsm_1 = 54'b10;
parameter    ap_ST_st3_fsm_2 = 54'b100;
parameter    ap_ST_st4_fsm_3 = 54'b1000;
parameter    ap_ST_st5_fsm_4 = 54'b10000;
parameter    ap_ST_st6_fsm_5 = 54'b100000;
parameter    ap_ST_st7_fsm_6 = 54'b1000000;
parameter    ap_ST_st8_fsm_7 = 54'b10000000;
parameter    ap_ST_st9_fsm_8 = 54'b100000000;
parameter    ap_ST_st10_fsm_9 = 54'b1000000000;
parameter    ap_ST_st11_fsm_10 = 54'b10000000000;
parameter    ap_ST_st12_fsm_11 = 54'b100000000000;
parameter    ap_ST_st13_fsm_12 = 54'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 54'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 54'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 54'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 54'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 54'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 54'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 54'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 54'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 54'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 54'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 54'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 54'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 54'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 54'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 54'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 54'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 54'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 54'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 54'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 54'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 54'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 54'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 54'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 54'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 54'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 54'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 54'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 54'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 54'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 54'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 54'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 54'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 54'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 54'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 54'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 54'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 54'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 54'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 54'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_52 = 54'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_53 = 54'b100000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_80000000 = 32'b10000000000000000000000000000000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv10_310 = 10'b1100010000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] top_left;
input  [31:0] bottom_right;
input  [31:0] s_temp_0_0_read;
input  [31:0] s_temp_0_1_read;
input  [31:0] s_temp_1_0_read;
input  [31:0] s_temp_1_1_read;
input  [31:0] p_read;
input  [31:0] p_read13;
input  [31:0] p_read14;
input  [31:0] p_read15;
input  [31:0] p_read16;
input  [31:0] p_read17;
input  [31:0] p_read18;
input  [31:0] p_read19;
output  [9:0] u_row_temp_0_address0;
output   u_row_temp_0_ce0;
output   u_row_temp_0_we0;
output  [31:0] u_row_temp_0_d0;
input  [31:0] u_row_temp_0_q0;
output  [9:0] u_row_temp_1_address0;
output   u_row_temp_1_ce0;
output   u_row_temp_1_we0;
output  [31:0] u_row_temp_1_d0;
input  [31:0] u_row_temp_1_q0;
output  [9:0] v_row_temp_0_address0;
output   v_row_temp_0_ce0;
output   v_row_temp_0_we0;
output  [31:0] v_row_temp_0_d0;
input  [31:0] v_row_temp_0_q0;
output  [9:0] v_row_temp_1_address0;
output   v_row_temp_1_ce0;
output   v_row_temp_1_we0;
output  [31:0] v_row_temp_1_d0;
input  [31:0] v_row_temp_1_q0;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] u_row_temp_0_address0;
reg u_row_temp_0_ce0;
reg u_row_temp_0_we0;
reg[9:0] u_row_temp_1_address0;
reg u_row_temp_1_ce0;
reg u_row_temp_1_we0;
reg[9:0] v_row_temp_0_address0;
reg v_row_temp_0_ce0;
reg v_row_temp_0_we0;
reg[9:0] v_row_temp_1_address0;
reg v_row_temp_1_ce0;
reg v_row_temp_1_we0;

(* fsm_encoding = "none" *) reg   [53:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_71;
wire   [31:0] grp_fu_221_p2;
reg   [31:0] reg_349;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_148;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_155;
wire   [31:0] grp_fu_227_p2;
reg   [31:0] reg_360;
wire   [31:0] grp_fu_233_p2;
reg   [31:0] reg_368;
reg    ap_sig_cseq_ST_st43_fsm_42;
reg    ap_sig_167;
wire   [31:0] grp_fu_239_p2;
reg   [31:0] reg_377;
wire   [31:0] grp_fu_261_p2;
reg   [31:0] reg_384;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_179;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_186;
reg    ap_sig_cseq_ST_st29_fsm_28;
reg    ap_sig_194;
reg    ap_sig_cseq_ST_st38_fsm_37;
reg    ap_sig_202;
reg    ap_sig_cseq_ST_st48_fsm_47;
reg    ap_sig_210;
wire   [31:0] grp_fu_265_p2;
reg   [31:0] reg_390;
wire   [31:0] grp_fu_269_p2;
reg   [31:0] reg_395;
wire   [31:0] grp_fu_273_p2;
reg   [31:0] reg_401;
wire   [31:0] grp_fu_277_p2;
reg   [31:0] reg_406;
wire   [31:0] grp_fu_281_p2;
reg   [31:0] reg_412;
wire   [31:0] grp_fu_285_p2;
reg   [31:0] reg_418;
wire   [31:0] grp_fu_289_p2;
reg   [31:0] reg_423;
reg   [31:0] reg_428;
reg    ap_sig_cseq_ST_st25_fsm_24;
reg    ap_sig_237;
reg    ap_sig_cseq_ST_st34_fsm_33;
reg    ap_sig_244;
reg   [31:0] reg_433;
reg   [31:0] reg_438;
reg    ap_sig_cseq_ST_st53_fsm_52;
reg    ap_sig_255;
reg   [31:0] reg_444;
reg   [31:0] cosA_half_reg_806;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_277;
wire    grp_dut_calc_angle_float_float_s_fu_209_ap_done;
wire    grp_dut_calc_angle_float_float_s_fu_215_ap_done;
reg   [31:0] sinA_half_reg_813;
reg   [31:0] cosB_half_reg_820;
reg   [31:0] sinB_half_reg_826;
wire   [31:0] a2_assign_fu_475_p1;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_299;
wire   [31:0] a2_assign_1_fu_489_p1;
wire   [31:0] vy_int_fu_504_p1;
reg   [31:0] vy_int_reg_844;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_310;
wire   [31:0] uy_int_fu_520_p1;
reg   [31:0] uy_int_reg_852;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_319;
reg    ap_sig_cseq_ST_st35_fsm_34;
reg    ap_sig_328;
wire   [31:0] w_out_fu_561_p3;
reg   [31:0] w_out_reg_908;
wire   [31:0] vw_int_3_fu_569_p3;
reg   [31:0] vw_int_3_reg_913;
wire   [31:0] vx_int_fu_579_p3;
reg   [31:0] vx_int_reg_921;
wire   [31:0] z_out_2_fu_610_p3;
reg   [31:0] z_out_2_reg_929;
wire   [31:0] vy_int_2_fu_618_p3;
reg   [31:0] vy_int_2_reg_934;
wire   [31:0] vz_int_fu_627_p3;
reg   [31:0] vz_int_reg_942;
wire   [31:0] grp_fu_301_p2;
reg   [31:0] tmp_i_i1_reg_950;
wire   [31:0] grp_fu_306_p2;
reg   [31:0] tmp_3_i_i1_reg_955;
wire   [31:0] grp_fu_311_p2;
reg   [31:0] tmp_i1_i1_reg_960;
wire   [31:0] grp_fu_316_p2;
reg   [31:0] tmp_3_i2_i1_reg_965;
wire   [31:0] grp_fu_321_p2;
reg   [31:0] tmp_i4_i1_reg_970;
wire   [31:0] grp_fu_326_p2;
reg   [31:0] tmp_3_i5_i1_reg_975;
wire   [31:0] grp_fu_331_p2;
reg   [31:0] tmp_i7_i1_reg_980;
wire   [31:0] grp_fu_336_p2;
reg   [31:0] tmp_3_i8_i1_reg_985;
wire   [31:0] grp_fu_245_p2;
reg   [31:0] vw_out_reg_1000;
wire   [31:0] grp_fu_249_p2;
reg   [31:0] vx_out_reg_1005;
wire   [31:0] grp_fu_253_p2;
reg   [31:0] vy_out_reg_1010;
wire   [31:0] grp_fu_257_p2;
reg   [31:0] vz_out_reg_1015;
wire   [9:0] off_row_2_fu_647_p2;
reg   [9:0] off_row_2_reg_1023;
reg    ap_sig_cseq_ST_st44_fsm_43;
reg    ap_sig_391;
wire   [0:0] or_cond_fu_663_p2;
reg   [0:0] or_cond_reg_1028;
wire   [0:0] exitcond_fu_641_p2;
reg   [9:0] v_row_temp_1_addr_reg_1032;
reg   [9:0] u_row_temp_1_addr_reg_1037;
reg   [9:0] v_row_temp_0_addr_reg_1042;
reg   [9:0] u_row_temp_0_addr_reg_1047;
reg    ap_sig_cseq_ST_st45_fsm_44;
reg    ap_sig_416;
reg   [31:0] vw_out_1_reg_1076;
reg   [31:0] vx_out_1_reg_1081;
wire    grp_dut_calc_angle_float_float_s_fu_209_ap_start;
wire    grp_dut_calc_angle_float_float_s_fu_209_ap_idle;
wire    grp_dut_calc_angle_float_float_s_fu_209_ap_ready;
wire   [31:0] grp_dut_calc_angle_float_float_s_fu_209_ap_return_0;
wire   [31:0] grp_dut_calc_angle_float_float_s_fu_209_ap_return_1;
wire    grp_dut_calc_angle_float_float_s_fu_215_ap_start;
wire    grp_dut_calc_angle_float_float_s_fu_215_ap_idle;
wire    grp_dut_calc_angle_float_float_s_fu_215_ap_ready;
wire   [31:0] grp_dut_calc_angle_float_float_s_fu_215_ap_return_0;
wire   [31:0] grp_dut_calc_angle_float_float_s_fu_215_ap_return_1;
reg   [9:0] off_row_reg_198;
reg    ap_sig_cseq_ST_st54_fsm_53;
reg    ap_sig_448;
reg    ap_reg_grp_dut_calc_angle_float_float_s_fu_209_ap_start;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_457;
reg    ap_reg_grp_dut_calc_angle_float_float_s_fu_215_ap_start;
wire   [63:0] tmp_7_fu_669_p1;
reg   [31:0] grp_fu_221_p0;
reg   [31:0] grp_fu_221_p1;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_473;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_480;
reg    ap_sig_cseq_ST_st30_fsm_29;
reg    ap_sig_488;
reg    ap_sig_cseq_ST_st39_fsm_38;
reg    ap_sig_496;
reg    ap_sig_cseq_ST_st49_fsm_48;
reg    ap_sig_504;
reg   [31:0] grp_fu_227_p0;
reg   [31:0] grp_fu_227_p1;
reg   [31:0] grp_fu_233_p0;
reg   [31:0] grp_fu_233_p1;
reg   [31:0] grp_fu_239_p0;
reg   [31:0] grp_fu_239_p1;
reg   [31:0] grp_fu_261_p0;
reg   [31:0] grp_fu_261_p1;
reg   [31:0] grp_fu_265_p0;
reg   [31:0] grp_fu_265_p1;
reg   [31:0] grp_fu_269_p0;
reg   [31:0] grp_fu_269_p1;
reg   [31:0] grp_fu_273_p0;
reg   [31:0] grp_fu_273_p1;
reg   [31:0] grp_fu_277_p0;
reg   [31:0] grp_fu_277_p1;
reg   [31:0] grp_fu_281_p0;
reg   [31:0] grp_fu_281_p1;
reg   [31:0] grp_fu_285_p0;
reg   [31:0] grp_fu_285_p1;
reg   [31:0] grp_fu_289_p0;
reg   [31:0] grp_fu_289_p1;
wire   [31:0] tmp_to_int_fu_466_p1;
wire   [31:0] tmp_neg_fu_469_p2;
wire   [31:0] tmp_to_int_16_fu_480_p1;
wire   [31:0] tmp_neg_17_fu_483_p2;
wire   [31:0] vy_int_to_int_fu_494_p1;
wire   [31:0] vy_int_neg_fu_498_p2;
wire   [31:0] uy_int_to_int_fu_510_p1;
wire   [31:0] uy_int_neg_fu_514_p2;
wire   [31:0] p_Val2_s_fu_525_p1;
wire   [31:0] w_out_1_neg_fu_537_p2;
wire   [31:0] vw_int_to_int_fu_547_p1;
wire   [31:0] vw_int_neg_fu_551_p2;
wire   [0:0] p_Result_s_fu_529_p3;
wire   [31:0] w_out_1_fu_543_p1;
wire   [31:0] vw_int_fu_557_p1;
wire   [31:0] p_Val2_30_fu_588_p1;
wire   [31:0] z_out_1_neg_fu_600_p2;
wire   [0:0] p_Result_10_fu_592_p3;
wire   [31:0] z_out_fu_606_p1;
wire   [31:0] off_row_cast1_fu_637_p1;
wire   [0:0] tmp_5_fu_653_p2;
wire   [0:0] tmp_6_fu_658_p2;
reg   [1:0] grp_fu_221_opcode;
reg   [1:0] grp_fu_239_opcode;
reg   [53:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 54'b1;
#0 ap_reg_grp_dut_calc_angle_float_float_s_fu_209_ap_start = 1'b0;
#0 ap_reg_grp_dut_calc_angle_float_float_s_fu_215_ap_start = 1'b0;
end

dut_calc_angle_float_float_s grp_dut_calc_angle_float_float_s_fu_209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_calc_angle_float_float_s_fu_209_ap_start),
    .ap_done(grp_dut_calc_angle_float_float_s_fu_209_ap_done),
    .ap_idle(grp_dut_calc_angle_float_float_s_fu_209_ap_idle),
    .ap_ready(grp_dut_calc_angle_float_float_s_fu_209_ap_ready),
    .A_M_real(reg_349),
    .A_M_imag(reg_360),
    .ap_return_0(grp_dut_calc_angle_float_float_s_fu_209_ap_return_0),
    .ap_return_1(grp_dut_calc_angle_float_float_s_fu_209_ap_return_1)
);

dut_calc_angle_float_float_s grp_dut_calc_angle_float_float_s_fu_215(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_calc_angle_float_float_s_fu_215_ap_start),
    .ap_done(grp_dut_calc_angle_float_float_s_fu_215_ap_done),
    .ap_idle(grp_dut_calc_angle_float_float_s_fu_215_ap_idle),
    .ap_ready(grp_dut_calc_angle_float_float_s_fu_215_ap_ready),
    .A_M_real(reg_368),
    .A_M_imag(reg_377),
    .ap_return_0(grp_dut_calc_angle_float_float_s_fu_215_ap_return_0),
    .ap_return_1(grp_dut_calc_angle_float_float_s_fu_215_ap_return_1)
);

dut_faddfsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_faddfsub_32ns_32ns_32_5_full_dsp_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_221_p0),
    .din1(grp_fu_221_p1),
    .opcode(grp_fu_221_opcode),
    .ce(1'b1),
    .dout(grp_fu_221_p2)
);

dut_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fadd_32ns_32ns_32_5_full_dsp_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_227_p0),
    .din1(grp_fu_227_p1),
    .ce(1'b1),
    .dout(grp_fu_227_p2)
);

dut_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fadd_32ns_32ns_32_5_full_dsp_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_233_p0),
    .din1(grp_fu_233_p1),
    .ce(1'b1),
    .dout(grp_fu_233_p2)
);

dut_faddfsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_faddfsub_32ns_32ns_32_5_full_dsp_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_239_p0),
    .din1(grp_fu_239_p1),
    .opcode(grp_fu_239_opcode),
    .ce(1'b1),
    .dout(grp_fu_239_p2)
);

dut_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fadd_32ns_32ns_32_5_full_dsp_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i1_reg_950),
    .din1(tmp_3_i_i1_reg_955),
    .ce(1'b1),
    .dout(grp_fu_245_p2)
);

dut_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fadd_32ns_32ns_32_5_full_dsp_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i1_i1_reg_960),
    .din1(tmp_3_i2_i1_reg_965),
    .ce(1'b1),
    .dout(grp_fu_249_p2)
);

dut_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fadd_32ns_32ns_32_5_full_dsp_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i4_i1_reg_970),
    .din1(tmp_3_i5_i1_reg_975),
    .ce(1'b1),
    .dout(grp_fu_253_p2)
);

dut_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fadd_32ns_32ns_32_5_full_dsp_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i7_i1_reg_980),
    .din1(tmp_3_i8_i1_reg_985),
    .ce(1'b1),
    .dout(grp_fu_257_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_261_p0),
    .din1(grp_fu_261_p1),
    .ce(1'b1),
    .dout(grp_fu_261_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_265_p0),
    .din1(grp_fu_265_p1),
    .ce(1'b1),
    .dout(grp_fu_265_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_269_p0),
    .din1(grp_fu_269_p1),
    .ce(1'b1),
    .dout(grp_fu_269_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_273_p0),
    .din1(grp_fu_273_p1),
    .ce(1'b1),
    .dout(grp_fu_273_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_277_p0),
    .din1(grp_fu_277_p1),
    .ce(1'b1),
    .dout(grp_fu_277_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_281_p0),
    .din1(grp_fu_281_p1),
    .ce(1'b1),
    .dout(grp_fu_281_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_285_p0),
    .din1(grp_fu_285_p1),
    .ce(1'b1),
    .dout(grp_fu_285_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_289_p0),
    .din1(grp_fu_289_p1),
    .ce(1'b1),
    .dout(grp_fu_289_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(vw_int_3_fu_569_p3),
    .din1(p_read16),
    .ce(1'b1),
    .dout(grp_fu_301_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(vx_int_fu_579_p3),
    .din1(p_read17),
    .ce(1'b1),
    .dout(grp_fu_306_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(vy_int_2_fu_618_p3),
    .din1(p_read16),
    .ce(1'b1),
    .dout(grp_fu_311_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(vz_int_fu_627_p3),
    .din1(p_read17),
    .ce(1'b1),
    .dout(grp_fu_316_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(vw_int_3_fu_569_p3),
    .din1(p_read18),
    .ce(1'b1),
    .dout(grp_fu_321_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(vx_int_fu_579_p3),
    .din1(p_read19),
    .ce(1'b1),
    .dout(grp_fu_326_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(vy_int_2_fu_618_p3),
    .din1(p_read18),
    .ce(1'b1),
    .dout(grp_fu_331_p2)
);

dut_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_fmul_32ns_32ns_32_4_max_dsp_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(vz_int_fu_627_p3),
    .din1(p_read19),
    .ce(1'b1),
    .dout(grp_fu_336_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_calc_angle_float_float_s_fu_209_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            ap_reg_grp_dut_calc_angle_float_float_s_fu_209_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_calc_angle_float_float_s_fu_209_ap_ready)) begin
            ap_reg_grp_dut_calc_angle_float_float_s_fu_209_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_calc_angle_float_float_s_fu_215_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            ap_reg_grp_dut_calc_angle_float_float_s_fu_215_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_calc_angle_float_float_s_fu_215_ap_ready)) begin
            ap_reg_grp_dut_calc_angle_float_float_s_fu_215_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st54_fsm_53)) begin
        off_row_reg_198 <= off_row_2_reg_1023;
    end else if ((1'b1 == ap_sig_cseq_ST_st43_fsm_42)) begin
        off_row_reg_198 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~((1'b0 == grp_dut_calc_angle_float_float_s_fu_209_ap_done) | (1'b0 == grp_dut_calc_angle_float_float_s_fu_215_ap_done)))) begin
        cosA_half_reg_806 <= grp_dut_calc_angle_float_float_s_fu_209_ap_return_0;
        cosB_half_reg_820 <= grp_dut_calc_angle_float_float_s_fu_215_ap_return_0;
        sinA_half_reg_813 <= grp_dut_calc_angle_float_float_s_fu_209_ap_return_1;
        sinB_half_reg_826 <= grp_dut_calc_angle_float_float_s_fu_215_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st44_fsm_43)) begin
        off_row_2_reg_1023 <= off_row_2_fu_647_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st44_fsm_43) & (exitcond_fu_641_p2 == 1'b0))) begin
        or_cond_reg_1028 <= or_cond_fu_663_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        reg_349 <= grp_fu_221_p2;
        reg_360 <= grp_fu_227_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st43_fsm_42))) begin
        reg_368 <= grp_fu_233_p2;
        reg_377 <= grp_fu_239_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st29_fsm_28) | (1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st48_fsm_47))) begin
        reg_384 <= grp_fu_261_p2;
        reg_390 <= grp_fu_265_p2;
        reg_395 <= grp_fu_269_p2;
        reg_401 <= grp_fu_273_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st48_fsm_47))) begin
        reg_406 <= grp_fu_277_p2;
        reg_412 <= grp_fu_281_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st38_fsm_37) | (1'b1 == ap_sig_cseq_ST_st48_fsm_47))) begin
        reg_418 <= grp_fu_285_p2;
        reg_423 <= grp_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st43_fsm_42) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st34_fsm_33))) begin
        reg_428 <= grp_fu_221_p2;
        reg_433 <= grp_fu_227_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st53_fsm_52))) begin
        reg_438 <= grp_fu_233_p2;
        reg_444 <= grp_fu_239_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st38_fsm_37)) begin
        tmp_3_i2_i1_reg_965 <= grp_fu_316_p2;
        tmp_3_i5_i1_reg_975 <= grp_fu_326_p2;
        tmp_3_i8_i1_reg_985 <= grp_fu_336_p2;
        tmp_3_i_i1_reg_955 <= grp_fu_306_p2;
        tmp_i1_i1_reg_960 <= grp_fu_311_p2;
        tmp_i4_i1_reg_970 <= grp_fu_321_p2;
        tmp_i7_i1_reg_980 <= grp_fu_331_p2;
        tmp_i_i1_reg_950 <= grp_fu_301_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st44_fsm_43) & (exitcond_fu_641_p2 == 1'b0) & (or_cond_fu_663_p2 == 1'b0))) begin
        u_row_temp_0_addr_reg_1047 <= tmp_7_fu_669_p1;
        u_row_temp_1_addr_reg_1037 <= tmp_7_fu_669_p1;
        v_row_temp_0_addr_reg_1042 <= tmp_7_fu_669_p1;
        v_row_temp_1_addr_reg_1032 <= tmp_7_fu_669_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        uy_int_reg_852 <= uy_int_fu_520_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        vw_int_3_reg_913 <= vw_int_3_fu_569_p3;
        vx_int_reg_921 <= vx_int_fu_579_p3;
        vy_int_2_reg_934 <= vy_int_2_fu_618_p3;
        vz_int_reg_942 <= vz_int_fu_627_p3;
        w_out_reg_908 <= w_out_fu_561_p3;
        z_out_2_reg_929 <= z_out_2_fu_610_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st53_fsm_52)) begin
        vw_out_1_reg_1076 <= grp_fu_221_p2;
        vx_out_1_reg_1081 <= grp_fu_227_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st43_fsm_42)) begin
        vw_out_reg_1000 <= grp_fu_245_p2;
        vx_out_reg_1005 <= grp_fu_249_p2;
        vy_out_reg_1010 <= grp_fu_253_p2;
        vz_out_reg_1015 <= grp_fu_257_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        vy_int_reg_844 <= vy_int_fu_504_p1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st44_fsm_43) & ~(exitcond_fu_641_p2 == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st44_fsm_43) & ~(exitcond_fu_641_p2 == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_179) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_473) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_155) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_310) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_71) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_186) begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_480) begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_237) begin
        ap_sig_cseq_ST_st25_fsm_24 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_24 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_319) begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_194) begin
        ap_sig_cseq_ST_st29_fsm_28 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st29_fsm_28 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_488) begin
        ap_sig_cseq_ST_st30_fsm_29 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_29 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_244) begin
        ap_sig_cseq_ST_st34_fsm_33 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st34_fsm_33 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_328) begin
        ap_sig_cseq_ST_st35_fsm_34 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st35_fsm_34 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_202) begin
        ap_sig_cseq_ST_st38_fsm_37 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st38_fsm_37 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_496) begin
        ap_sig_cseq_ST_st39_fsm_38 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st39_fsm_38 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_167) begin
        ap_sig_cseq_ST_st43_fsm_42 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st43_fsm_42 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_391) begin
        ap_sig_cseq_ST_st44_fsm_43 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st44_fsm_43 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_416) begin
        ap_sig_cseq_ST_st45_fsm_44 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st45_fsm_44 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_210) begin
        ap_sig_cseq_ST_st48_fsm_47 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st48_fsm_47 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_504) begin
        ap_sig_cseq_ST_st49_fsm_48 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_48 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_255) begin
        ap_sig_cseq_ST_st53_fsm_52 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st53_fsm_52 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_448) begin
        ap_sig_cseq_ST_st54_fsm_53 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st54_fsm_53 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_148) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_457) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_277) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_299) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        grp_fu_221_opcode = ap_const_lv2_1;
    end else if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st30_fsm_29) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48))) begin
        grp_fu_221_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_221_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st30_fsm_29) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48))) begin
        grp_fu_221_p0 = reg_384;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        grp_fu_221_p0 = s_temp_1_1_read;
    end else begin
        grp_fu_221_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st30_fsm_29) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48))) begin
        grp_fu_221_p1 = reg_390;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        grp_fu_221_p1 = s_temp_0_0_read;
    end else begin
        grp_fu_221_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st30_fsm_29) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48))) begin
        grp_fu_227_p0 = reg_395;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        grp_fu_227_p0 = s_temp_1_0_read;
    end else begin
        grp_fu_227_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st30_fsm_29) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48))) begin
        grp_fu_227_p1 = reg_401;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        grp_fu_227_p1 = s_temp_0_1_read;
    end else begin
        grp_fu_227_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48))) begin
        grp_fu_233_p0 = reg_406;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_233_p0 = reg_384;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        grp_fu_233_p0 = s_temp_1_1_read;
    end else begin
        grp_fu_233_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48))) begin
        grp_fu_233_p1 = reg_412;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_233_p1 = reg_406;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        grp_fu_233_p1 = s_temp_0_0_read;
    end else begin
        grp_fu_233_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        grp_fu_239_opcode = ap_const_lv2_1;
    end else if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48))) begin
        grp_fu_239_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_239_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48))) begin
        grp_fu_239_p0 = reg_418;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_239_p0 = reg_395;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        grp_fu_239_p0 = s_temp_1_0_read;
    end else begin
        grp_fu_239_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) | (1'b1 == ap_sig_cseq_ST_st39_fsm_38) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48))) begin
        grp_fu_239_p1 = reg_423;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_239_p1 = reg_412;
    end else if ((1'b1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        grp_fu_239_p1 = s_temp_0_1_read;
    end else begin
        grp_fu_239_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_261_p0 = v_row_temp_0_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st26_fsm_25) | (1'b1 == ap_sig_cseq_ST_st35_fsm_34))) begin
        grp_fu_261_p0 = reg_349;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_261_p0 = reg_368;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_261_p0 = cosA_half_reg_806;
    end else begin
        grp_fu_261_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_261_p1 = vw_int_3_reg_913;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        grp_fu_261_p1 = p_read;
    end else if ((1'b1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        grp_fu_261_p1 = reg_428;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_261_p1 = s_temp_0_0_read;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_261_p1 = cosB_half_reg_820;
    end else begin
        grp_fu_261_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_265_p0 = v_row_temp_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        grp_fu_265_p0 = uy_int_reg_852;
    end else if ((1'b1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        grp_fu_265_p0 = uy_int_fu_520_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_265_p0 = vy_int_fu_504_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_265_p0 = sinA_half_reg_813;
    end else begin
        grp_fu_265_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_265_p1 = vx_int_reg_921;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        grp_fu_265_p1 = p_read13;
    end else if ((1'b1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        grp_fu_265_p1 = reg_433;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_265_p1 = s_temp_0_1_read;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_265_p1 = sinB_half_reg_826;
    end else begin
        grp_fu_265_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_269_p0 = v_row_temp_0_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st26_fsm_25) | (1'b1 == ap_sig_cseq_ST_st35_fsm_34))) begin
        grp_fu_269_p0 = reg_360;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_269_p0 = reg_368;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_269_p0 = sinA_half_reg_813;
    end else begin
        grp_fu_269_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_269_p1 = vy_int_2_reg_934;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        grp_fu_269_p1 = p_read;
    end else if ((1'b1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        grp_fu_269_p1 = reg_438;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_269_p1 = s_temp_1_0_read;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_269_p1 = cosB_half_reg_820;
    end else begin
        grp_fu_269_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_273_p0 = v_row_temp_1_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st26_fsm_25) | (1'b1 == ap_sig_cseq_ST_st35_fsm_34))) begin
        grp_fu_273_p0 = reg_349;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_273_p0 = vy_int_fu_504_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_273_p0 = a2_assign_fu_475_p1;
    end else begin
        grp_fu_273_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_273_p1 = vz_int_reg_942;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        grp_fu_273_p1 = p_read13;
    end else if ((1'b1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        grp_fu_273_p1 = reg_444;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_273_p1 = s_temp_1_1_read;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_273_p1 = sinB_half_reg_826;
    end else begin
        grp_fu_273_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_277_p0 = u_row_temp_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        grp_fu_277_p0 = reg_349;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_277_p0 = reg_377;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_277_p0 = a2_assign_1_fu_489_p1;
    end else begin
        grp_fu_277_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_277_p1 = reg_349;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        grp_fu_277_p1 = p_read14;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_277_p1 = s_temp_0_0_read;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_277_p1 = sinB_half_reg_826;
    end else begin
        grp_fu_277_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_281_p0 = u_row_temp_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        grp_fu_281_p0 = uy_int_reg_852;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_281_p0 = reg_368;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_281_p0 = cosA_half_reg_806;
    end else begin
        grp_fu_281_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_281_p1 = uy_int_reg_852;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        grp_fu_281_p1 = p_read15;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_281_p1 = s_temp_0_1_read;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_fu_281_p1 = sinB_half_reg_826;
    end else begin
        grp_fu_281_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_285_p0 = u_row_temp_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        grp_fu_285_p0 = reg_360;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_285_p0 = reg_377;
    end else begin
        grp_fu_285_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_285_p1 = reg_360;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        grp_fu_285_p1 = p_read14;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_285_p1 = s_temp_1_0_read;
    end else begin
        grp_fu_285_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_289_p0 = u_row_temp_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        grp_fu_289_p0 = reg_349;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_289_p0 = reg_368;
    end else begin
        grp_fu_289_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        grp_fu_289_p1 = reg_349;
    end else if ((1'b1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        grp_fu_289_p1 = p_read15;
    end else if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
        grp_fu_289_p1 = s_temp_1_1_read;
    end else begin
        grp_fu_289_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st54_fsm_53)) begin
        u_row_temp_0_address0 = u_row_temp_0_addr_reg_1047;
    end else if ((1'b1 == ap_sig_cseq_ST_st44_fsm_43)) begin
        u_row_temp_0_address0 = tmp_7_fu_669_p1;
    end else begin
        u_row_temp_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st44_fsm_43) | (1'b1 == ap_sig_cseq_ST_st54_fsm_53))) begin
        u_row_temp_0_ce0 = 1'b1;
    end else begin
        u_row_temp_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st54_fsm_53) & (or_cond_reg_1028 == 1'b0))) begin
        u_row_temp_0_we0 = 1'b1;
    end else begin
        u_row_temp_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st54_fsm_53)) begin
        u_row_temp_1_address0 = u_row_temp_1_addr_reg_1037;
    end else if ((1'b1 == ap_sig_cseq_ST_st44_fsm_43)) begin
        u_row_temp_1_address0 = tmp_7_fu_669_p1;
    end else begin
        u_row_temp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st44_fsm_43) | (1'b1 == ap_sig_cseq_ST_st54_fsm_53))) begin
        u_row_temp_1_ce0 = 1'b1;
    end else begin
        u_row_temp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st54_fsm_53) & (or_cond_reg_1028 == 1'b0))) begin
        u_row_temp_1_we0 = 1'b1;
    end else begin
        u_row_temp_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st54_fsm_53)) begin
        v_row_temp_0_address0 = v_row_temp_0_addr_reg_1042;
    end else if ((1'b1 == ap_sig_cseq_ST_st44_fsm_43)) begin
        v_row_temp_0_address0 = tmp_7_fu_669_p1;
    end else begin
        v_row_temp_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st44_fsm_43) | (1'b1 == ap_sig_cseq_ST_st54_fsm_53))) begin
        v_row_temp_0_ce0 = 1'b1;
    end else begin
        v_row_temp_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st54_fsm_53) & (or_cond_reg_1028 == 1'b0))) begin
        v_row_temp_0_we0 = 1'b1;
    end else begin
        v_row_temp_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st54_fsm_53)) begin
        v_row_temp_1_address0 = v_row_temp_1_addr_reg_1032;
    end else if ((1'b1 == ap_sig_cseq_ST_st44_fsm_43)) begin
        v_row_temp_1_address0 = tmp_7_fu_669_p1;
    end else begin
        v_row_temp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st44_fsm_43) | (1'b1 == ap_sig_cseq_ST_st54_fsm_53))) begin
        v_row_temp_1_ce0 = 1'b1;
    end else begin
        v_row_temp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st54_fsm_53) & (or_cond_reg_1028 == 1'b0))) begin
        v_row_temp_1_we0 = 1'b1;
    end else begin
        v_row_temp_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            if (~((1'b0 == grp_dut_calc_angle_float_float_s_fu_209_ap_done) | (1'b0 == grp_dut_calc_angle_float_float_s_fu_215_ap_done))) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : begin
            ap_NS_fsm = ap_ST_st28_fsm_27;
        end
        ap_ST_st28_fsm_27 : begin
            ap_NS_fsm = ap_ST_st29_fsm_28;
        end
        ap_ST_st29_fsm_28 : begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st37_fsm_36 : begin
            ap_NS_fsm = ap_ST_st38_fsm_37;
        end
        ap_ST_st38_fsm_37 : begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : begin
            if (~(exitcond_fu_641_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if (((exitcond_fu_641_p2 == 1'b0) & ~(or_cond_fu_663_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_st54_fsm_53;
            end else begin
                ap_NS_fsm = ap_ST_st45_fsm_44;
            end
        end
        ap_ST_st45_fsm_44 : begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : begin
            ap_NS_fsm = ap_ST_st47_fsm_46;
        end
        ap_ST_st47_fsm_46 : begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        ap_ST_st49_fsm_48 : begin
            ap_NS_fsm = ap_ST_st50_fsm_49;
        end
        ap_ST_st50_fsm_49 : begin
            ap_NS_fsm = ap_ST_st51_fsm_50;
        end
        ap_ST_st51_fsm_50 : begin
            ap_NS_fsm = ap_ST_st52_fsm_51;
        end
        ap_ST_st52_fsm_51 : begin
            ap_NS_fsm = ap_ST_st53_fsm_52;
        end
        ap_ST_st53_fsm_52 : begin
            ap_NS_fsm = ap_ST_st54_fsm_53;
        end
        ap_ST_st54_fsm_53 : begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a2_assign_1_fu_489_p1 = tmp_neg_17_fu_483_p2;

assign a2_assign_fu_475_p1 = tmp_neg_fu_469_p2;

assign ap_return_0 = reg_428;

assign ap_return_1 = reg_433;

assign ap_return_10 = uy_int_reg_852;

assign ap_return_11 = reg_349;

assign ap_return_12 = vw_int_3_reg_913;

assign ap_return_13 = vy_int_2_reg_934;

assign ap_return_14 = vx_int_reg_921;

assign ap_return_15 = vz_int_reg_942;

assign ap_return_16 = w_out_reg_908;

assign ap_return_17 = z_out_2_reg_929;

assign ap_return_2 = reg_368;

assign ap_return_3 = reg_377;

assign ap_return_4 = vw_out_reg_1000;

assign ap_return_5 = vx_out_reg_1005;

assign ap_return_6 = vy_out_reg_1010;

assign ap_return_7 = vz_out_reg_1015;

assign ap_return_8 = reg_349;

assign ap_return_9 = reg_360;

always @ (*) begin
    ap_sig_148 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_155 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_167 = (1'b1 == ap_CS_fsm[ap_const_lv32_2A]);
end

always @ (*) begin
    ap_sig_179 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_186 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_194 = (1'b1 == ap_CS_fsm[ap_const_lv32_1C]);
end

always @ (*) begin
    ap_sig_202 = (1'b1 == ap_CS_fsm[ap_const_lv32_25]);
end

always @ (*) begin
    ap_sig_210 = (1'b1 == ap_CS_fsm[ap_const_lv32_2F]);
end

always @ (*) begin
    ap_sig_237 = (1'b1 == ap_CS_fsm[ap_const_lv32_18]);
end

always @ (*) begin
    ap_sig_244 = (1'b1 == ap_CS_fsm[ap_const_lv32_21]);
end

always @ (*) begin
    ap_sig_255 = (1'b1 == ap_CS_fsm[ap_const_lv32_34]);
end

always @ (*) begin
    ap_sig_277 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_299 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_310 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_319 = (1'b1 == ap_CS_fsm[ap_const_lv32_19]);
end

always @ (*) begin
    ap_sig_328 = (1'b1 == ap_CS_fsm[ap_const_lv32_22]);
end

always @ (*) begin
    ap_sig_391 = (1'b1 == ap_CS_fsm[ap_const_lv32_2B]);
end

always @ (*) begin
    ap_sig_416 = (1'b1 == ap_CS_fsm[ap_const_lv32_2C]);
end

always @ (*) begin
    ap_sig_448 = (1'b1 == ap_CS_fsm[ap_const_lv32_35]);
end

always @ (*) begin
    ap_sig_457 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_473 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_480 = (1'b1 == ap_CS_fsm[ap_const_lv32_14]);
end

always @ (*) begin
    ap_sig_488 = (1'b1 == ap_CS_fsm[ap_const_lv32_1D]);
end

always @ (*) begin
    ap_sig_496 = (1'b1 == ap_CS_fsm[ap_const_lv32_26]);
end

always @ (*) begin
    ap_sig_504 = (1'b1 == ap_CS_fsm[ap_const_lv32_30]);
end

always @ (*) begin
    ap_sig_71 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

assign exitcond_fu_641_p2 = ((off_row_reg_198 == ap_const_lv10_310) ? 1'b1 : 1'b0);

assign grp_dut_calc_angle_float_float_s_fu_209_ap_start = ap_reg_grp_dut_calc_angle_float_float_s_fu_209_ap_start;

assign grp_dut_calc_angle_float_float_s_fu_215_ap_start = ap_reg_grp_dut_calc_angle_float_float_s_fu_215_ap_start;

assign off_row_2_fu_647_p2 = (off_row_reg_198 + ap_const_lv10_1);

assign off_row_cast1_fu_637_p1 = off_row_reg_198;

assign or_cond_fu_663_p2 = (tmp_5_fu_653_p2 | tmp_6_fu_658_p2);

assign p_Result_10_fu_592_p3 = p_Val2_30_fu_588_p1[ap_const_lv32_1F];

assign p_Result_s_fu_529_p3 = p_Val2_s_fu_525_p1[ap_const_lv32_1F];

assign p_Val2_30_fu_588_p1 = reg_433;

assign p_Val2_s_fu_525_p1 = reg_428;

assign tmp_5_fu_653_p2 = ((off_row_cast1_fu_637_p1 == bottom_right) ? 1'b1 : 1'b0);

assign tmp_6_fu_658_p2 = ((off_row_cast1_fu_637_p1 == top_left) ? 1'b1 : 1'b0);

assign tmp_7_fu_669_p1 = off_row_reg_198;

assign tmp_neg_17_fu_483_p2 = (tmp_to_int_16_fu_480_p1 ^ ap_const_lv32_80000000);

assign tmp_neg_fu_469_p2 = (tmp_to_int_fu_466_p1 ^ ap_const_lv32_80000000);

assign tmp_to_int_16_fu_480_p1 = sinA_half_reg_813;

assign tmp_to_int_fu_466_p1 = cosA_half_reg_806;

assign u_row_temp_0_d0 = reg_438;

assign u_row_temp_1_d0 = reg_444;

assign uy_int_fu_520_p1 = uy_int_neg_fu_514_p2;

assign uy_int_neg_fu_514_p2 = (uy_int_to_int_fu_510_p1 ^ ap_const_lv32_80000000);

assign uy_int_to_int_fu_510_p1 = reg_360;

assign v_row_temp_0_d0 = vw_out_1_reg_1076;

assign v_row_temp_1_d0 = vx_out_1_reg_1081;

assign vw_int_3_fu_569_p3 = ((p_Result_s_fu_529_p3[0:0] === 1'b1) ? vw_int_fu_557_p1 : reg_368);

assign vw_int_fu_557_p1 = vw_int_neg_fu_551_p2;

assign vw_int_neg_fu_551_p2 = (vw_int_to_int_fu_547_p1 ^ ap_const_lv32_80000000);

assign vw_int_to_int_fu_547_p1 = reg_368;

assign vx_int_fu_579_p3 = ((p_Result_s_fu_529_p3[0:0] === 1'b1) ? reg_377 : vy_int_reg_844);

assign vy_int_2_fu_618_p3 = ((p_Result_10_fu_592_p3[0:0] === 1'b1) ? vy_int_reg_844 : reg_377);

assign vy_int_fu_504_p1 = vy_int_neg_fu_498_p2;

assign vy_int_neg_fu_498_p2 = (vy_int_to_int_fu_494_p1 ^ ap_const_lv32_80000000);

assign vy_int_to_int_fu_494_p1 = reg_377;

assign vz_int_fu_627_p3 = ((p_Result_10_fu_592_p3[0:0] === 1'b1) ? vw_int_fu_557_p1 : reg_368);

assign w_out_1_fu_543_p1 = w_out_1_neg_fu_537_p2;

assign w_out_1_neg_fu_537_p2 = (p_Val2_s_fu_525_p1 ^ ap_const_lv32_80000000);

assign w_out_fu_561_p3 = ((p_Result_s_fu_529_p3[0:0] === 1'b1) ? w_out_1_fu_543_p1 : reg_428);

assign z_out_1_neg_fu_600_p2 = (p_Val2_30_fu_588_p1 ^ ap_const_lv32_80000000);

assign z_out_2_fu_610_p3 = ((p_Result_10_fu_592_p3[0:0] === 1'b1) ? z_out_fu_606_p1 : reg_433);

assign z_out_fu_606_p1 = z_out_1_neg_fu_600_p2;

endmodule //dut_calc_svd_update_on_diag_s_off_s
