set a(0-4202) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(5,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-26 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-6176 {}}} SUCCS {{258 0 0 0-4190 {}} {256 0 0 0-6176 {}}} CYCLES {}}
set a(0-4203) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(6,64) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-27 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-6173 {}}} SUCCS {{258 0 0 0-4190 {}} {256 0 0 0-6173 {}}} CYCLES {}}
set a(0-4204) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-28 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-4190 {}}} SUCCS {{259 0 0 0-4190 {}}} CYCLES {}}
set a(0-4205) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-29 LOC {0 1.0 1 0.9833734 1 0.9833734 1 0.9833734 1 0.9833734} PREDS {{774 0 0 0-6171 {}}} SUCCS {{259 0 0 0-4206 {}} {130 0 0 0-4191 {}} {256 0 0 0-6171 {}}} CYCLES {}}
set a(0-4206) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-30 LOC {1 0.0 1 0.9833734 1 0.9833734 1 0.9999999400641025 1 0.9999999400641025} PREDS {{259 0 0 0-4205 {}}} SUCCS {{258 0 0 0-4208 {}} {130 0 0 0-4191 {}} {258 0 0 0-4192 {}}} CYCLES {}}
set a(0-4207) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME operator-<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-31 LOC {1 0.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9999999573717948 1 0.9999999573717948} PREDS {} SUCCS {{259 0 0 0-4208 {}} {130 0 0 0-4191 {}}} CYCLES {}}
set a(0-4208) {AREA_SCORE 1430.10 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_div(65,11,1) QUANTITY 1 MULTICYCLE mgc_div(65,11,1) NAME operator_<66,true>:div TYPE DIV DELAY {2cy+14.49 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-32 LOC {1 1.0 1 1.0 1 1.0 4 0.9055771999999997 4 0.9055771999999997} PREDS {{259 0 0 0-4207 {}} {258 0 0 0-4206 {}}} SUCCS {{259 0 0 0-4209 {}} {130 0 0 0-4191 {}}} CYCLES {}}
set a(0-4209) {AREA_SCORE {} NAME operator_<66,true>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-33 LOC {4 0.90557725 4 0.90557725 4 0.90557725 4 0.90557725 4 0.9513621999999999} PREDS {{259 0 0 0-4208 {}} {772 0 0 0-4191 {}}} SUCCS {{258 0 0 0-4211 {}} {258 0 0 0-4191 {}}} CYCLES {}}
set a(0-4210) {AREA_SCORE {} NAME modExp_dev:result:asn(modExp_dev:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-34 LOC {0 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{772 0 0 0-4192 {}} {772 0 0 0-4191 {}}} SUCCS {{258 0 0 0-4191 {}}} CYCLES {}}
set a(0-4211) {AREA_SCORE {} NAME operator><64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-35 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{258 0 0 0-4209 {}}} SUCCS {{259 0 0 0-4212 {}} {130 0 0 0-4191 {}}} CYCLES {}}
set a(0-4212) {AREA_SCORE {} NAME operator><64,false>:not#1 TYPE NOT PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-36 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-4211 {}}} SUCCS {{259 0 0 0-4213 {}} {130 0 0 0-4191 {}}} CYCLES {}}
set a(0-4213) {AREA_SCORE {} NAME operator><64,false>:conc#1 TYPE CONCATENATE PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-37 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-4212 {}}} SUCCS {{259 0 0 0-4214 {}} {130 0 0 0-4191 {}}} CYCLES {}}
set a(0-4214) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-38 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9999999580128205 4 0.9999999580128205} PREDS {{259 0 0 0-4213 {}}} SUCCS {{259 0 0 0-4215 {}} {130 0 0 0-4191 {}}} CYCLES {}}
set a(0-4215) {AREA_SCORE {} NAME operator><64,false>:slc()(65)#1 TYPE READSLICE PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-39 LOC {4 0.95421505 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-4214 {}}} SUCCS {{259 0 0 0-4216 {}} {130 0 0 0-4191 {}}} CYCLES {}}
set a(0-4216) {AREA_SCORE {} NAME modExp_dev:while:not#1 TYPE NOT PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-40 LOC {4 0.95421505 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-4215 {}}} SUCCS {{259 0 0 0-4217 {}} {130 0 0 0-4191 {}}} CYCLES {}}
set a(0-4217) {AREA_SCORE {} NAME modExp_dev:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-41 LOC {4 0.95421505 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-4216 {}} {772 0 0 0-4191 {}}} SUCCS {{259 0 0 0-4191 {}}} CYCLES {}}
set a(0-4218) {AREA_SCORE {} NAME modExp_dev:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-42 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-4235 {}}} SUCCS {{259 0 0 0-4219 {}} {256 0 0 0-4235 {}}} CYCLES {}}
set a(0-4219) {AREA_SCORE {} NAME modExp_dev:while:break(modExp_dev:while) TYPE TERMINATE PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-43 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-4218 {}}} SUCCS {{128 0 0 0-4228 {}} {128 0 0 0-4229 {}} {128 0 0 0-4235 {}}} CYCLES {}}
set a(0-4220) {AREA_SCORE {} NAME modExp_dev:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-44 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-4229 {}}} SUCCS {{259 0 0 0-4221 {}} {256 0 0 0-4229 {}}} CYCLES {}}
set a(0-4221) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME modExp_dev:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-45 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-4220 {}}} SUCCS {{259 0 0 0-4222 {}}} CYCLES {}}
set a(0-4222) {AREA_SCORE {} NAME modulo_dev.base TYPE {C-CORE PORT} PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-46 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-4221 {}} {128 0 0 0-4224 {}}} SUCCS {{258 0 0 0-4224 {}}} CYCLES {}}
set a(0-4223) {AREA_SCORE {} NAME modulo_dev.m TYPE {C-CORE PORT} PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-47 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-4224 {}}} SUCCS {{259 0 0 0-4224 {}}} CYCLES {}}
set a(0-4224) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-48 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-4223 {}} {258 0 0 0-4222 {}}} SUCCS {{128 0 0 0-4222 {}} {128 0 0 0-4223 {}} {259 0 0 0-4225 {}}} CYCLES {}}
set a(0-4225) {AREA_SCORE {} NAME modulo_dev.return TYPE {C-CORE PORT} PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-49 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-4224 {}}} SUCCS {{258 0 0 0-4229 {}}} CYCLES {}}
set a(0-4226) {AREA_SCORE {} NAME modExp_dev:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-50 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-4228 {}}} SUCCS {{259 0 0 0-4227 {}} {256 0 0 0-4228 {}}} CYCLES {}}
set a(0-4227) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME modExp_dev:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-51 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-4226 {}}} SUCCS {{259 0 0 0-4228 {}} {258 0 0 0-4230 {}}} CYCLES {}}
set a(0-4228) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:exp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-52 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-4228 {}} {259 0 0 0-4227 {}} {256 0 0 0-4226 {}} {128 0 0 0-4219 {}}} SUCCS {{774 0 0 0-4226 {}} {772 0 0 0-4228 {}}} CYCLES {}}
set a(0-4229) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:result.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-53 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-4229 {}} {258 0 0 0-4225 {}} {256 0 0 0-4220 {}} {128 0 0 0-4219 {}}} SUCCS {{774 0 0 0-4220 {}} {772 0 0 0-4229 {}}} CYCLES {}}
set a(0-4230) {AREA_SCORE {} NAME operator><64,false>:not TYPE NOT PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-54 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-4227 {}}} SUCCS {{259 0 0 0-4231 {}}} CYCLES {}}
set a(0-4231) {AREA_SCORE {} NAME operator><64,false>:conc TYPE CONCATENATE PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-55 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-4230 {}}} SUCCS {{259 0 0 0-4232 {}}} CYCLES {}}
set a(0-4232) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc TYPE ACCU DELAY {0.78 ns} PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-56 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-4231 {}}} SUCCS {{259 0 0 0-4233 {}}} CYCLES {}}
set a(0-4233) {AREA_SCORE {} NAME operator><64,false>:slc()(65) TYPE READSLICE PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-57 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-4232 {}}} SUCCS {{259 0 0 0-4234 {}}} CYCLES {}}
set a(0-4234) {AREA_SCORE {} NAME modExp_dev:while:not TYPE NOT PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-58 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-4233 {}}} SUCCS {{259 0 0 0-4235 {}}} CYCLES {}}
set a(0-4235) {AREA_SCORE {} NAME modExp_dev:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4191 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-59 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-4235 {}} {259 0 0 0-4234 {}} {128 0 0 0-4219 {}} {256 0 0 0-4218 {}}} SUCCS {{774 0 0 0-4218 {}} {772 0 0 0-4235 {}}} CYCLES {}}
set a(0-4191) {CHI {0-4218 0-4219 0-4220 0-4221 0-4222 0-4223 0-4224 0-4225 0-4226 0-4227 0-4228 0-4229 0-4230 0-4231 0-4232 0-4233 0-4234 0-4235} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {135 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 135 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 135 NAME modExp_dev:while TYPE LOOP DELAY {2720.00 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-60 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-4217 {}} {130 0 0 0-4216 {}} {130 0 0 0-4215 {}} {130 0 0 0-4214 {}} {130 0 0 0-4213 {}} {130 0 0 0-4212 {}} {130 0 0 0-4211 {}} {258 0 0 0-4210 {}} {258 0 0 0-4209 {}} {130 0 0 0-4208 {}} {130 0 0 0-4207 {}} {130 0 0 0-4206 {}} {130 0 0 0-4205 {}}} SUCCS {{772 0 0 0-4209 {}} {772 0 0 0-4210 {}} {772 0 0 0-4217 {}} {131 0 0 0-4236 {}} {258 0 0 0-4192 {}}} CYCLES {}}
set a(0-4236) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-61 LOC {4 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{131 0 0 0-4191 {}} {772 0 0 0-4192 {}}} SUCCS {{259 0 0 0-4192 {}}} CYCLES {}}
set a(0-4237) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(9:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4192 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-62 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-4193 {}}} SUCCS {{258 0 0 0-4193 {}}} CYCLES {}}
set a(0-4238) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4192 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-63 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-4193 {}}} SUCCS {{259 0 0 0-4193 {}}} CYCLES {}}
set a(0-4239) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-64 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 228 0.167275125} PREDS {} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-4240) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-65 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 228 0.167275125} PREDS {} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-4241) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-66 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 228 0.167275125} PREDS {} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-4242) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-67 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 228 0.167275125} PREDS {} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-4243) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-68 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 228 0.167275125} PREDS {} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-4244) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-69 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 228 0.167275125} PREDS {} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-4245) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-70 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 228 0.167275125} PREDS {} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-4246) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#15.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-71 LOC {0 1.0 228 0.094375 228 0.094375 228 0.094375 228 0.167275125} PREDS {} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-4247) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-72 LOC {0 1.0 226 0.094375 226 0.094375 226 0.094375 226 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-6001 {}}} CYCLES {}}
set a(0-4248) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-73 LOC {0 1.0 226 0.094375 226 0.094375 226 0.094375 226 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-6001 {}}} CYCLES {}}
set a(0-4249) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-74 LOC {0 1.0 226 0.094375 226 0.094375 226 0.094375 226 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-6001 {}}} CYCLES {}}
set a(0-4250) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-75 LOC {0 1.0 226 0.094375 226 0.094375 226 0.094375 226 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-6001 {}}} CYCLES {}}
set a(0-4251) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-76 LOC {0 1.0 226 0.094375 226 0.094375 226 0.094375 226 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-6001 {}}} CYCLES {}}
set a(0-4252) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-77 LOC {0 1.0 226 0.094375 226 0.094375 226 0.094375 226 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-6001 {}}} CYCLES {}}
set a(0-4253) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-78 LOC {0 1.0 226 0.094375 226 0.094375 226 0.094375 226 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-6001 {}}} CYCLES {}}
set a(0-4254) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#14.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-79 LOC {0 1.0 226 0.094375 226 0.094375 226 0.094375 226 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-6001 {}}} CYCLES {}}
set a(0-4255) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-80 LOC {0 1.0 196 0.094375 196 0.094375 196 0.094375 196 0.167275125} PREDS {} SUCCS {{258 0 0 0-5874 {}}} CYCLES {}}
set a(0-4256) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-81 LOC {0 1.0 196 0.094375 196 0.094375 196 0.094375 196 0.167275125} PREDS {} SUCCS {{258 0 0 0-5874 {}}} CYCLES {}}
set a(0-4257) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-82 LOC {0 1.0 196 0.094375 196 0.094375 196 0.094375 196 0.167275125} PREDS {} SUCCS {{258 0 0 0-5874 {}}} CYCLES {}}
set a(0-4258) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-83 LOC {0 1.0 196 0.094375 196 0.094375 196 0.094375 196 0.167275125} PREDS {} SUCCS {{258 0 0 0-5874 {}}} CYCLES {}}
set a(0-4259) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-84 LOC {0 1.0 196 0.094375 196 0.094375 196 0.094375 196 0.167275125} PREDS {} SUCCS {{258 0 0 0-5874 {}}} CYCLES {}}
set a(0-4260) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-85 LOC {0 1.0 196 0.094375 196 0.094375 196 0.094375 196 0.167275125} PREDS {} SUCCS {{258 0 0 0-5874 {}}} CYCLES {}}
set a(0-4261) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-86 LOC {0 1.0 196 0.094375 196 0.094375 196 0.094375 196 0.167275125} PREDS {} SUCCS {{258 0 0 0-5874 {}}} CYCLES {}}
set a(0-4262) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#13.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-87 LOC {0 1.0 196 0.094375 196 0.094375 196 0.094375 196 0.167275125} PREDS {} SUCCS {{258 0 0 0-5874 {}}} CYCLES {}}
set a(0-4263) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-88 LOC {0 1.0 194 0.094375 194 0.094375 194 0.094375 194 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5784 {}}} CYCLES {}}
set a(0-4264) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-89 LOC {0 1.0 194 0.094375 194 0.094375 194 0.094375 194 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5784 {}}} CYCLES {}}
set a(0-4265) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-90 LOC {0 1.0 194 0.094375 194 0.094375 194 0.094375 194 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5784 {}}} CYCLES {}}
set a(0-4266) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-91 LOC {0 1.0 194 0.094375 194 0.094375 194 0.094375 194 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5784 {}}} CYCLES {}}
set a(0-4267) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-92 LOC {0 1.0 194 0.094375 194 0.094375 194 0.094375 194 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5784 {}}} CYCLES {}}
set a(0-4268) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-93 LOC {0 1.0 194 0.094375 194 0.094375 194 0.094375 194 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5784 {}}} CYCLES {}}
set a(0-4269) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-94 LOC {0 1.0 194 0.094375 194 0.094375 194 0.094375 194 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5784 {}}} CYCLES {}}
set a(0-4270) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#12.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-95 LOC {0 1.0 194 0.094375 194 0.094375 194 0.094375 194 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5784 {}}} CYCLES {}}
set a(0-4271) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-96 LOC {0 1.0 164 0.094375 164 0.094375 164 0.094375 164 0.167275125} PREDS {} SUCCS {{258 0 0 0-5648 {}}} CYCLES {}}
set a(0-4272) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-97 LOC {0 1.0 164 0.094375 164 0.094375 164 0.094375 164 0.167275125} PREDS {} SUCCS {{258 0 0 0-5648 {}}} CYCLES {}}
set a(0-4273) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-98 LOC {0 1.0 164 0.094375 164 0.094375 164 0.094375 164 0.167275125} PREDS {} SUCCS {{258 0 0 0-5648 {}}} CYCLES {}}
set a(0-4274) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-99 LOC {0 1.0 164 0.094375 164 0.094375 164 0.094375 164 0.167275125} PREDS {} SUCCS {{258 0 0 0-5648 {}}} CYCLES {}}
set a(0-4275) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-100 LOC {0 1.0 164 0.094375 164 0.094375 164 0.094375 164 0.167275125} PREDS {} SUCCS {{258 0 0 0-5648 {}}} CYCLES {}}
set a(0-4276) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-101 LOC {0 1.0 164 0.094375 164 0.094375 164 0.094375 164 0.167275125} PREDS {} SUCCS {{258 0 0 0-5648 {}}} CYCLES {}}
set a(0-4277) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-102 LOC {0 1.0 164 0.094375 164 0.094375 164 0.094375 164 0.167275125} PREDS {} SUCCS {{258 0 0 0-5648 {}}} CYCLES {}}
set a(0-4278) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#11.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-103 LOC {0 1.0 164 0.094375 164 0.094375 164 0.094375 164 0.167275125} PREDS {} SUCCS {{258 0 0 0-5648 {}}} CYCLES {}}
set a(0-4279) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-104 LOC {0 1.0 162 0.094375 162 0.094375 162 0.094375 162 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5558 {}}} CYCLES {}}
set a(0-4280) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-105 LOC {0 1.0 162 0.094375 162 0.094375 162 0.094375 162 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5558 {}}} CYCLES {}}
set a(0-4281) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-106 LOC {0 1.0 162 0.094375 162 0.094375 162 0.094375 162 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5558 {}}} CYCLES {}}
set a(0-4282) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-107 LOC {0 1.0 162 0.094375 162 0.094375 162 0.094375 162 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5558 {}}} CYCLES {}}
set a(0-4283) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-108 LOC {0 1.0 162 0.094375 162 0.094375 162 0.094375 162 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5558 {}}} CYCLES {}}
set a(0-4284) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-109 LOC {0 1.0 162 0.094375 162 0.094375 162 0.094375 162 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5558 {}}} CYCLES {}}
set a(0-4285) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-110 LOC {0 1.0 162 0.094375 162 0.094375 162 0.094375 162 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5558 {}}} CYCLES {}}
set a(0-4286) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#10.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-111 LOC {0 1.0 162 0.094375 162 0.094375 162 0.094375 162 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5558 {}}} CYCLES {}}
set a(0-4287) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-112 LOC {0 1.0 132 0.094375 132 0.094375 132 0.094375 132 0.167275125} PREDS {} SUCCS {{258 0 0 0-5430 {}}} CYCLES {}}
set a(0-4288) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-113 LOC {0 1.0 132 0.094375 132 0.094375 132 0.094375 132 0.167275125} PREDS {} SUCCS {{258 0 0 0-5430 {}}} CYCLES {}}
set a(0-4289) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-114 LOC {0 1.0 132 0.094375 132 0.094375 132 0.094375 132 0.167275125} PREDS {} SUCCS {{258 0 0 0-5430 {}}} CYCLES {}}
set a(0-4290) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-115 LOC {0 1.0 132 0.094375 132 0.094375 132 0.094375 132 0.167275125} PREDS {} SUCCS {{258 0 0 0-5430 {}}} CYCLES {}}
set a(0-4291) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-116 LOC {0 1.0 132 0.094375 132 0.094375 132 0.094375 132 0.167275125} PREDS {} SUCCS {{258 0 0 0-5430 {}}} CYCLES {}}
set a(0-4292) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-117 LOC {0 1.0 132 0.094375 132 0.094375 132 0.094375 132 0.167275125} PREDS {} SUCCS {{258 0 0 0-5430 {}}} CYCLES {}}
set a(0-4293) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-118 LOC {0 1.0 132 0.094375 132 0.094375 132 0.094375 132 0.167275125} PREDS {} SUCCS {{258 0 0 0-5430 {}}} CYCLES {}}
set a(0-4294) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#9.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-119 LOC {0 1.0 132 0.094375 132 0.094375 132 0.094375 132 0.167275125} PREDS {} SUCCS {{258 0 0 0-5430 {}}} CYCLES {}}
set a(0-4295) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-120 LOC {0 1.0 130 0.094375 130 0.094375 130 0.094375 130 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5340 {}}} CYCLES {}}
set a(0-4296) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-121 LOC {0 1.0 130 0.094375 130 0.094375 130 0.094375 130 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5340 {}}} CYCLES {}}
set a(0-4297) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-122 LOC {0 1.0 130 0.094375 130 0.094375 130 0.094375 130 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5340 {}}} CYCLES {}}
set a(0-4298) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-123 LOC {0 1.0 130 0.094375 130 0.094375 130 0.094375 130 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5340 {}}} CYCLES {}}
set a(0-4299) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-124 LOC {0 1.0 130 0.094375 130 0.094375 130 0.094375 130 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5340 {}}} CYCLES {}}
set a(0-4300) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-125 LOC {0 1.0 130 0.094375 130 0.094375 130 0.094375 130 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5340 {}}} CYCLES {}}
set a(0-4301) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-126 LOC {0 1.0 130 0.094375 130 0.094375 130 0.094375 130 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5340 {}}} CYCLES {}}
set a(0-4302) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#8.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-127 LOC {0 1.0 130 0.094375 130 0.094375 130 0.094375 130 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5340 {}}} CYCLES {}}
set a(0-4303) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-128 LOC {0 1.0 100 0.094375 100 0.094375 100 0.094375 100 0.167275125} PREDS {} SUCCS {{258 0 0 0-5196 {}}} CYCLES {}}
set a(0-4304) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-129 LOC {0 1.0 100 0.094375 100 0.094375 100 0.094375 100 0.167275125} PREDS {} SUCCS {{258 0 0 0-5196 {}}} CYCLES {}}
set a(0-4305) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-130 LOC {0 1.0 100 0.094375 100 0.094375 100 0.094375 100 0.167275125} PREDS {} SUCCS {{258 0 0 0-5196 {}}} CYCLES {}}
set a(0-4306) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-131 LOC {0 1.0 100 0.094375 100 0.094375 100 0.094375 100 0.167275125} PREDS {} SUCCS {{258 0 0 0-5196 {}}} CYCLES {}}
set a(0-4307) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-132 LOC {0 1.0 100 0.094375 100 0.094375 100 0.094375 100 0.167275125} PREDS {} SUCCS {{258 0 0 0-5196 {}}} CYCLES {}}
set a(0-4308) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-133 LOC {0 1.0 100 0.094375 100 0.094375 100 0.094375 100 0.167275125} PREDS {} SUCCS {{258 0 0 0-5196 {}}} CYCLES {}}
set a(0-4309) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-134 LOC {0 1.0 100 0.094375 100 0.094375 100 0.094375 100 0.167275125} PREDS {} SUCCS {{258 0 0 0-5196 {}}} CYCLES {}}
set a(0-4310) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-135 LOC {0 1.0 100 0.094375 100 0.094375 100 0.094375 100 0.167275125} PREDS {} SUCCS {{258 0 0 0-5196 {}}} CYCLES {}}
set a(0-4311) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-136 LOC {0 1.0 98 0.094375 98 0.094375 98 0.094375 98 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5106 {}}} CYCLES {}}
set a(0-4312) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-137 LOC {0 1.0 98 0.094375 98 0.094375 98 0.094375 98 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5106 {}}} CYCLES {}}
set a(0-4313) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-138 LOC {0 1.0 98 0.094375 98 0.094375 98 0.094375 98 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5106 {}}} CYCLES {}}
set a(0-4314) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-139 LOC {0 1.0 98 0.094375 98 0.094375 98 0.094375 98 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5106 {}}} CYCLES {}}
set a(0-4315) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-140 LOC {0 1.0 98 0.094375 98 0.094375 98 0.094375 98 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5106 {}}} CYCLES {}}
set a(0-4316) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-141 LOC {0 1.0 98 0.094375 98 0.094375 98 0.094375 98 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5106 {}}} CYCLES {}}
set a(0-4317) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-142 LOC {0 1.0 98 0.094375 98 0.094375 98 0.094375 98 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5106 {}}} CYCLES {}}
set a(0-4318) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-143 LOC {0 1.0 98 0.094375 98 0.094375 98 0.094375 98 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-5106 {}}} CYCLES {}}
set a(0-4319) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-144 LOC {0 1.0 68 0.094375 68 0.094375 68 0.094375 68 0.167275125} PREDS {} SUCCS {{258 0 0 0-4978 {}}} CYCLES {}}
set a(0-4320) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-145 LOC {0 1.0 68 0.094375 68 0.094375 68 0.094375 68 0.167275125} PREDS {} SUCCS {{258 0 0 0-4978 {}}} CYCLES {}}
set a(0-4321) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-146 LOC {0 1.0 68 0.094375 68 0.094375 68 0.094375 68 0.167275125} PREDS {} SUCCS {{258 0 0 0-4978 {}}} CYCLES {}}
set a(0-4322) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-147 LOC {0 1.0 68 0.094375 68 0.094375 68 0.094375 68 0.167275125} PREDS {} SUCCS {{258 0 0 0-4978 {}}} CYCLES {}}
set a(0-4323) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-148 LOC {0 1.0 68 0.094375 68 0.094375 68 0.094375 68 0.167275125} PREDS {} SUCCS {{258 0 0 0-4978 {}}} CYCLES {}}
set a(0-4324) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-149 LOC {0 1.0 68 0.094375 68 0.094375 68 0.094375 68 0.167275125} PREDS {} SUCCS {{258 0 0 0-4978 {}}} CYCLES {}}
set a(0-4325) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-150 LOC {0 1.0 68 0.094375 68 0.094375 68 0.094375 68 0.167275125} PREDS {} SUCCS {{258 0 0 0-4978 {}}} CYCLES {}}
set a(0-4326) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-151 LOC {0 1.0 68 0.094375 68 0.094375 68 0.094375 68 0.167275125} PREDS {} SUCCS {{258 0 0 0-4978 {}}} CYCLES {}}
set a(0-4327) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-152 LOC {0 1.0 66 0.094375 66 0.094375 66 0.094375 66 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4888 {}}} CYCLES {}}
set a(0-4328) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-153 LOC {0 1.0 66 0.094375 66 0.094375 66 0.094375 66 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4888 {}}} CYCLES {}}
set a(0-4329) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-154 LOC {0 1.0 66 0.094375 66 0.094375 66 0.094375 66 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4888 {}}} CYCLES {}}
set a(0-4330) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-155 LOC {0 1.0 66 0.094375 66 0.094375 66 0.094375 66 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4888 {}}} CYCLES {}}
set a(0-4331) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-156 LOC {0 1.0 66 0.094375 66 0.094375 66 0.094375 66 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4888 {}}} CYCLES {}}
set a(0-4332) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-157 LOC {0 1.0 66 0.094375 66 0.094375 66 0.094375 66 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4888 {}}} CYCLES {}}
set a(0-4333) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-158 LOC {0 1.0 66 0.094375 66 0.094375 66 0.094375 66 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4888 {}}} CYCLES {}}
set a(0-4334) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-159 LOC {0 1.0 66 0.094375 66 0.094375 66 0.094375 66 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4888 {}}} CYCLES {}}
set a(0-4335) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-160 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.167275125} PREDS {} SUCCS {{258 0 0 0-4752 {}}} CYCLES {}}
set a(0-4336) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-161 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.167275125} PREDS {} SUCCS {{258 0 0 0-4752 {}}} CYCLES {}}
set a(0-4337) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-162 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.167275125} PREDS {} SUCCS {{258 0 0 0-4752 {}}} CYCLES {}}
set a(0-4338) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-163 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.167275125} PREDS {} SUCCS {{258 0 0 0-4752 {}}} CYCLES {}}
set a(0-4339) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-164 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.167275125} PREDS {} SUCCS {{258 0 0 0-4752 {}}} CYCLES {}}
set a(0-4340) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-165 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.167275125} PREDS {} SUCCS {{258 0 0 0-4752 {}}} CYCLES {}}
set a(0-4341) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-166 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.167275125} PREDS {} SUCCS {{258 0 0 0-4752 {}}} CYCLES {}}
set a(0-4342) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-167 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.167275125} PREDS {} SUCCS {{258 0 0 0-4752 {}}} CYCLES {}}
set a(0-4343) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-168 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4662 {}}} CYCLES {}}
set a(0-4344) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-169 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4662 {}}} CYCLES {}}
set a(0-4345) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-170 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4662 {}}} CYCLES {}}
set a(0-4346) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-171 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4662 {}}} CYCLES {}}
set a(0-4347) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-172 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4662 {}}} CYCLES {}}
set a(0-4348) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-173 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4662 {}}} CYCLES {}}
set a(0-4349) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-174 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4662 {}}} CYCLES {}}
set a(0-4350) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-175 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4662 {}}} CYCLES {}}
set a(0-4351) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-176 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.167275125} PREDS {} SUCCS {{258 0 0 0-4544 {}}} CYCLES {}}
set a(0-4352) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-177 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.167275125} PREDS {} SUCCS {{258 0 0 0-4544 {}}} CYCLES {}}
set a(0-4353) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-178 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.167275125} PREDS {} SUCCS {{258 0 0 0-4544 {}}} CYCLES {}}
set a(0-4354) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-179 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.167275125} PREDS {} SUCCS {{258 0 0 0-4544 {}}} CYCLES {}}
set a(0-4355) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-180 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.167275125} PREDS {} SUCCS {{258 0 0 0-4544 {}}} CYCLES {}}
set a(0-4356) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-181 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.167275125} PREDS {} SUCCS {{258 0 0 0-4544 {}}} CYCLES {}}
set a(0-4357) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-182 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.167275125} PREDS {} SUCCS {{258 0 0 0-4544 {}}} CYCLES {}}
set a(0-4358) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-183 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.167275125} PREDS {} SUCCS {{258 0 0 0-4544 {}}} CYCLES {}}
set a(0-4359) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-184 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4447 {}}} CYCLES {}}
set a(0-4360) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-185 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4447 {}}} CYCLES {}}
set a(0-4361) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-186 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4447 {}}} CYCLES {}}
set a(0-4362) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-187 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4447 {}}} CYCLES {}}
set a(0-4363) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-188 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4447 {}}} CYCLES {}}
set a(0-4364) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-189 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4447 {}}} CYCLES {}}
set a(0-4365) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-190 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4447 {}}} CYCLES {}}
set a(0-4366) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-191 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-4447 {}}} CYCLES {}}
set a(0-4367) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-192 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-6155 {}}} SUCCS {{259 0 0 0-4368 {}} {256 0 0 0-6155 {}}} CYCLES {}}
set a(0-4368) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-193 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-4367 {}}} SUCCS {{128 0 0 0-4451 {}} {128 0 0 0-4452 {}} {128 0 0 0-4460 {}} {64 0 0 0-4194 {}}} CYCLES {}}
set a(0-4369) {AREA_SCORE {} NAME COMP_LOOP:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-194 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.795004025} PREDS {} SUCCS {{259 0 0 0-4370 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4370) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-195 LOC {0 1.0 1 0.0 1 0.0 1 0.795004025} PREDS {{259 0 0 0-4369 {}}} SUCCS {{258 0 0 0-4373 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4371) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-196 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.795004025} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-4372 {}} {130 0 0 0-4194 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-4372) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-197 LOC {0 1.0 1 0.0 1 0.0 1 0.795004025} PREDS {{259 0 0 0-4371 {}}} SUCCS {{259 0 0 0-4373 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4373) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(7,0,6,0,7) QUANTITY 2 NAME COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-198 LOC {1 0.0 1 0.795004025 1 0.795004025 1 0.8291185458333333 1 0.8291185458333333} PREDS {{259 0 0 0-4372 {}} {258 0 0 0-4370 {}}} SUCCS {{258 0 1.564 0-4377 {}} {258 0 1.564 0-4378 {}} {258 0 1.564 0-4379 {}} {258 0 1.564 0-4380 {}} {258 0 1.564 0-4381 {}} {258 0 1.564 0-4382 {}} {258 0 1.564 0-4383 {}} {258 0 1.564 0-4384 {}} {130 0 0 0-4194 {}} {258 0 1.564 0-4558 {}} {258 0 1.564 0-4559 {}} {258 0 1.564 0-4560 {}} {258 0 1.564 0-4561 {}} {258 0 1.564 0-4562 {}} {258 0 1.564 0-4563 {}} {258 0 1.564 0-4564 {}} {258 0 1.564 0-4565 {}}} CYCLES {}}
set a(0-4374) {AREA_SCORE {} NAME COMP_LOOP:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-199 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.926875} PREDS {} SUCCS {{259 0 0 0-4375 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4375) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-200 LOC {0 1.0 0 1.0 0 1.0 1 0.926875} PREDS {{259 0 0 0-4374 {}}} SUCCS {{259 0 0 0-4376 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4376) {AREA_SCORE {} NAME COMP_LOOP:switch TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-201 LOC {0 1.0 0 1.0 0 1.0 1 0.926875} PREDS {{259 0 0 0-4375 {}}} SUCCS {{146 0 0 0-4377 {}} {146 0 0 0-4378 {}} {146 0 0 0-4379 {}} {146 0 0 0-4380 {}} {146 0 0 0-4381 {}} {146 0 0 0-4382 {}} {146 0 0 0-4383 {}} {146 0 0 0-4384 {}}} CYCLES {}}
set a(0-4377) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-202 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-4376 {}} {258 0 1.564 0-4373 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}} {774 0 1.564 0-5686 {}} {774 0 1.564 0-5662 {}} {774 0 1.564 0-5471 {}} {774 0 1.564 0-5447 {}} {774 0 1.564 0-5234 {}} {774 0 1.564 0-5210 {}} {774 0 1.564 0-5019 {}} {774 0 1.564 0-4995 {}} {774 0 1.564 0-4790 {}} {774 0 1.564 0-4766 {}} {774 0 1.564 0-4575 {}} {774 0 1.564 0-4558 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}} {256 0 0 0-4558 {}} {256 0 0 0-4575 {}} {256 0 0 0-4766 {}} {256 0 0 0-4790 {}} {256 0 0 0-4995 {}} {256 0 0 0-5019 {}} {256 0 0 0-5210 {}} {256 0 0 0-5234 {}} {256 0 0 0-5447 {}} {256 0 0 0-5471 {}} {256 0 0 0-5662 {}} {256 0 0 0-5686 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-4378) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-203 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-4376 {}} {258 0 1.564 0-4373 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}} {774 0 1.564 0-5688 {}} {774 0 1.564 0-5664 {}} {774 0 1.564 0-5473 {}} {774 0 1.564 0-5449 {}} {774 0 1.564 0-5236 {}} {774 0 1.564 0-5212 {}} {774 0 1.564 0-5021 {}} {774 0 1.564 0-4997 {}} {774 0 1.564 0-4792 {}} {774 0 1.564 0-4768 {}} {774 0 1.564 0-4577 {}} {774 0 1.564 0-4559 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}} {256 0 0 0-4559 {}} {256 0 0 0-4577 {}} {256 0 0 0-4768 {}} {256 0 0 0-4792 {}} {256 0 0 0-4997 {}} {256 0 0 0-5021 {}} {256 0 0 0-5212 {}} {256 0 0 0-5236 {}} {256 0 0 0-5449 {}} {256 0 0 0-5473 {}} {256 0 0 0-5664 {}} {256 0 0 0-5688 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-4379) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-204 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-4376 {}} {258 0 1.564 0-4373 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}} {774 0 1.564 0-5690 {}} {774 0 1.564 0-5666 {}} {774 0 1.564 0-5475 {}} {774 0 1.564 0-5451 {}} {774 0 1.564 0-5238 {}} {774 0 1.564 0-5214 {}} {774 0 1.564 0-5023 {}} {774 0 1.564 0-4999 {}} {774 0 1.564 0-4794 {}} {774 0 1.564 0-4770 {}} {774 0 1.564 0-4579 {}} {774 0 1.564 0-4560 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}} {256 0 0 0-4560 {}} {256 0 0 0-4579 {}} {256 0 0 0-4770 {}} {256 0 0 0-4794 {}} {256 0 0 0-4999 {}} {256 0 0 0-5023 {}} {256 0 0 0-5214 {}} {256 0 0 0-5238 {}} {256 0 0 0-5451 {}} {256 0 0 0-5475 {}} {256 0 0 0-5666 {}} {256 0 0 0-5690 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-4380) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-205 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-4376 {}} {258 0 1.564 0-4373 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}} {774 0 1.564 0-5692 {}} {774 0 1.564 0-5668 {}} {774 0 1.564 0-5477 {}} {774 0 1.564 0-5453 {}} {774 0 1.564 0-5240 {}} {774 0 1.564 0-5216 {}} {774 0 1.564 0-5025 {}} {774 0 1.564 0-5001 {}} {774 0 1.564 0-4796 {}} {774 0 1.564 0-4772 {}} {774 0 1.564 0-4581 {}} {774 0 1.564 0-4561 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}} {256 0 0 0-4561 {}} {256 0 0 0-4581 {}} {256 0 0 0-4772 {}} {256 0 0 0-4796 {}} {256 0 0 0-5001 {}} {256 0 0 0-5025 {}} {256 0 0 0-5216 {}} {256 0 0 0-5240 {}} {256 0 0 0-5453 {}} {256 0 0 0-5477 {}} {256 0 0 0-5668 {}} {256 0 0 0-5692 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-4381) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-206 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-4376 {}} {258 0 1.564 0-4373 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}} {774 0 1.564 0-5694 {}} {774 0 1.564 0-5670 {}} {774 0 1.564 0-5479 {}} {774 0 1.564 0-5455 {}} {774 0 1.564 0-5242 {}} {774 0 1.564 0-5218 {}} {774 0 1.564 0-5027 {}} {774 0 1.564 0-5003 {}} {774 0 1.564 0-4798 {}} {774 0 1.564 0-4774 {}} {774 0 1.564 0-4583 {}} {774 0 1.564 0-4562 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}} {256 0 0 0-4562 {}} {256 0 0 0-4583 {}} {256 0 0 0-4774 {}} {256 0 0 0-4798 {}} {256 0 0 0-5003 {}} {256 0 0 0-5027 {}} {256 0 0 0-5218 {}} {256 0 0 0-5242 {}} {256 0 0 0-5455 {}} {256 0 0 0-5479 {}} {256 0 0 0-5670 {}} {256 0 0 0-5694 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-4382) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-207 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-4376 {}} {258 0 1.564 0-4373 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}} {774 0 1.564 0-5696 {}} {774 0 1.564 0-5672 {}} {774 0 1.564 0-5481 {}} {774 0 1.564 0-5457 {}} {774 0 1.564 0-5244 {}} {774 0 1.564 0-5220 {}} {774 0 1.564 0-5029 {}} {774 0 1.564 0-5005 {}} {774 0 1.564 0-4800 {}} {774 0 1.564 0-4776 {}} {774 0 1.564 0-4585 {}} {774 0 1.564 0-4563 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}} {256 0 0 0-4563 {}} {256 0 0 0-4585 {}} {256 0 0 0-4776 {}} {256 0 0 0-4800 {}} {256 0 0 0-5005 {}} {256 0 0 0-5029 {}} {256 0 0 0-5220 {}} {256 0 0 0-5244 {}} {256 0 0 0-5457 {}} {256 0 0 0-5481 {}} {256 0 0 0-5672 {}} {256 0 0 0-5696 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-4383) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-208 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-4376 {}} {258 0 1.564 0-4373 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}} {774 0 1.564 0-5698 {}} {774 0 1.564 0-5674 {}} {774 0 1.564 0-5483 {}} {774 0 1.564 0-5459 {}} {774 0 1.564 0-5246 {}} {774 0 1.564 0-5222 {}} {774 0 1.564 0-5031 {}} {774 0 1.564 0-5007 {}} {774 0 1.564 0-4802 {}} {774 0 1.564 0-4778 {}} {774 0 1.564 0-4587 {}} {774 0 1.564 0-4564 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}} {256 0 0 0-4564 {}} {256 0 0 0-4587 {}} {256 0 0 0-4778 {}} {256 0 0 0-4802 {}} {256 0 0 0-5007 {}} {256 0 0 0-5031 {}} {256 0 0 0-5222 {}} {256 0 0 0-5246 {}} {256 0 0 0-5459 {}} {256 0 0 0-5483 {}} {256 0 0 0-5674 {}} {256 0 0 0-5698 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-4384) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-209 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-4376 {}} {258 0 1.564 0-4373 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}} {774 0 1.564 0-5700 {}} {774 0 1.564 0-5676 {}} {774 0 1.564 0-5485 {}} {774 0 1.564 0-5461 {}} {774 0 1.564 0-5248 {}} {774 0 1.564 0-5224 {}} {774 0 1.564 0-5033 {}} {774 0 1.564 0-5009 {}} {774 0 1.564 0-4804 {}} {774 0 1.564 0-4780 {}} {774 0 1.564 0-4589 {}} {774 0 1.564 0-4565 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}} {256 0 0 0-4565 {}} {256 0 0 0-4589 {}} {256 0 0 0-4780 {}} {256 0 0 0-4804 {}} {256 0 0 0-5009 {}} {256 0 0 0-5033 {}} {256 0 0 0-5224 {}} {256 0 0 0-5248 {}} {256 0 0 0-5461 {}} {256 0 0 0-5485 {}} {256 0 0 0-5676 {}} {256 0 0 0-5700 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-4385) {AREA_SCORE {} NAME COMP_LOOP:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-210 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4386 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4386) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-211 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4385 {}}} SUCCS {{258 0 0 0-4391 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4387) {AREA_SCORE {} NAME COMP_LOOP:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-212 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4388 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4388) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-213 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4387 {}}} SUCCS {{258 0 0 0-4391 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4389) {AREA_SCORE {} NAME COMP_LOOP:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-214 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4390 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4390) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-215 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4389 {}}} SUCCS {{259 0 0 0-4391 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4391) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-216 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4390 {}} {258 0 0 0-4388 {}} {258 0 0 0-4386 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4392) {AREA_SCORE {} NAME COMP_LOOP:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-217 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4393 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4393) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-218 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4392 {}}} SUCCS {{258 0 0 0-4399 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4394) {AREA_SCORE {} NAME COMP_LOOP:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-219 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4395 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4395) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-220 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4394 {}}} SUCCS {{258 0 0 0-4398 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4396) {AREA_SCORE {} NAME COMP_LOOP:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-221 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4397 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4397) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-222 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4396 {}}} SUCCS {{259 0 0 0-4398 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4398) {AREA_SCORE {} NAME COMP_LOOP:nor#1 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-223 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4397 {}} {258 0 0 0-4395 {}}} SUCCS {{259 0 0 0-4399 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4399) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-224 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4398 {}} {258 0 0 0-4393 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4400) {AREA_SCORE {} NAME COMP_LOOP:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-225 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4401 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4401) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-226 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4400 {}}} SUCCS {{258 0 0 0-4407 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4402) {AREA_SCORE {} NAME COMP_LOOP:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-227 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4403 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4403) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-228 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4402 {}}} SUCCS {{258 0 0 0-4406 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4404) {AREA_SCORE {} NAME COMP_LOOP:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-229 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4405 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4405) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-230 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4404 {}}} SUCCS {{259 0 0 0-4406 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4406) {AREA_SCORE {} NAME COMP_LOOP:nor#2 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-231 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4405 {}} {258 0 0 0-4403 {}}} SUCCS {{259 0 0 0-4407 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4407) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#1 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-232 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4406 {}} {258 0 0 0-4401 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4408) {AREA_SCORE {} NAME COMP_LOOP:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-233 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4409 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4409) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-234 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4408 {}}} SUCCS {{258 0 0 0-4415 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4410) {AREA_SCORE {} NAME COMP_LOOP:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-235 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4411 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4411) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-236 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4410 {}}} SUCCS {{258 0 0 0-4415 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4412) {AREA_SCORE {} NAME COMP_LOOP:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-237 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4413 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4413) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-238 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4412 {}}} SUCCS {{259 0 0 0-4414 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4414) {AREA_SCORE {} NAME COMP_LOOP:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-239 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4413 {}}} SUCCS {{259 0 0 0-4415 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4415) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#2 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-240 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4414 {}} {258 0 0 0-4411 {}} {258 0 0 0-4409 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4416) {AREA_SCORE {} NAME COMP_LOOP:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-241 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4417 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4417) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-242 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4416 {}}} SUCCS {{258 0 0 0-4423 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4418) {AREA_SCORE {} NAME COMP_LOOP:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-243 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4419 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4419) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-244 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4418 {}}} SUCCS {{258 0 0 0-4422 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4420) {AREA_SCORE {} NAME COMP_LOOP:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-245 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4421 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4421) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-246 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4420 {}}} SUCCS {{259 0 0 0-4422 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4422) {AREA_SCORE {} NAME COMP_LOOP:nor#3 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-247 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4421 {}} {258 0 0 0-4419 {}}} SUCCS {{259 0 0 0-4423 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4423) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#3 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-248 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4422 {}} {258 0 0 0-4417 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4424) {AREA_SCORE {} NAME COMP_LOOP:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-249 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4425 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4425) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-250 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4424 {}}} SUCCS {{258 0 0 0-4431 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4426) {AREA_SCORE {} NAME COMP_LOOP:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-251 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4427 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4427) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-252 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4426 {}}} SUCCS {{258 0 0 0-4431 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4428) {AREA_SCORE {} NAME COMP_LOOP:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-253 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4429 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4429) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-254 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4428 {}}} SUCCS {{259 0 0 0-4430 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4430) {AREA_SCORE {} NAME COMP_LOOP:not#35 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-255 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4429 {}}} SUCCS {{259 0 0 0-4431 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4431) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#4 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-256 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4430 {}} {258 0 0 0-4427 {}} {258 0 0 0-4425 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4432) {AREA_SCORE {} NAME COMP_LOOP:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-257 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4433 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4433) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-258 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4432 {}}} SUCCS {{258 0 0 0-4439 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4434) {AREA_SCORE {} NAME COMP_LOOP:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-259 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4435 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4435) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-260 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4434 {}}} SUCCS {{258 0 0 0-4439 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4436) {AREA_SCORE {} NAME COMP_LOOP:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-261 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4437 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4437) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-262 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4436 {}}} SUCCS {{259 0 0 0-4438 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4438) {AREA_SCORE {} NAME COMP_LOOP:not#36 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-263 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4437 {}}} SUCCS {{259 0 0 0-4439 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4439) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#5 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-264 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4438 {}} {258 0 0 0-4435 {}} {258 0 0 0-4433 {}}} SUCCS {{258 0 0 0-4447 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4440) {AREA_SCORE {} NAME COMP_LOOP:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-265 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4441 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4441) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#28 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-266 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4440 {}}} SUCCS {{258 0 0 0-4446 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4442) {AREA_SCORE {} NAME COMP_LOOP:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-267 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4443 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4443) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#29 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-268 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4442 {}}} SUCCS {{258 0 0 0-4446 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4444) {AREA_SCORE {} NAME COMP_LOOP:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-269 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4445 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4445) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-270 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4444 {}}} SUCCS {{259 0 0 0-4446 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4446) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#6 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-271 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-4445 {}} {258 0 0 0-4443 {}} {258 0 0 0-4441 {}}} SUCCS {{259 0 0 0-4447 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4447) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#85 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-272 LOC {2 0.094375 2 0.9511217999999999 2 0.9511217999999999 2 0.999999942628205 2 0.999999942628205} PREDS {{259 0 0 0-4446 {}} {258 0 0 0-4439 {}} {258 0 0 0-4431 {}} {258 0 0 0-4423 {}} {258 0 0 0-4415 {}} {258 0 0 0-4407 {}} {258 0 0 0-4399 {}} {258 0 0 0-4391 {}} {258 0 0 0-4384 {}} {258 0 0 0-4383 {}} {258 0 0 0-4382 {}} {258 0 0 0-4381 {}} {258 0 0 0-4380 {}} {258 0 0 0-4379 {}} {258 0 0 0-4378 {}} {258 0 0 0-4377 {}} {258 0 0 0-4366 {}} {258 0 0 0-4365 {}} {258 0 0 0-4364 {}} {258 0 0 0-4363 {}} {258 0 0 0-4362 {}} {258 0 0 0-4361 {}} {258 0 0 0-4360 {}} {258 0 0 0-4359 {}}} SUCCS {{130 0 0 0-4194 {}} {258 0 0 0-4550 {}} {258 0 0 0-4567 {}}} CYCLES {}}
set a(0-4448) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-273 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-4449 {}} {130 0 0 0-4194 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-4449) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-274 LOC {0 1.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-4448 {}}} SUCCS {{259 0 0 0-4450 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4450) {AREA_SCORE {} NAME COMP_LOOP-1:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-275 LOC {0 1.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-4449 {}}} SUCCS {{259 0 0 0-4451 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4451) {AREA_SCORE {} NAME COMP_LOOP:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-276 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-4450 {}} {128 0 0 0-4368 {}} {772 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4194 {}}} CYCLES {}}
set a(0-4452) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-277 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-4368 {}} {772 0 0 0-4505 {}} {772 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4194 {}}} CYCLES {}}
set a(0-4453) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-278 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.965885425} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-4454 {}} {130 0 0 0-4194 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-4454) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#32 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-279 LOC {0 1.0 1 0.0 1 0.0 2 0.965885425} PREDS {{259 0 0 0-4453 {}}} SUCCS {{259 0 0 0-4455 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4455) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not#1 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-280 LOC {0 1.0 1 0.965885425 1 0.965885425 2 0.965885425} PREDS {{259 0 0 0-4454 {}}} SUCCS {{259 0 0 0-4456 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4456) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc#1 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-281 LOC {0 1.0 1 0.965885425 1 0.965885425 2 0.965885425} PREDS {{259 0 0 0-4455 {}}} SUCCS {{259 0 0 0-4457 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4457) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(7,0,2,1,7) QUANTITY 1 NAME operator><64,false>#1:acc TYPE ACCU DELAY {0.55 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-282 LOC {1 0.0 1 0.965885425 1 0.965885425 1 0.9999999458333333 2 0.9999999458333333} PREDS {{259 0 0 0-4456 {}}} SUCCS {{259 0 0 0-4458 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4458) {AREA_SCORE {} NAME operator><64,false>#1:slc(operator><64,false>#1:acc)(6) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-283 LOC {1 0.034114575 1 1.0 1 1.0 2 1.0} PREDS {{259 0 0 0-4457 {}}} SUCCS {{259 0 0 0-4459 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4459) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not#1 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-284 LOC {1 0.034114575 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-4458 {}}} SUCCS {{259 0 0 0-4460 {}} {130 0 0 0-4194 {}}} CYCLES {}}
set a(0-4460) {AREA_SCORE {} NAME modExp_dev#1:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-285 LOC {1 0.034114575 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-4459 {}} {128 0 0 0-4368 {}} {772 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4194 {}}} CYCLES {}}
set a(0-4461) {AREA_SCORE {} NAME modExp_dev#1:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-286 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-4479 {}}} SUCCS {{259 0 0 0-4462 {}} {256 0 0 0-4479 {}}} CYCLES {}}
set a(0-4462) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-287 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-4461 {}}} SUCCS {{128 0 0 0-4472 {}} {128 0 0 0-4473 {}} {128 0 0 0-4479 {}}} CYCLES {}}
set a(0-4463) {AREA_SCORE {} NAME modExp_dev#1:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-288 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-4473 {}}} SUCCS {{258 0 0 0-4465 {}} {256 0 0 0-4473 {}}} CYCLES {}}
set a(0-4464) {AREA_SCORE {} NAME modExp_dev#1:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-289 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-4465 {}}} CYCLES {}}
set a(0-4465) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-290 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-4464 {}} {258 0 0 0-4463 {}}} SUCCS {{259 0 0 0-4466 {}}} CYCLES {}}
set a(0-4466) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base TYPE {C-CORE PORT} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-291 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-4465 {}} {128 0 0 0-4468 {}}} SUCCS {{258 0 0 0-4468 {}}} CYCLES {}}
set a(0-4467) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m TYPE {C-CORE PORT} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-292 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-4468 {}}} SUCCS {{259 0 0 0-4468 {}}} CYCLES {}}
set a(0-4468) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-293 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-4467 {}} {258 0 0 0-4466 {}}} SUCCS {{128 0 0 0-4466 {}} {128 0 0 0-4467 {}} {259 0 0 0-4469 {}}} CYCLES {}}
set a(0-4469) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return TYPE {C-CORE PORT} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-294 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-4468 {}}} SUCCS {{258 0 0 0-4473 {}}} CYCLES {}}
set a(0-4470) {AREA_SCORE {} NAME modExp_dev#1:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-295 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-4472 {}}} SUCCS {{259 0 0 0-4471 {}} {256 0 0 0-4472 {}}} CYCLES {}}
set a(0-4471) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-296 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-4470 {}}} SUCCS {{259 0 0 0-4472 {}} {258 0 0 0-4474 {}}} CYCLES {}}
set a(0-4472) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-297 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-4472 {}} {259 0 0 0-4471 {}} {256 0 0 0-4470 {}} {128 0 0 0-4462 {}}} SUCCS {{774 0 0 0-4470 {}} {772 0 0 0-4472 {}}} CYCLES {}}
set a(0-4473) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-298 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-4473 {}} {258 0 0 0-4469 {}} {256 0 0 0-4463 {}} {128 0 0 0-4462 {}}} SUCCS {{774 0 0 0-4463 {}} {772 0 0 0-4473 {}}} CYCLES {}}
set a(0-4474) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not TYPE NOT PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-299 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-4471 {}}} SUCCS {{259 0 0 0-4475 {}}} CYCLES {}}
set a(0-4475) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-300 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-4474 {}}} SUCCS {{259 0 0 0-4476 {}}} CYCLES {}}
set a(0-4476) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-1:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-301 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-4475 {}}} SUCCS {{259 0 0 0-4477 {}}} CYCLES {}}
set a(0-4477) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-302 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-4476 {}}} SUCCS {{259 0 0 0-4478 {}}} CYCLES {}}
set a(0-4478) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not TYPE NOT PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-303 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-4477 {}}} SUCCS {{259 0 0 0-4479 {}}} CYCLES {}}
set a(0-4479) {AREA_SCORE {} NAME modExp_dev#1:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4194 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-304 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-4479 {}} {259 0 0 0-4478 {}} {128 0 0 0-4462 {}} {256 0 0 0-4461 {}}} SUCCS {{774 0 0 0-4461 {}} {772 0 0 0-4479 {}}} CYCLES {}}
set a(0-4194) {CHI {0-4461 0-4462 0-4463 0-4464 0-4465 0-4466 0-4467 0-4468 0-4469 0-4470 0-4471 0-4472 0-4473 0-4474 0-4475 0-4476 0-4477 0-4478 0-4479} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {8775 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 8775 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 8775 NAME COMP_LOOP-1:modExp_dev#1:while TYPE LOOP DELAY {175520.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-305 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-4460 {}} {130 0 0 0-4459 {}} {130 0 0 0-4458 {}} {130 0 0 0-4457 {}} {130 0 0 0-4456 {}} {130 0 0 0-4455 {}} {130 0 0 0-4454 {}} {130 0 0 0-4453 {}} {258 0 0 0-4452 {}} {258 0 0 0-4451 {}} {130 0 0 0-4450 {}} {130 0 0 0-4449 {}} {130 0 0 0-4448 {}} {130 0 0 0-4447 {}} {130 0 0 0-4446 {}} {130 0 0 0-4445 {}} {130 0 0 0-4444 {}} {130 0 0 0-4443 {}} {130 0 0 0-4442 {}} {130 0 0 0-4441 {}} {130 0 0 0-4440 {}} {130 0 0 0-4439 {}} {130 0 0 0-4438 {}} {130 0 0 0-4437 {}} {130 0 0 0-4436 {}} {130 0 0 0-4435 {}} {130 0 0 0-4434 {}} {130 0 0 0-4433 {}} {130 0 0 0-4432 {}} {130 0 0 0-4431 {}} {130 0 0 0-4430 {}} {130 0 0 0-4429 {}} {130 0 0 0-4428 {}} {130 0 0 0-4427 {}} {130 0 0 0-4426 {}} {130 0 0 0-4425 {}} {130 0 0 0-4424 {}} {130 0 0 0-4423 {}} {130 0 0 0-4422 {}} {130 0 0 0-4421 {}} {130 0 0 0-4420 {}} {130 0 0 0-4419 {}} {130 0 0 0-4418 {}} {130 0 0 0-4417 {}} {130 0 0 0-4416 {}} {130 0 0 0-4415 {}} {130 0 0 0-4414 {}} {130 0 0 0-4413 {}} {130 0 0 0-4412 {}} {130 0 0 0-4411 {}} {130 0 0 0-4410 {}} {130 0 0 0-4409 {}} {130 0 0 0-4408 {}} {130 0 0 0-4407 {}} {130 0 0 0-4406 {}} {130 0 0 0-4405 {}} {130 0 0 0-4404 {}} {130 0 0 0-4403 {}} {130 0 0 0-4402 {}} {130 0 0 0-4401 {}} {130 0 0 0-4400 {}} {130 0 0 0-4399 {}} {130 0 0 0-4398 {}} {130 0 0 0-4397 {}} {130 0 0 0-4396 {}} {130 0 0 0-4395 {}} {130 0 0 0-4394 {}} {130 0 0 0-4393 {}} {130 0 0 0-4392 {}} {130 0 0 0-4391 {}} {130 0 0 0-4390 {}} {130 0 0 0-4389 {}} {130 0 0 0-4388 {}} {130 0 0 0-4387 {}} {130 0 0 0-4386 {}} {130 0 0 0-4385 {}} {130 0 0 0-4384 {}} {130 0 0 0-4383 {}} {130 0 0 0-4382 {}} {130 0 0 0-4381 {}} {130 0 0 0-4380 {}} {130 0 0 0-4379 {}} {130 0 0 0-4378 {}} {130 0 0 0-4377 {}} {130 0 0 0-4375 {}} {130 0 0 0-4374 {}} {130 0 0 0-4373 {}} {130 0 0 0-4372 {}} {130 0 0 0-4371 {}} {130 0 0 0-4370 {}} {130 0 0 0-4369 {}} {64 0 0 0-4368 {}}} SUCCS {{772 0 0 0-4451 {}} {772 0 0 0-4452 {}} {772 0 0 0-4460 {}} {131 0 0 0-4480 {}} {130 0 0 0-4481 {}} {130 0 0 0-4482 {}} {130 0 0 0-4483 {}} {130 0 0 0-4484 {}} {130 0 0 0-4485 {}} {130 0 0 0-4486 {}} {130 0 0 0-4487 {}} {130 0 0 0-4489 {}} {130 0 0 0-4490 {}} {130 0 0 0-4491 {}} {130 0 0 0-4492 {}} {130 0 0 0-4493 {}} {130 0 0 0-4494 {}} {130 0 0 0-4495 {}} {130 0 0 0-4496 {}} {130 0 0 0-4497 {}} {130 0 0 0-4498 {}} {130 0 0 0-4499 {}} {130 0 0 0-4500 {}} {130 0 0 0-4501 {}} {130 0 0 0-4502 {}} {130 0 0 0-4503 {}} {130 0 0 0-4504 {}} {258 0 0 0-4505 {}} {130 0 0 0-4506 {}} {130 0 0 0-4507 {}} {130 0 0 0-4508 {}} {130 0 0 0-4509 {}} {130 0 0 0-4510 {}} {130 0 0 0-4511 {}} {130 0 0 0-4512 {}} {130 0 0 0-4513 {}} {130 0 0 0-4514 {}} {130 0 0 0-4515 {}} {130 0 0 0-4516 {}} {130 0 0 0-4517 {}} {130 0 0 0-4518 {}} {130 0 0 0-4519 {}} {130 0 0 0-4520 {}} {130 0 0 0-4521 {}} {130 0 0 0-4522 {}} {130 0 0 0-4523 {}} {130 0 0 0-4524 {}} {130 0 0 0-4525 {}} {130 0 0 0-4526 {}} {130 0 0 0-4527 {}} {130 0 0 0-4528 {}} {130 0 0 0-4529 {}} {130 0 0 0-4530 {}} {130 0 0 0-4531 {}} {130 0 0 0-4532 {}} {130 0 0 0-4533 {}} {130 0 0 0-4534 {}} {130 0 0 0-4535 {}} {130 0 0 0-4536 {}} {130 0 0 0-4537 {}} {130 0 0 0-4538 {}} {130 0 0 0-4539 {}} {130 0 0 0-4540 {}} {130 0 0 0-4541 {}} {130 0 0 0-4542 {}} {130 0 0 0-4543 {}} {130 0 0 0-4544 {}} {130 0 0 0-4545 {}} {130 0 0 0-4546 {}} {130 0 0 0-4547 {}} {130 0 0 0-4549 {}} {130 0 0 0-4550 {}} {130 0 0 0-4551 {}} {130 0 0 0-4552 {}} {130 0 0 0-4554 {}} {130 0 0 0-4555 {}} {130 0 0 0-4556 {}} {130 0 0 0-4558 {}} {130 0 0 0-4559 {}} {130 0 0 0-4560 {}} {130 0 0 0-4561 {}} {130 0 0 0-4562 {}} {130 0 0 0-4563 {}} {130 0 0 0-4564 {}} {130 0 0 0-4565 {}} {130 0 0 0-4566 {}} {130 0 0 0-4567 {}} {130 0 0 0-4568 {}} {130 0 0 0-4569 {}} {130 0 0 0-4571 {}} {130 0 0 0-4572 {}} {130 0 0 0-4574 {}} {130 0 0 0-4575 {}} {130 0 0 0-4576 {}} {130 0 0 0-4577 {}} {130 0 0 0-4578 {}} {130 0 0 0-4579 {}} {130 0 0 0-4580 {}} {130 0 0 0-4581 {}} {130 0 0 0-4582 {}} {130 0 0 0-4583 {}} {130 0 0 0-4584 {}} {130 0 0 0-4585 {}} {130 0 0 0-4586 {}} {130 0 0 0-4587 {}} {130 0 0 0-4588 {}} {130 0 0 0-4589 {}} {130 0 0 0-4590 {}} {130 0 0 0-4591 {}} {130 0 0 0-4592 {}} {130 0 0 0-4593 {}} {130 0 0 0-4594 {}} {130 0 0 0-4595 {}} {130 0 0 0-4596 {}} {130 0 0 0-4597 {}} {130 0 0 0-4598 {}} {130 0 0 0-4599 {}} {64 0 0 0-4195 {}}} CYCLES {}}
set a(0-4480) {AREA_SCORE {} NAME COMP_LOOP:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-306 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.7766786999999999} PREDS {{131 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4481 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4481) {AREA_SCORE {} NAME COMP_LOOP-1:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-307 LOC {2 1.0 3 0.0 3 0.0 3 0.7766786999999999} PREDS {{259 0 0 0-4480 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4485 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4482) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-308 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.7766786999999999} PREDS {{130 0 0 0-4194 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-4483 {}} {130 0 0 0-4599 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-4483) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-309 LOC {2 1.0 3 0.0 3 0.0 3 0.7766786999999999} PREDS {{259 0 0 0-4482 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4484 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4484) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-310 LOC {2 1.0 3 0.7766786999999999 3 0.7766786999999999 3 0.7766786999999999} PREDS {{259 0 0 0-4483 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4485 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4485) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 8 NAME COMP_LOOP-1:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-311 LOC {3 0.0 3 0.7766786999999999 3 0.7766786999999999 3 0.8291185413461538 3 0.8291185413461538} PREDS {{259 0 0 0-4484 {}} {258 0 0 0-4481 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4486 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4486) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-312 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 3 0.8291185999999999} PREDS {{259 0 0 0-4485 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4487 {}} {258 0 0 0-4489 {}} {258 0 0 0-4491 {}} {258 0 0 0-4493 {}} {258 0 0 0-4495 {}} {258 0 0 0-4497 {}} {258 0 0 0-4499 {}} {258 0 0 0-4501 {}} {258 0 0 0-4503 {}} {258 0 0 0-4506 {}} {258 0 0 0-4507 {}} {258 0 0 0-4508 {}} {258 0 0 0-4510 {}} {258 0 0 0-4511 {}} {258 0 0 0-4512 {}} {258 0 0 0-4515 {}} {258 0 0 0-4516 {}} {258 0 0 0-4517 {}} {258 0 0 0-4520 {}} {258 0 0 0-4521 {}} {258 0 0 0-4522 {}} {258 0 0 0-4525 {}} {258 0 0 0-4526 {}} {258 0 0 0-4527 {}} {258 0 0 0-4530 {}} {258 0 0 0-4531 {}} {258 0 0 0-4532 {}} {258 0 0 0-4535 {}} {258 0 0 0-4536 {}} {258 0 0 0-4537 {}} {258 0 0 0-4540 {}} {258 0 0 0-4541 {}} {258 0 0 0-4542 {}} {258 0 0 0-4572 {}} {258 0 0 0-4574 {}} {258 0 0 0-4576 {}} {258 0 0 0-4578 {}} {258 0 0 0-4580 {}} {258 0 0 0-4582 {}} {258 0 0 0-4584 {}} {258 0 0 0-4586 {}} {258 0 0 0-4588 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4487) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-313 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 3 0.8291185999999999} PREDS {{259 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4488 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4488) {AREA_SCORE {} NAME COMP_LOOP:switch#1 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-314 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 3 0.8291185999999999} PREDS {{259 0 0 0-4487 {}}} SUCCS {{146 0 0 0-4489 {}} {146 0 0 0-4490 {}} {146 0 0 0-4491 {}} {146 0 0 0-4492 {}} {146 0 0 0-4493 {}} {146 0 0 0-4494 {}} {146 0 0 0-4495 {}} {146 0 0 0-4496 {}} {146 0 0 0-4497 {}} {146 0 0 0-4498 {}} {146 0 0 0-4499 {}} {146 0 0 0-4500 {}} {146 0 0 0-4501 {}} {146 0 0 0-4502 {}} {146 0 0 0-4503 {}} {146 0 0 0-4504 {}}} CYCLES {}}
set a(0-4489) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-315 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 3 0.8291185999999999} PREDS {{146 0 0 0-4488 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4490 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4490) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-316 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 1.564 0-4489 {}} {146 0 0 0-4488 {}} {130 0 0 0-4194 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}} {774 0 1.564 0-5686 {}} {774 0 1.564 0-5662 {}} {774 0 1.564 0-5471 {}} {774 0 1.564 0-5447 {}} {774 0 1.564 0-5234 {}} {774 0 1.564 0-5210 {}} {774 0 1.564 0-5019 {}} {774 0 1.564 0-4995 {}} {774 0 1.564 0-4790 {}} {774 0 1.564 0-4766 {}} {774 0 1.564 0-4575 {}} {774 0 1.564 0-4558 {}}} SUCCS {{258 0 0 0-4544 {}} {256 0 0 0-4558 {}} {256 0 0 0-4575 {}} {130 0 0 0-4599 {}} {256 0 0 0-4766 {}} {256 0 0 0-4790 {}} {256 0 0 0-4995 {}} {256 0 0 0-5019 {}} {256 0 0 0-5210 {}} {256 0 0 0-5234 {}} {256 0 0 0-5447 {}} {256 0 0 0-5471 {}} {256 0 0 0-5662 {}} {256 0 0 0-5686 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-4491) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-317 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 3 0.8291185999999999} PREDS {{146 0 0 0-4488 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4492 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4492) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-318 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 1.564 0-4491 {}} {146 0 0 0-4488 {}} {130 0 0 0-4194 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}} {774 0 1.564 0-5688 {}} {774 0 1.564 0-5664 {}} {774 0 1.564 0-5473 {}} {774 0 1.564 0-5449 {}} {774 0 1.564 0-5236 {}} {774 0 1.564 0-5212 {}} {774 0 1.564 0-5021 {}} {774 0 1.564 0-4997 {}} {774 0 1.564 0-4792 {}} {774 0 1.564 0-4768 {}} {774 0 1.564 0-4577 {}} {774 0 1.564 0-4559 {}}} SUCCS {{258 0 0 0-4544 {}} {256 0 0 0-4559 {}} {256 0 0 0-4577 {}} {130 0 0 0-4599 {}} {256 0 0 0-4768 {}} {256 0 0 0-4792 {}} {256 0 0 0-4997 {}} {256 0 0 0-5021 {}} {256 0 0 0-5212 {}} {256 0 0 0-5236 {}} {256 0 0 0-5449 {}} {256 0 0 0-5473 {}} {256 0 0 0-5664 {}} {256 0 0 0-5688 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-4493) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-319 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 3 0.8291185999999999} PREDS {{146 0 0 0-4488 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4494 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4494) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-320 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 1.564 0-4493 {}} {146 0 0 0-4488 {}} {130 0 0 0-4194 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}} {774 0 1.564 0-5690 {}} {774 0 1.564 0-5666 {}} {774 0 1.564 0-5475 {}} {774 0 1.564 0-5451 {}} {774 0 1.564 0-5238 {}} {774 0 1.564 0-5214 {}} {774 0 1.564 0-5023 {}} {774 0 1.564 0-4999 {}} {774 0 1.564 0-4794 {}} {774 0 1.564 0-4770 {}} {774 0 1.564 0-4579 {}} {774 0 1.564 0-4560 {}}} SUCCS {{258 0 0 0-4544 {}} {256 0 0 0-4560 {}} {256 0 0 0-4579 {}} {130 0 0 0-4599 {}} {256 0 0 0-4770 {}} {256 0 0 0-4794 {}} {256 0 0 0-4999 {}} {256 0 0 0-5023 {}} {256 0 0 0-5214 {}} {256 0 0 0-5238 {}} {256 0 0 0-5451 {}} {256 0 0 0-5475 {}} {256 0 0 0-5666 {}} {256 0 0 0-5690 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-4495) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-321 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 3 0.8291185999999999} PREDS {{146 0 0 0-4488 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4496 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4496) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-322 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 1.564 0-4495 {}} {146 0 0 0-4488 {}} {130 0 0 0-4194 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}} {774 0 1.564 0-5692 {}} {774 0 1.564 0-5668 {}} {774 0 1.564 0-5477 {}} {774 0 1.564 0-5453 {}} {774 0 1.564 0-5240 {}} {774 0 1.564 0-5216 {}} {774 0 1.564 0-5025 {}} {774 0 1.564 0-5001 {}} {774 0 1.564 0-4796 {}} {774 0 1.564 0-4772 {}} {774 0 1.564 0-4581 {}} {774 0 1.564 0-4561 {}}} SUCCS {{258 0 0 0-4544 {}} {256 0 0 0-4561 {}} {256 0 0 0-4581 {}} {130 0 0 0-4599 {}} {256 0 0 0-4772 {}} {256 0 0 0-4796 {}} {256 0 0 0-5001 {}} {256 0 0 0-5025 {}} {256 0 0 0-5216 {}} {256 0 0 0-5240 {}} {256 0 0 0-5453 {}} {256 0 0 0-5477 {}} {256 0 0 0-5668 {}} {256 0 0 0-5692 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-4497) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-323 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 3 0.8291185999999999} PREDS {{146 0 0 0-4488 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4498 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4498) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-324 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 1.564 0-4497 {}} {146 0 0 0-4488 {}} {130 0 0 0-4194 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}} {774 0 1.564 0-5694 {}} {774 0 1.564 0-5670 {}} {774 0 1.564 0-5479 {}} {774 0 1.564 0-5455 {}} {774 0 1.564 0-5242 {}} {774 0 1.564 0-5218 {}} {774 0 1.564 0-5027 {}} {774 0 1.564 0-5003 {}} {774 0 1.564 0-4798 {}} {774 0 1.564 0-4774 {}} {774 0 1.564 0-4583 {}} {774 0 1.564 0-4562 {}}} SUCCS {{258 0 0 0-4544 {}} {256 0 0 0-4562 {}} {256 0 0 0-4583 {}} {130 0 0 0-4599 {}} {256 0 0 0-4774 {}} {256 0 0 0-4798 {}} {256 0 0 0-5003 {}} {256 0 0 0-5027 {}} {256 0 0 0-5218 {}} {256 0 0 0-5242 {}} {256 0 0 0-5455 {}} {256 0 0 0-5479 {}} {256 0 0 0-5670 {}} {256 0 0 0-5694 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-4499) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-325 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 3 0.8291185999999999} PREDS {{146 0 0 0-4488 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4500 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4500) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-326 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 1.564 0-4499 {}} {146 0 0 0-4488 {}} {130 0 0 0-4194 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}} {774 0 1.564 0-5696 {}} {774 0 1.564 0-5672 {}} {774 0 1.564 0-5481 {}} {774 0 1.564 0-5457 {}} {774 0 1.564 0-5244 {}} {774 0 1.564 0-5220 {}} {774 0 1.564 0-5029 {}} {774 0 1.564 0-5005 {}} {774 0 1.564 0-4800 {}} {774 0 1.564 0-4776 {}} {774 0 1.564 0-4585 {}} {774 0 1.564 0-4563 {}}} SUCCS {{258 0 0 0-4544 {}} {256 0 0 0-4563 {}} {256 0 0 0-4585 {}} {130 0 0 0-4599 {}} {256 0 0 0-4776 {}} {256 0 0 0-4800 {}} {256 0 0 0-5005 {}} {256 0 0 0-5029 {}} {256 0 0 0-5220 {}} {256 0 0 0-5244 {}} {256 0 0 0-5457 {}} {256 0 0 0-5481 {}} {256 0 0 0-5672 {}} {256 0 0 0-5696 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-4501) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-327 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 3 0.8291185999999999} PREDS {{146 0 0 0-4488 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4502 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4502) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-328 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 1.564 0-4501 {}} {146 0 0 0-4488 {}} {130 0 0 0-4194 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}} {774 0 1.564 0-5698 {}} {774 0 1.564 0-5674 {}} {774 0 1.564 0-5483 {}} {774 0 1.564 0-5459 {}} {774 0 1.564 0-5246 {}} {774 0 1.564 0-5222 {}} {774 0 1.564 0-5031 {}} {774 0 1.564 0-5007 {}} {774 0 1.564 0-4802 {}} {774 0 1.564 0-4778 {}} {774 0 1.564 0-4587 {}} {774 0 1.564 0-4564 {}}} SUCCS {{258 0 0 0-4544 {}} {256 0 0 0-4564 {}} {256 0 0 0-4587 {}} {130 0 0 0-4599 {}} {256 0 0 0-4778 {}} {256 0 0 0-4802 {}} {256 0 0 0-5007 {}} {256 0 0 0-5031 {}} {256 0 0 0-5222 {}} {256 0 0 0-5246 {}} {256 0 0 0-5459 {}} {256 0 0 0-5483 {}} {256 0 0 0-5674 {}} {256 0 0 0-5698 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-4503) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-329 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 3 0.8291185999999999} PREDS {{146 0 0 0-4488 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4504 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4504) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-330 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 1.564 0-4503 {}} {146 0 0 0-4488 {}} {130 0 0 0-4194 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}} {774 0 1.564 0-5700 {}} {774 0 1.564 0-5676 {}} {774 0 1.564 0-5485 {}} {774 0 1.564 0-5461 {}} {774 0 1.564 0-5248 {}} {774 0 1.564 0-5224 {}} {774 0 1.564 0-5033 {}} {774 0 1.564 0-5009 {}} {774 0 1.564 0-4804 {}} {774 0 1.564 0-4780 {}} {774 0 1.564 0-4589 {}} {774 0 1.564 0-4565 {}}} SUCCS {{258 0 0 0-4544 {}} {256 0 0 0-4565 {}} {256 0 0 0-4589 {}} {130 0 0 0-4599 {}} {256 0 0 0-4780 {}} {256 0 0 0-4804 {}} {256 0 0 0-5009 {}} {256 0 0 0-5033 {}} {256 0 0 0-5224 {}} {256 0 0 0-5248 {}} {256 0 0 0-5461 {}} {256 0 0 0-5485 {}} {256 0 0 0-5676 {}} {256 0 0 0-5700 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-4505) {AREA_SCORE {} NAME COMP_LOOP:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-331 LOC {2 1.0 4 0.21615332499999998 4 0.21615332499999998 4 0.21615332499999998 4 0.21615332499999998} PREDS {{258 0 0 0-4194 {}}} SUCCS {{772 0 0 0-4452 {}} {258 0 0 0-4545 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4506) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-332 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4509 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4507) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-333 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4509 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4508) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-334 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4509 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4509) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#1 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-335 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{259 0 0 0-4508 {}} {258 0 0 0-4507 {}} {258 0 0 0-4506 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4544 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4510) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-336 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4514 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4511) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-337 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4513 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4512) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-338 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4513 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4513) {AREA_SCORE {} NAME COMP_LOOP:nor#4 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-339 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{259 0 0 0-4512 {}} {258 0 0 0-4511 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4514 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4514) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#7 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-340 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{259 0 0 0-4513 {}} {258 0 0 0-4510 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4544 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4515) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-341 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4519 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4516) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-342 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4518 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4517) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-343 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4518 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4518) {AREA_SCORE {} NAME COMP_LOOP:nor#5 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-344 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{259 0 0 0-4517 {}} {258 0 0 0-4516 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4519 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4519) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#8 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-345 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{259 0 0 0-4518 {}} {258 0 0 0-4515 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4544 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4520) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-346 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4524 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4521) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-347 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4524 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4522) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-348 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4523 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4523) {AREA_SCORE {} NAME COMP_LOOP:not#37 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-349 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{259 0 0 0-4522 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4524 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4524) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#9 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-350 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{259 0 0 0-4523 {}} {258 0 0 0-4521 {}} {258 0 0 0-4520 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4544 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4525) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-351 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4529 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4526) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-352 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4528 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4527) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-353 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4528 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4528) {AREA_SCORE {} NAME COMP_LOOP:nor#6 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-354 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{259 0 0 0-4527 {}} {258 0 0 0-4526 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4529 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4529) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#10 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-355 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{259 0 0 0-4528 {}} {258 0 0 0-4525 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4544 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4530) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-356 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4534 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4531) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-357 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4534 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4532) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-358 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4533 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4533) {AREA_SCORE {} NAME COMP_LOOP:not#38 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-359 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{259 0 0 0-4532 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4534 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4534) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#11 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-360 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{259 0 0 0-4533 {}} {258 0 0 0-4531 {}} {258 0 0 0-4530 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4544 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4535) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-361 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4539 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4536) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-362 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4539 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4537) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-363 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4538 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4538) {AREA_SCORE {} NAME COMP_LOOP:not#39 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-364 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{259 0 0 0-4537 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4539 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4539) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#12 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-365 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{259 0 0 0-4538 {}} {258 0 0 0-4536 {}} {258 0 0 0-4535 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4544 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4540) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-366 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4543 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4541) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-367 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4543 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4542) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-368 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4543 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4543) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#13 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-369 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 4 0.167275125} PREDS {{259 0 0 0-4542 {}} {258 0 0 0-4541 {}} {258 0 0 0-4540 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4544 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4544) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#1 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-370 LOC {4 0.094375 4 0.167275125 4 0.167275125 4 0.21615326762820514 4 0.21615326762820514} PREDS {{259 0 0 0-4543 {}} {258 0 0 0-4539 {}} {258 0 0 0-4534 {}} {258 0 0 0-4529 {}} {258 0 0 0-4524 {}} {258 0 0 0-4519 {}} {258 0 0 0-4514 {}} {258 0 0 0-4509 {}} {258 0 0 0-4504 {}} {258 0 0 0-4502 {}} {258 0 0 0-4500 {}} {258 0 0 0-4498 {}} {258 0 0 0-4496 {}} {258 0 0 0-4494 {}} {258 0 0 0-4492 {}} {258 0 0 0-4490 {}} {130 0 0 0-4194 {}} {258 0 0 0-4358 {}} {258 0 0 0-4357 {}} {258 0 0 0-4356 {}} {258 0 0 0-4355 {}} {258 0 0 0-4354 {}} {258 0 0 0-4353 {}} {258 0 0 0-4352 {}} {258 0 0 0-4351 {}}} SUCCS {{259 0 0 0-4545 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4545) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:mul TYPE MUL DELAY {12.54 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-371 LOC {4 0.1432532 4 0.21615332499999998 4 0.21615332499999998 4 0.9999999388496399 4 0.9999999388496399} PREDS {{259 0 0 0-4544 {}} {258 0 0 0-4505 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4546 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4546) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-372 LOC {5 0.0 5 0.6009625 5 0.6009625 5 0.6009625} PREDS {{259 0 0 0-4545 {}} {130 0 0 0-4194 {}} {128 0 0 0-4548 {}}} SUCCS {{258 0 0 0-4548 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4547) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-373 LOC {5 0.0 5 0.6009625 5 0.6009625 5 0.6009625} PREDS {{130 0 0 0-4194 {}} {128 0 0 0-4548 {}}} SUCCS {{259 0 0 0-4548 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4548) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-374 LOC {5 1.0 5 0.681 5 1.0 18 0.0064061875000001045 18 0.0064061875000001045} PREDS {{259 0 0 0-4547 {}} {258 0 0 0-4546 {}}} SUCCS {{128 0 0 0-4546 {}} {128 0 0 0-4547 {}} {259 0 0 0-4549 {}}} CYCLES {}}
set a(0-4549) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-375 LOC {18 0.006406225 18 0.5525751 18 0.5525751 18 0.5525751} PREDS {{259 0 0 0-4548 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4550 {}} {258 0 0 0-4566 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4550) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-1:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-376 LOC {18 0.006406225 18 0.5525751 18 0.5525751 18 0.6009624573717949 18 0.6009624573717949} PREDS {{259 0 0 0-4549 {}} {130 0 0 0-4194 {}} {258 0 0 0-4447 {}}} SUCCS {{259 0 0 0-4551 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4551) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-377 LOC {18 0.054793625 18 0.6009625 18 0.6009625 18 0.6009625} PREDS {{259 0 0 0-4550 {}} {130 0 0 0-4194 {}} {128 0 0 0-4553 {}}} SUCCS {{258 0 0 0-4553 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4552) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-378 LOC {18 0.0 18 0.6009625 18 0.6009625 18 0.6009625} PREDS {{130 0 0 0-4194 {}} {128 0 0 0-4553 {}}} SUCCS {{259 0 0 0-4553 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4553) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-379 LOC {18 1.0 18 0.681 18 1.0 31 0.0064061875000001045 31 0.0064061875000001045} PREDS {{259 0 0 0-4552 {}} {258 0 0 0-4551 {}}} SUCCS {{128 0 0 0-4551 {}} {128 0 0 0-4552 {}} {259 0 0 0-4554 {}}} CYCLES {}}
set a(0-4554) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-380 LOC {31 0.006406225 31 0.8291185999999999 31 0.8291185999999999 31 0.8291185999999999} PREDS {{259 0 0 0-4553 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 1.564 0-4558 {}} {258 0 1.564 0-4559 {}} {258 0 1.564 0-4560 {}} {258 0 1.564 0-4561 {}} {258 0 1.564 0-4562 {}} {258 0 1.564 0-4563 {}} {258 0 1.564 0-4564 {}} {258 0 1.564 0-4565 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4555) {AREA_SCORE {} NAME COMP_LOOP:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-381 LOC {2 1.0 2 1.0 2 1.0 2 1.0 31 0.926875} PREDS {{130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4556 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4556) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(2-0)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-382 LOC {2 1.0 2 1.0 2 1.0 31 0.926875} PREDS {{259 0 0 0-4555 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4557 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4557) {AREA_SCORE {} NAME COMP_LOOP:switch#16 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-383 LOC {2 1.0 2 1.0 2 1.0 31 0.926875} PREDS {{259 0 0 0-4556 {}}} SUCCS {{131 0 0 0-4558 {}} {131 0 0 0-4559 {}} {131 0 0 0-4560 {}} {131 0 0 0-4561 {}} {131 0 0 0-4562 {}} {131 0 0 0-4563 {}} {131 0 0 0-4564 {}} {131 0 0 0-4565 {}}} CYCLES {}}
set a(0-4558) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-384 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-4558 {}} {131 0 0 0-4557 {}} {258 0 1.564 0-4554 {}} {256 0 0 0-4490 {}} {130 0 0 0-4194 {}} {256 0 0 0-4377 {}} {258 0 1.564 0-4373 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}} {774 0 0 0-5915 {}} {774 0 0 0-5891 {}} {772 0 0 0-5820 {}} {772 0 0 0-5723 {}} {774 0 0 0-5686 {}} {774 0 0 0-5662 {}} {772 0 0 0-5594 {}} {772 0 0 0-5505 {}} {774 0 0 0-5471 {}} {774 0 0 0-5447 {}} {772 0 0 0-5376 {}} {772 0 0 0-5271 {}} {774 0 0 0-5234 {}} {774 0 0 0-5210 {}} {772 0 0 0-5142 {}} {772 0 0 0-5053 {}} {774 0 0 0-5019 {}} {774 0 0 0-4995 {}} {772 0 0 0-4924 {}} {772 0 0 0-4827 {}} {774 0 0 0-4790 {}} {774 0 0 0-4766 {}} {772 0 0 0-4698 {}} {772 0 0 0-4609 {}} {774 0 0 0-4575 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {258 0 0 0-4575 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4609 {}} {258 0 1.564 0-4698 {}} {258 0 0 0-4766 {}} {258 0 0 0-4790 {}} {258 0 1.564 0-4827 {}} {258 0 1.564 0-4924 {}} {258 0 0 0-4995 {}} {258 0 0 0-5019 {}} {258 0 1.564 0-5053 {}} {258 0 1.564 0-5142 {}} {258 0 0 0-5210 {}} {258 0 0 0-5234 {}} {258 0 1.564 0-5271 {}} {258 0 1.564 0-5376 {}} {258 0 0 0-5447 {}} {258 0 0 0-5471 {}} {258 0 1.564 0-5505 {}} {258 0 1.564 0-5594 {}} {258 0 0 0-5662 {}} {258 0 0 0-5686 {}} {258 0 1.564 0-5723 {}} {258 0 1.564 0-5820 {}} {258 0 0 0-5891 {}} {258 0 0 0-5915 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-4559) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-385 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-4559 {}} {131 0 0 0-4557 {}} {258 0 1.564 0-4554 {}} {256 0 0 0-4492 {}} {130 0 0 0-4194 {}} {256 0 0 0-4378 {}} {258 0 1.564 0-4373 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}} {774 0 0 0-5917 {}} {774 0 0 0-5893 {}} {772 0 0 0-5822 {}} {772 0 0 0-5725 {}} {774 0 0 0-5688 {}} {774 0 0 0-5664 {}} {772 0 0 0-5596 {}} {772 0 0 0-5507 {}} {774 0 0 0-5473 {}} {774 0 0 0-5449 {}} {772 0 0 0-5378 {}} {772 0 0 0-5273 {}} {774 0 0 0-5236 {}} {774 0 0 0-5212 {}} {772 0 0 0-5144 {}} {772 0 0 0-5055 {}} {774 0 0 0-5021 {}} {774 0 0 0-4997 {}} {772 0 0 0-4926 {}} {772 0 0 0-4829 {}} {774 0 0 0-4792 {}} {774 0 0 0-4768 {}} {772 0 0 0-4700 {}} {772 0 0 0-4611 {}} {774 0 0 0-4577 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {258 0 0 0-4577 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4611 {}} {258 0 1.564 0-4700 {}} {258 0 0 0-4768 {}} {258 0 0 0-4792 {}} {258 0 1.564 0-4829 {}} {258 0 1.564 0-4926 {}} {258 0 0 0-4997 {}} {258 0 0 0-5021 {}} {258 0 1.564 0-5055 {}} {258 0 1.564 0-5144 {}} {258 0 0 0-5212 {}} {258 0 0 0-5236 {}} {258 0 1.564 0-5273 {}} {258 0 1.564 0-5378 {}} {258 0 0 0-5449 {}} {258 0 0 0-5473 {}} {258 0 1.564 0-5507 {}} {258 0 1.564 0-5596 {}} {258 0 0 0-5664 {}} {258 0 0 0-5688 {}} {258 0 1.564 0-5725 {}} {258 0 1.564 0-5822 {}} {258 0 0 0-5893 {}} {258 0 0 0-5917 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-4560) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-386 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-4560 {}} {131 0 0 0-4557 {}} {258 0 1.564 0-4554 {}} {256 0 0 0-4494 {}} {130 0 0 0-4194 {}} {256 0 0 0-4379 {}} {258 0 1.564 0-4373 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}} {774 0 0 0-5919 {}} {774 0 0 0-5895 {}} {772 0 0 0-5824 {}} {772 0 0 0-5727 {}} {774 0 0 0-5690 {}} {774 0 0 0-5666 {}} {772 0 0 0-5598 {}} {772 0 0 0-5509 {}} {774 0 0 0-5475 {}} {774 0 0 0-5451 {}} {772 0 0 0-5380 {}} {772 0 0 0-5275 {}} {774 0 0 0-5238 {}} {774 0 0 0-5214 {}} {772 0 0 0-5146 {}} {772 0 0 0-5057 {}} {774 0 0 0-5023 {}} {774 0 0 0-4999 {}} {772 0 0 0-4928 {}} {772 0 0 0-4831 {}} {774 0 0 0-4794 {}} {774 0 0 0-4770 {}} {772 0 0 0-4702 {}} {772 0 0 0-4613 {}} {774 0 0 0-4579 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {258 0 0 0-4579 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4613 {}} {258 0 1.564 0-4702 {}} {258 0 0 0-4770 {}} {258 0 0 0-4794 {}} {258 0 1.564 0-4831 {}} {258 0 1.564 0-4928 {}} {258 0 0 0-4999 {}} {258 0 0 0-5023 {}} {258 0 1.564 0-5057 {}} {258 0 1.564 0-5146 {}} {258 0 0 0-5214 {}} {258 0 0 0-5238 {}} {258 0 1.564 0-5275 {}} {258 0 1.564 0-5380 {}} {258 0 0 0-5451 {}} {258 0 0 0-5475 {}} {258 0 1.564 0-5509 {}} {258 0 1.564 0-5598 {}} {258 0 0 0-5666 {}} {258 0 0 0-5690 {}} {258 0 1.564 0-5727 {}} {258 0 1.564 0-5824 {}} {258 0 0 0-5895 {}} {258 0 0 0-5919 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-4561) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-387 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-4561 {}} {131 0 0 0-4557 {}} {258 0 1.564 0-4554 {}} {256 0 0 0-4496 {}} {130 0 0 0-4194 {}} {256 0 0 0-4380 {}} {258 0 1.564 0-4373 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}} {774 0 0 0-5921 {}} {774 0 0 0-5897 {}} {772 0 0 0-5826 {}} {772 0 0 0-5729 {}} {774 0 0 0-5692 {}} {774 0 0 0-5668 {}} {772 0 0 0-5600 {}} {772 0 0 0-5511 {}} {774 0 0 0-5477 {}} {774 0 0 0-5453 {}} {772 0 0 0-5382 {}} {772 0 0 0-5277 {}} {774 0 0 0-5240 {}} {774 0 0 0-5216 {}} {772 0 0 0-5148 {}} {772 0 0 0-5059 {}} {774 0 0 0-5025 {}} {774 0 0 0-5001 {}} {772 0 0 0-4930 {}} {772 0 0 0-4833 {}} {774 0 0 0-4796 {}} {774 0 0 0-4772 {}} {772 0 0 0-4704 {}} {772 0 0 0-4615 {}} {774 0 0 0-4581 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {258 0 0 0-4581 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4615 {}} {258 0 1.564 0-4704 {}} {258 0 0 0-4772 {}} {258 0 0 0-4796 {}} {258 0 1.564 0-4833 {}} {258 0 1.564 0-4930 {}} {258 0 0 0-5001 {}} {258 0 0 0-5025 {}} {258 0 1.564 0-5059 {}} {258 0 1.564 0-5148 {}} {258 0 0 0-5216 {}} {258 0 0 0-5240 {}} {258 0 1.564 0-5277 {}} {258 0 1.564 0-5382 {}} {258 0 0 0-5453 {}} {258 0 0 0-5477 {}} {258 0 1.564 0-5511 {}} {258 0 1.564 0-5600 {}} {258 0 0 0-5668 {}} {258 0 0 0-5692 {}} {258 0 1.564 0-5729 {}} {258 0 1.564 0-5826 {}} {258 0 0 0-5897 {}} {258 0 0 0-5921 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-4562) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-388 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-4562 {}} {131 0 0 0-4557 {}} {258 0 1.564 0-4554 {}} {256 0 0 0-4498 {}} {130 0 0 0-4194 {}} {256 0 0 0-4381 {}} {258 0 1.564 0-4373 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}} {774 0 0 0-5923 {}} {774 0 0 0-5899 {}} {772 0 0 0-5828 {}} {772 0 0 0-5731 {}} {774 0 0 0-5694 {}} {774 0 0 0-5670 {}} {772 0 0 0-5602 {}} {772 0 0 0-5513 {}} {774 0 0 0-5479 {}} {774 0 0 0-5455 {}} {772 0 0 0-5384 {}} {772 0 0 0-5279 {}} {774 0 0 0-5242 {}} {774 0 0 0-5218 {}} {772 0 0 0-5150 {}} {772 0 0 0-5061 {}} {774 0 0 0-5027 {}} {774 0 0 0-5003 {}} {772 0 0 0-4932 {}} {772 0 0 0-4835 {}} {774 0 0 0-4798 {}} {774 0 0 0-4774 {}} {772 0 0 0-4706 {}} {772 0 0 0-4617 {}} {774 0 0 0-4583 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {258 0 0 0-4583 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4617 {}} {258 0 1.564 0-4706 {}} {258 0 0 0-4774 {}} {258 0 0 0-4798 {}} {258 0 1.564 0-4835 {}} {258 0 1.564 0-4932 {}} {258 0 0 0-5003 {}} {258 0 0 0-5027 {}} {258 0 1.564 0-5061 {}} {258 0 1.564 0-5150 {}} {258 0 0 0-5218 {}} {258 0 0 0-5242 {}} {258 0 1.564 0-5279 {}} {258 0 1.564 0-5384 {}} {258 0 0 0-5455 {}} {258 0 0 0-5479 {}} {258 0 1.564 0-5513 {}} {258 0 1.564 0-5602 {}} {258 0 0 0-5670 {}} {258 0 0 0-5694 {}} {258 0 1.564 0-5731 {}} {258 0 1.564 0-5828 {}} {258 0 0 0-5899 {}} {258 0 0 0-5923 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-4563) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-389 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-4563 {}} {131 0 0 0-4557 {}} {258 0 1.564 0-4554 {}} {256 0 0 0-4500 {}} {130 0 0 0-4194 {}} {256 0 0 0-4382 {}} {258 0 1.564 0-4373 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}} {774 0 0 0-5925 {}} {774 0 0 0-5901 {}} {772 0 0 0-5830 {}} {772 0 0 0-5733 {}} {774 0 0 0-5696 {}} {774 0 0 0-5672 {}} {772 0 0 0-5604 {}} {772 0 0 0-5515 {}} {774 0 0 0-5481 {}} {774 0 0 0-5457 {}} {772 0 0 0-5386 {}} {772 0 0 0-5281 {}} {774 0 0 0-5244 {}} {774 0 0 0-5220 {}} {772 0 0 0-5152 {}} {772 0 0 0-5063 {}} {774 0 0 0-5029 {}} {774 0 0 0-5005 {}} {772 0 0 0-4934 {}} {772 0 0 0-4837 {}} {774 0 0 0-4800 {}} {774 0 0 0-4776 {}} {772 0 0 0-4708 {}} {772 0 0 0-4619 {}} {774 0 0 0-4585 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {258 0 0 0-4585 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4619 {}} {258 0 1.564 0-4708 {}} {258 0 0 0-4776 {}} {258 0 0 0-4800 {}} {258 0 1.564 0-4837 {}} {258 0 1.564 0-4934 {}} {258 0 0 0-5005 {}} {258 0 0 0-5029 {}} {258 0 1.564 0-5063 {}} {258 0 1.564 0-5152 {}} {258 0 0 0-5220 {}} {258 0 0 0-5244 {}} {258 0 1.564 0-5281 {}} {258 0 1.564 0-5386 {}} {258 0 0 0-5457 {}} {258 0 0 0-5481 {}} {258 0 1.564 0-5515 {}} {258 0 1.564 0-5604 {}} {258 0 0 0-5672 {}} {258 0 0 0-5696 {}} {258 0 1.564 0-5733 {}} {258 0 1.564 0-5830 {}} {258 0 0 0-5901 {}} {258 0 0 0-5925 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-4564) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-390 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-4564 {}} {131 0 0 0-4557 {}} {258 0 1.564 0-4554 {}} {256 0 0 0-4502 {}} {130 0 0 0-4194 {}} {256 0 0 0-4383 {}} {258 0 1.564 0-4373 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}} {774 0 0 0-5927 {}} {774 0 0 0-5903 {}} {772 0 0 0-5832 {}} {772 0 0 0-5735 {}} {774 0 0 0-5698 {}} {774 0 0 0-5674 {}} {772 0 0 0-5606 {}} {772 0 0 0-5517 {}} {774 0 0 0-5483 {}} {774 0 0 0-5459 {}} {772 0 0 0-5388 {}} {772 0 0 0-5283 {}} {774 0 0 0-5246 {}} {774 0 0 0-5222 {}} {772 0 0 0-5154 {}} {772 0 0 0-5065 {}} {774 0 0 0-5031 {}} {774 0 0 0-5007 {}} {772 0 0 0-4936 {}} {772 0 0 0-4839 {}} {774 0 0 0-4802 {}} {774 0 0 0-4778 {}} {772 0 0 0-4710 {}} {772 0 0 0-4621 {}} {774 0 0 0-4587 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {258 0 0 0-4587 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4621 {}} {258 0 1.564 0-4710 {}} {258 0 0 0-4778 {}} {258 0 0 0-4802 {}} {258 0 1.564 0-4839 {}} {258 0 1.564 0-4936 {}} {258 0 0 0-5007 {}} {258 0 0 0-5031 {}} {258 0 1.564 0-5065 {}} {258 0 1.564 0-5154 {}} {258 0 0 0-5222 {}} {258 0 0 0-5246 {}} {258 0 1.564 0-5283 {}} {258 0 1.564 0-5388 {}} {258 0 0 0-5459 {}} {258 0 0 0-5483 {}} {258 0 1.564 0-5517 {}} {258 0 1.564 0-5606 {}} {258 0 0 0-5674 {}} {258 0 0 0-5698 {}} {258 0 1.564 0-5735 {}} {258 0 1.564 0-5832 {}} {258 0 0 0-5903 {}} {258 0 0 0-5927 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-4565) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-391 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-4565 {}} {131 0 0 0-4557 {}} {258 0 1.564 0-4554 {}} {256 0 0 0-4504 {}} {130 0 0 0-4194 {}} {256 0 0 0-4384 {}} {258 0 1.564 0-4373 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}} {774 0 0 0-5929 {}} {774 0 0 0-5905 {}} {772 0 0 0-5834 {}} {772 0 0 0-5737 {}} {774 0 0 0-5700 {}} {774 0 0 0-5676 {}} {772 0 0 0-5608 {}} {772 0 0 0-5519 {}} {774 0 0 0-5485 {}} {774 0 0 0-5461 {}} {772 0 0 0-5390 {}} {772 0 0 0-5285 {}} {774 0 0 0-5248 {}} {774 0 0 0-5224 {}} {772 0 0 0-5156 {}} {772 0 0 0-5067 {}} {774 0 0 0-5033 {}} {774 0 0 0-5009 {}} {772 0 0 0-4938 {}} {772 0 0 0-4841 {}} {774 0 0 0-4804 {}} {774 0 0 0-4780 {}} {772 0 0 0-4712 {}} {772 0 0 0-4623 {}} {774 0 0 0-4589 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {258 0 0 0-4589 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4623 {}} {258 0 1.564 0-4712 {}} {258 0 0 0-4780 {}} {258 0 0 0-4804 {}} {258 0 1.564 0-4841 {}} {258 0 1.564 0-4938 {}} {258 0 0 0-5009 {}} {258 0 0 0-5033 {}} {258 0 1.564 0-5067 {}} {258 0 1.564 0-5156 {}} {258 0 0 0-5224 {}} {258 0 0 0-5248 {}} {258 0 1.564 0-5285 {}} {258 0 1.564 0-5390 {}} {258 0 0 0-5461 {}} {258 0 0 0-5485 {}} {258 0 1.564 0-5519 {}} {258 0 1.564 0-5608 {}} {258 0 0 0-5676 {}} {258 0 0 0-5700 {}} {258 0 1.564 0-5737 {}} {258 0 1.564 0-5834 {}} {258 0 0 0-5905 {}} {258 0 0 0-5929 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-4566) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-392 LOC {18 0.006406225 18 0.9516125999999999 18 0.9516125999999999 19 0.5525751} PREDS {{258 0 0 0-4549 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4567 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4567) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-1:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-393 LOC {18 0.006406225 18 0.9516125999999999 18 0.9516125999999999 18 0.9999999573717948 19 0.6009624573717949} PREDS {{259 0 0 0-4566 {}} {130 0 0 0-4194 {}} {258 0 0 0-4447 {}}} SUCCS {{259 0 0 0-4568 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4568) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-394 LOC {18 0.054793625 19 0.6009625 19 0.6009625 19 0.6009625} PREDS {{259 0 0 0-4567 {}} {130 0 0 0-4194 {}} {128 0 0 0-4570 {}}} SUCCS {{258 0 0 0-4570 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4569) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-395 LOC {18 0.0 19 0.6009625 19 0.6009625 19 0.6009625} PREDS {{130 0 0 0-4194 {}} {128 0 0 0-4570 {}}} SUCCS {{259 0 0 0-4570 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4570) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-396 LOC {18 1.0 19 0.681 19 1.0 32 0.0064061875000001045 32 0.0064061875000001045} PREDS {{259 0 0 0-4569 {}} {258 0 0 0-4568 {}}} SUCCS {{128 0 0 0-4568 {}} {128 0 0 0-4569 {}} {259 0 0 0-4571 {}}} CYCLES {}}
set a(0-4571) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-397 LOC {31 0.006406225 32 0.8291185999999999 32 0.8291185999999999 32 0.8291185999999999} PREDS {{259 0 0 0-4570 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 1.564 0-4575 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4589 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4572) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(2-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-398 LOC {3 0.0524399 3 0.8291185999999999 3 0.8291185999999999 32 0.8291185999999999} PREDS {{258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4573 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4573) {AREA_SCORE {} NAME COMP_LOOP:switch#17 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-399 LOC {3 0.0524399 3 1.0 3 1.0 32 0.8291185999999999} PREDS {{259 0 0 0-4572 {}}} SUCCS {{146 0 0 0-4574 {}} {130 0 0 0-4575 {}} {146 0 0 0-4576 {}} {130 0 0 0-4577 {}} {146 0 0 0-4578 {}} {130 0 0 0-4579 {}} {146 0 0 0-4580 {}} {130 0 0 0-4581 {}} {146 0 0 0-4582 {}} {130 0 0 0-4583 {}} {146 0 0 0-4584 {}} {130 0 0 0-4585 {}} {146 0 0 0-4586 {}} {130 0 0 0-4587 {}} {146 0 0 0-4588 {}} {130 0 0 0-4589 {}}} CYCLES {}}
set a(0-4574) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-400 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8291185999999999} PREDS {{146 0 0 0-4573 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4575 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4575) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-401 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-4575 {}} {259 0 1.564 0-4574 {}} {130 0 0 0-4573 {}} {258 0 1.564 0-4571 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {130 0 0 0-4194 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}} {774 0 0 0-5915 {}} {774 0 0 0-5891 {}} {772 0 0 0-5820 {}} {772 0 0 0-5723 {}} {774 0 0 0-5686 {}} {774 0 0 0-5662 {}} {772 0 0 0-5594 {}} {772 0 0 0-5505 {}} {774 0 0 0-5471 {}} {774 0 0 0-5447 {}} {772 0 0 0-5376 {}} {772 0 0 0-5271 {}} {774 0 0 0-5234 {}} {774 0 0 0-5210 {}} {772 0 0 0-5142 {}} {772 0 0 0-5053 {}} {774 0 0 0-5019 {}} {774 0 0 0-4995 {}} {772 0 0 0-4924 {}} {772 0 0 0-4827 {}} {774 0 0 0-4790 {}} {774 0 0 0-4766 {}} {772 0 0 0-4698 {}} {772 0 0 0-4609 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4609 {}} {258 0 1.564 0-4698 {}} {258 0 0 0-4766 {}} {258 0 0 0-4790 {}} {258 0 1.564 0-4827 {}} {258 0 1.564 0-4924 {}} {258 0 0 0-4995 {}} {258 0 0 0-5019 {}} {258 0 1.564 0-5053 {}} {258 0 1.564 0-5142 {}} {258 0 0 0-5210 {}} {258 0 0 0-5234 {}} {258 0 1.564 0-5271 {}} {258 0 1.564 0-5376 {}} {258 0 0 0-5447 {}} {258 0 0 0-5471 {}} {258 0 1.564 0-5505 {}} {258 0 1.564 0-5594 {}} {258 0 0 0-5662 {}} {258 0 0 0-5686 {}} {258 0 1.564 0-5723 {}} {258 0 1.564 0-5820 {}} {258 0 0 0-5891 {}} {258 0 0 0-5915 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-4576) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-402 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8291185999999999} PREDS {{146 0 0 0-4573 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4577 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4577) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-403 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-4577 {}} {259 0 1.564 0-4576 {}} {130 0 0 0-4573 {}} {258 0 1.564 0-4571 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {130 0 0 0-4194 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}} {774 0 0 0-5917 {}} {774 0 0 0-5893 {}} {772 0 0 0-5822 {}} {772 0 0 0-5725 {}} {774 0 0 0-5688 {}} {774 0 0 0-5664 {}} {772 0 0 0-5596 {}} {772 0 0 0-5507 {}} {774 0 0 0-5473 {}} {774 0 0 0-5449 {}} {772 0 0 0-5378 {}} {772 0 0 0-5273 {}} {774 0 0 0-5236 {}} {774 0 0 0-5212 {}} {772 0 0 0-5144 {}} {772 0 0 0-5055 {}} {774 0 0 0-5021 {}} {774 0 0 0-4997 {}} {772 0 0 0-4926 {}} {772 0 0 0-4829 {}} {774 0 0 0-4792 {}} {774 0 0 0-4768 {}} {772 0 0 0-4700 {}} {772 0 0 0-4611 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4611 {}} {258 0 1.564 0-4700 {}} {258 0 0 0-4768 {}} {258 0 0 0-4792 {}} {258 0 1.564 0-4829 {}} {258 0 1.564 0-4926 {}} {258 0 0 0-4997 {}} {258 0 0 0-5021 {}} {258 0 1.564 0-5055 {}} {258 0 1.564 0-5144 {}} {258 0 0 0-5212 {}} {258 0 0 0-5236 {}} {258 0 1.564 0-5273 {}} {258 0 1.564 0-5378 {}} {258 0 0 0-5449 {}} {258 0 0 0-5473 {}} {258 0 1.564 0-5507 {}} {258 0 1.564 0-5596 {}} {258 0 0 0-5664 {}} {258 0 0 0-5688 {}} {258 0 1.564 0-5725 {}} {258 0 1.564 0-5822 {}} {258 0 0 0-5893 {}} {258 0 0 0-5917 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-4578) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-404 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8291185999999999} PREDS {{146 0 0 0-4573 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4579 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4579) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-405 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-4579 {}} {259 0 1.564 0-4578 {}} {130 0 0 0-4573 {}} {258 0 1.564 0-4571 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {130 0 0 0-4194 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}} {774 0 0 0-5919 {}} {774 0 0 0-5895 {}} {772 0 0 0-5824 {}} {772 0 0 0-5727 {}} {774 0 0 0-5690 {}} {774 0 0 0-5666 {}} {772 0 0 0-5598 {}} {772 0 0 0-5509 {}} {774 0 0 0-5475 {}} {774 0 0 0-5451 {}} {772 0 0 0-5380 {}} {772 0 0 0-5275 {}} {774 0 0 0-5238 {}} {774 0 0 0-5214 {}} {772 0 0 0-5146 {}} {772 0 0 0-5057 {}} {774 0 0 0-5023 {}} {774 0 0 0-4999 {}} {772 0 0 0-4928 {}} {772 0 0 0-4831 {}} {774 0 0 0-4794 {}} {774 0 0 0-4770 {}} {772 0 0 0-4702 {}} {772 0 0 0-4613 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4613 {}} {258 0 1.564 0-4702 {}} {258 0 0 0-4770 {}} {258 0 0 0-4794 {}} {258 0 1.564 0-4831 {}} {258 0 1.564 0-4928 {}} {258 0 0 0-4999 {}} {258 0 0 0-5023 {}} {258 0 1.564 0-5057 {}} {258 0 1.564 0-5146 {}} {258 0 0 0-5214 {}} {258 0 0 0-5238 {}} {258 0 1.564 0-5275 {}} {258 0 1.564 0-5380 {}} {258 0 0 0-5451 {}} {258 0 0 0-5475 {}} {258 0 1.564 0-5509 {}} {258 0 1.564 0-5598 {}} {258 0 0 0-5666 {}} {258 0 0 0-5690 {}} {258 0 1.564 0-5727 {}} {258 0 1.564 0-5824 {}} {258 0 0 0-5895 {}} {258 0 0 0-5919 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-4580) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-406 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8291185999999999} PREDS {{146 0 0 0-4573 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4581 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4581) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-407 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-4581 {}} {259 0 1.564 0-4580 {}} {130 0 0 0-4573 {}} {258 0 1.564 0-4571 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {130 0 0 0-4194 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}} {774 0 0 0-5921 {}} {774 0 0 0-5897 {}} {772 0 0 0-5826 {}} {772 0 0 0-5729 {}} {774 0 0 0-5692 {}} {774 0 0 0-5668 {}} {772 0 0 0-5600 {}} {772 0 0 0-5511 {}} {774 0 0 0-5477 {}} {774 0 0 0-5453 {}} {772 0 0 0-5382 {}} {772 0 0 0-5277 {}} {774 0 0 0-5240 {}} {774 0 0 0-5216 {}} {772 0 0 0-5148 {}} {772 0 0 0-5059 {}} {774 0 0 0-5025 {}} {774 0 0 0-5001 {}} {772 0 0 0-4930 {}} {772 0 0 0-4833 {}} {774 0 0 0-4796 {}} {774 0 0 0-4772 {}} {772 0 0 0-4704 {}} {772 0 0 0-4615 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4615 {}} {258 0 1.564 0-4704 {}} {258 0 0 0-4772 {}} {258 0 0 0-4796 {}} {258 0 1.564 0-4833 {}} {258 0 1.564 0-4930 {}} {258 0 0 0-5001 {}} {258 0 0 0-5025 {}} {258 0 1.564 0-5059 {}} {258 0 1.564 0-5148 {}} {258 0 0 0-5216 {}} {258 0 0 0-5240 {}} {258 0 1.564 0-5277 {}} {258 0 1.564 0-5382 {}} {258 0 0 0-5453 {}} {258 0 0 0-5477 {}} {258 0 1.564 0-5511 {}} {258 0 1.564 0-5600 {}} {258 0 0 0-5668 {}} {258 0 0 0-5692 {}} {258 0 1.564 0-5729 {}} {258 0 1.564 0-5826 {}} {258 0 0 0-5897 {}} {258 0 0 0-5921 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-4582) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-408 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8291185999999999} PREDS {{146 0 0 0-4573 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4583 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4583) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-409 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-4583 {}} {259 0 1.564 0-4582 {}} {130 0 0 0-4573 {}} {258 0 1.564 0-4571 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {130 0 0 0-4194 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}} {774 0 0 0-5923 {}} {774 0 0 0-5899 {}} {772 0 0 0-5828 {}} {772 0 0 0-5731 {}} {774 0 0 0-5694 {}} {774 0 0 0-5670 {}} {772 0 0 0-5602 {}} {772 0 0 0-5513 {}} {774 0 0 0-5479 {}} {774 0 0 0-5455 {}} {772 0 0 0-5384 {}} {772 0 0 0-5279 {}} {774 0 0 0-5242 {}} {774 0 0 0-5218 {}} {772 0 0 0-5150 {}} {772 0 0 0-5061 {}} {774 0 0 0-5027 {}} {774 0 0 0-5003 {}} {772 0 0 0-4932 {}} {772 0 0 0-4835 {}} {774 0 0 0-4798 {}} {774 0 0 0-4774 {}} {772 0 0 0-4706 {}} {772 0 0 0-4617 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4617 {}} {258 0 1.564 0-4706 {}} {258 0 0 0-4774 {}} {258 0 0 0-4798 {}} {258 0 1.564 0-4835 {}} {258 0 1.564 0-4932 {}} {258 0 0 0-5003 {}} {258 0 0 0-5027 {}} {258 0 1.564 0-5061 {}} {258 0 1.564 0-5150 {}} {258 0 0 0-5218 {}} {258 0 0 0-5242 {}} {258 0 1.564 0-5279 {}} {258 0 1.564 0-5384 {}} {258 0 0 0-5455 {}} {258 0 0 0-5479 {}} {258 0 1.564 0-5513 {}} {258 0 1.564 0-5602 {}} {258 0 0 0-5670 {}} {258 0 0 0-5694 {}} {258 0 1.564 0-5731 {}} {258 0 1.564 0-5828 {}} {258 0 0 0-5899 {}} {258 0 0 0-5923 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-4584) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-410 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8291185999999999} PREDS {{146 0 0 0-4573 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4585 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4585) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-411 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-4585 {}} {259 0 1.564 0-4584 {}} {130 0 0 0-4573 {}} {258 0 1.564 0-4571 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {130 0 0 0-4194 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}} {774 0 0 0-5925 {}} {774 0 0 0-5901 {}} {772 0 0 0-5830 {}} {772 0 0 0-5733 {}} {774 0 0 0-5696 {}} {774 0 0 0-5672 {}} {772 0 0 0-5604 {}} {772 0 0 0-5515 {}} {774 0 0 0-5481 {}} {774 0 0 0-5457 {}} {772 0 0 0-5386 {}} {772 0 0 0-5281 {}} {774 0 0 0-5244 {}} {774 0 0 0-5220 {}} {772 0 0 0-5152 {}} {772 0 0 0-5063 {}} {774 0 0 0-5029 {}} {774 0 0 0-5005 {}} {772 0 0 0-4934 {}} {772 0 0 0-4837 {}} {774 0 0 0-4800 {}} {774 0 0 0-4776 {}} {772 0 0 0-4708 {}} {772 0 0 0-4619 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4619 {}} {258 0 1.564 0-4708 {}} {258 0 0 0-4776 {}} {258 0 0 0-4800 {}} {258 0 1.564 0-4837 {}} {258 0 1.564 0-4934 {}} {258 0 0 0-5005 {}} {258 0 0 0-5029 {}} {258 0 1.564 0-5063 {}} {258 0 1.564 0-5152 {}} {258 0 0 0-5220 {}} {258 0 0 0-5244 {}} {258 0 1.564 0-5281 {}} {258 0 1.564 0-5386 {}} {258 0 0 0-5457 {}} {258 0 0 0-5481 {}} {258 0 1.564 0-5515 {}} {258 0 1.564 0-5604 {}} {258 0 0 0-5672 {}} {258 0 0 0-5696 {}} {258 0 1.564 0-5733 {}} {258 0 1.564 0-5830 {}} {258 0 0 0-5901 {}} {258 0 0 0-5925 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-4586) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-412 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8291185999999999} PREDS {{146 0 0 0-4573 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4587 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4587) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-413 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-4587 {}} {259 0 1.564 0-4586 {}} {130 0 0 0-4573 {}} {258 0 1.564 0-4571 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {130 0 0 0-4194 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}} {774 0 0 0-5927 {}} {774 0 0 0-5903 {}} {772 0 0 0-5832 {}} {772 0 0 0-5735 {}} {774 0 0 0-5698 {}} {774 0 0 0-5674 {}} {772 0 0 0-5606 {}} {772 0 0 0-5517 {}} {774 0 0 0-5483 {}} {774 0 0 0-5459 {}} {772 0 0 0-5388 {}} {772 0 0 0-5283 {}} {774 0 0 0-5246 {}} {774 0 0 0-5222 {}} {772 0 0 0-5154 {}} {772 0 0 0-5065 {}} {774 0 0 0-5031 {}} {774 0 0 0-5007 {}} {772 0 0 0-4936 {}} {772 0 0 0-4839 {}} {774 0 0 0-4802 {}} {774 0 0 0-4778 {}} {772 0 0 0-4710 {}} {772 0 0 0-4621 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4621 {}} {258 0 1.564 0-4710 {}} {258 0 0 0-4778 {}} {258 0 0 0-4802 {}} {258 0 1.564 0-4839 {}} {258 0 1.564 0-4936 {}} {258 0 0 0-5007 {}} {258 0 0 0-5031 {}} {258 0 1.564 0-5065 {}} {258 0 1.564 0-5154 {}} {258 0 0 0-5222 {}} {258 0 0 0-5246 {}} {258 0 1.564 0-5283 {}} {258 0 1.564 0-5388 {}} {258 0 0 0-5459 {}} {258 0 0 0-5483 {}} {258 0 1.564 0-5517 {}} {258 0 1.564 0-5606 {}} {258 0 0 0-5674 {}} {258 0 0 0-5698 {}} {258 0 1.564 0-5735 {}} {258 0 1.564 0-5832 {}} {258 0 0 0-5903 {}} {258 0 0 0-5927 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-4588) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-3)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-414 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8291185999999999} PREDS {{146 0 0 0-4573 {}} {258 0 0 0-4486 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 1.564 0-4589 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4589) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-415 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-4589 {}} {259 0 1.564 0-4588 {}} {130 0 0 0-4573 {}} {258 0 1.564 0-4571 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {130 0 0 0-4194 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}} {774 0 0 0-5929 {}} {774 0 0 0-5905 {}} {772 0 0 0-5834 {}} {772 0 0 0-5737 {}} {774 0 0 0-5700 {}} {774 0 0 0-5676 {}} {772 0 0 0-5608 {}} {772 0 0 0-5519 {}} {774 0 0 0-5485 {}} {774 0 0 0-5461 {}} {772 0 0 0-5390 {}} {772 0 0 0-5285 {}} {774 0 0 0-5248 {}} {774 0 0 0-5224 {}} {772 0 0 0-5156 {}} {772 0 0 0-5067 {}} {774 0 0 0-5033 {}} {774 0 0 0-5009 {}} {772 0 0 0-4938 {}} {772 0 0 0-4841 {}} {774 0 0 0-4804 {}} {774 0 0 0-4780 {}} {772 0 0 0-4712 {}} {772 0 0 0-4623 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {130 0 0 0-4599 {}} {258 0 1.564 0-4623 {}} {258 0 1.564 0-4712 {}} {258 0 0 0-4780 {}} {258 0 0 0-4804 {}} {258 0 1.564 0-4841 {}} {258 0 1.564 0-4938 {}} {258 0 0 0-5009 {}} {258 0 0 0-5033 {}} {258 0 1.564 0-5067 {}} {258 0 1.564 0-5156 {}} {258 0 0 0-5224 {}} {258 0 0 0-5248 {}} {258 0 1.564 0-5285 {}} {258 0 1.564 0-5390 {}} {258 0 0 0-5461 {}} {258 0 0 0-5485 {}} {258 0 1.564 0-5519 {}} {258 0 1.564 0-5608 {}} {258 0 0 0-5676 {}} {258 0 0 0-5700 {}} {258 0 1.564 0-5737 {}} {258 0 1.564 0-5834 {}} {258 0 0 0-5905 {}} {258 0 0 0-5929 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-4590) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(9-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-416 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4591 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4591) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-417 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{259 0 0 0-4590 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4592 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4592) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-418 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{259 0 0 0-4591 {}} {130 0 0 0-4194 {}}} SUCCS {{258 0 0 0-4596 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4593) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-419 LOC {2 1.0 3 0.0 3 0.0 3 0.0 34 0.9651342249999999} PREDS {{130 0 0 0-4194 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-4594 {}} {130 0 0 0-4599 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-4594) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-420 LOC {2 1.0 3 0.0 3 0.0 34 0.9651342249999999} PREDS {{259 0 0 0-4593 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4595 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4595) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-421 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{259 0 0 0-4594 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4596 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4596) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 9 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {0.56 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-422 LOC {3 0.0 3 0.9651342249999999 3 0.9651342249999999 3 0.9999999477564101 34 0.9999999477564101} PREDS {{259 0 0 0-4595 {}} {258 0 0 0-4592 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4597 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4597) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(9) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-423 LOC {3 0.034865775 3 1.0 3 1.0 34 1.0} PREDS {{259 0 0 0-4596 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4598 {}} {130 0 0 0-4599 {}}} CYCLES {}}
set a(0-4598) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-424 LOC {3 0.034865775 33 1.0 33 1.0 34 1.0} PREDS {{259 0 0 0-4597 {}} {130 0 0 0-4194 {}}} SUCCS {{259 0 0 0-4599 {}}} CYCLES {}}
set a(0-4599) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-425 LOC {33 0.0062499999999999995 33 1.0 33 1.0 34 1.0} PREDS {{259 0 0 0-4598 {}} {130 0 0 0-4597 {}} {130 0 0 0-4596 {}} {130 0 0 0-4595 {}} {130 0 0 0-4594 {}} {130 0 0 0-4593 {}} {130 0 0 0-4592 {}} {130 0 0 0-4591 {}} {130 0 0 0-4590 {}} {130 0 0 0-4589 {}} {130 0 0 0-4588 {}} {130 0 0 0-4587 {}} {130 0 0 0-4586 {}} {130 0 0 0-4585 {}} {130 0 0 0-4584 {}} {130 0 0 0-4583 {}} {130 0 0 0-4582 {}} {130 0 0 0-4581 {}} {130 0 0 0-4580 {}} {130 0 0 0-4579 {}} {130 0 0 0-4578 {}} {130 0 0 0-4577 {}} {130 0 0 0-4576 {}} {130 0 0 0-4575 {}} {130 0 0 0-4574 {}} {130 0 0 0-4572 {}} {130 0 0 0-4571 {}} {130 0 0 0-4569 {}} {130 0 0 0-4568 {}} {130 0 0 0-4567 {}} {130 0 0 0-4566 {}} {130 0 0 0-4565 {}} {130 0 0 0-4564 {}} {130 0 0 0-4563 {}} {130 0 0 0-4562 {}} {130 0 0 0-4561 {}} {130 0 0 0-4560 {}} {130 0 0 0-4559 {}} {130 0 0 0-4558 {}} {130 0 0 0-4556 {}} {130 0 0 0-4555 {}} {130 0 0 0-4554 {}} {130 0 0 0-4552 {}} {130 0 0 0-4551 {}} {130 0 0 0-4550 {}} {130 0 0 0-4549 {}} {130 0 0 0-4547 {}} {130 0 0 0-4546 {}} {130 0 0 0-4545 {}} {130 0 0 0-4544 {}} {130 0 0 0-4543 {}} {130 0 0 0-4542 {}} {130 0 0 0-4541 {}} {130 0 0 0-4540 {}} {130 0 0 0-4539 {}} {130 0 0 0-4538 {}} {130 0 0 0-4537 {}} {130 0 0 0-4536 {}} {130 0 0 0-4535 {}} {130 0 0 0-4534 {}} {130 0 0 0-4533 {}} {130 0 0 0-4532 {}} {130 0 0 0-4531 {}} {130 0 0 0-4530 {}} {130 0 0 0-4529 {}} {130 0 0 0-4528 {}} {130 0 0 0-4527 {}} {130 0 0 0-4526 {}} {130 0 0 0-4525 {}} {130 0 0 0-4524 {}} {130 0 0 0-4523 {}} {130 0 0 0-4522 {}} {130 0 0 0-4521 {}} {130 0 0 0-4520 {}} {130 0 0 0-4519 {}} {130 0 0 0-4518 {}} {130 0 0 0-4517 {}} {130 0 0 0-4516 {}} {130 0 0 0-4515 {}} {130 0 0 0-4514 {}} {130 0 0 0-4513 {}} {130 0 0 0-4512 {}} {130 0 0 0-4511 {}} {130 0 0 0-4510 {}} {130 0 0 0-4509 {}} {130 0 0 0-4508 {}} {130 0 0 0-4507 {}} {130 0 0 0-4506 {}} {130 0 0 0-4505 {}} {130 0 0 0-4504 {}} {130 0 0 0-4503 {}} {130 0 0 0-4502 {}} {130 0 0 0-4501 {}} {130 0 0 0-4500 {}} {130 0 0 0-4499 {}} {130 0 0 0-4498 {}} {130 0 0 0-4497 {}} {130 0 0 0-4496 {}} {130 0 0 0-4495 {}} {130 0 0 0-4494 {}} {130 0 0 0-4493 {}} {130 0 0 0-4492 {}} {130 0 0 0-4491 {}} {130 0 0 0-4490 {}} {130 0 0 0-4489 {}} {130 0 0 0-4487 {}} {130 0 0 0-4486 {}} {130 0 0 0-4485 {}} {130 0 0 0-4484 {}} {130 0 0 0-4483 {}} {130 0 0 0-4482 {}} {130 0 0 0-4481 {}} {130 0 0 0-4480 {}} {130 0 0 0-4194 {}}} SUCCS {{128 0 0 0-4666 {}} {128 0 0 0-4667 {}} {128 0 0 0-4668 {}} {64 0 0 0-4195 {}}} CYCLES {}}
set a(0-4600) {AREA_SCORE {} NAME COMP_LOOP:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-426 LOC {0 1.0 1 0.0 1 0.0 1 0.0 33 0.7942528249999999} PREDS {} SUCCS {{259 0 0 0-4601 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4601) {AREA_SCORE {} NAME COMP_LOOP-2:slc(VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-427 LOC {0 1.0 1 0.0 1 0.0 33 0.7942528249999999} PREDS {{259 0 0 0-4600 {}}} SUCCS {{258 0 0 0-4605 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4602) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-428 LOC {0 1.0 1 0.0 1 0.0 1 0.0 33 0.7942528249999999} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-4603 {}} {130 0 0 0-4195 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-4603) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-429 LOC {0 1.0 1 0.0 1 0.0 33 0.7942528249999999} PREDS {{259 0 0 0-4602 {}}} SUCCS {{259 0 0 0-4604 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4604) {AREA_SCORE {} NAME COMP_LOOP:conc#7 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-430 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 33 0.7942528249999999} PREDS {{259 0 0 0-4603 {}}} SUCCS {{259 0 0 0-4605 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4605) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 9 NAME COMP_LOOP-2:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-431 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 33 0.8291185477564101} PREDS {{259 0 0 0-4604 {}} {258 0 0 0-4601 {}}} SUCCS {{259 0 0 0-4606 {}} {258 0 0 0-4608 {}} {258 0 0 0-4610 {}} {258 0 0 0-4612 {}} {258 0 0 0-4614 {}} {258 0 0 0-4616 {}} {258 0 0 0-4618 {}} {258 0 0 0-4620 {}} {258 0 0 0-4622 {}} {258 0 0 0-4624 {}} {258 0 0 0-4625 {}} {258 0 0 0-4626 {}} {258 0 0 0-4628 {}} {258 0 0 0-4629 {}} {258 0 0 0-4630 {}} {258 0 0 0-4633 {}} {258 0 0 0-4634 {}} {258 0 0 0-4635 {}} {258 0 0 0-4638 {}} {258 0 0 0-4639 {}} {258 0 0 0-4640 {}} {258 0 0 0-4643 {}} {258 0 0 0-4644 {}} {258 0 0 0-4645 {}} {258 0 0 0-4648 {}} {258 0 0 0-4649 {}} {258 0 0 0-4650 {}} {258 0 0 0-4653 {}} {258 0 0 0-4654 {}} {258 0 0 0-4655 {}} {258 0 0 0-4658 {}} {258 0 0 0-4659 {}} {258 0 0 0-4660 {}} {130 0 0 0-4195 {}} {258 0 0 0-4763 {}} {258 0 0 0-4765 {}} {258 0 0 0-4767 {}} {258 0 0 0-4769 {}} {258 0 0 0-4771 {}} {258 0 0 0-4773 {}} {258 0 0 0-4775 {}} {258 0 0 0-4777 {}} {258 0 0 0-4779 {}}} CYCLES {}}
set a(0-4606) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-432 LOC {1 0.034865775 1 1.0 1 1.0 33 0.8291185999999999} PREDS {{259 0 0 0-4605 {}}} SUCCS {{259 0 0 0-4607 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4607) {AREA_SCORE {} NAME COMP_LOOP:switch#2 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-433 LOC {1 0.034865775 1 1.0 1 1.0 33 0.8291185999999999} PREDS {{259 0 0 0-4606 {}}} SUCCS {{146 0 0 0-4608 {}} {146 0 0 0-4609 {}} {146 0 0 0-4610 {}} {146 0 0 0-4611 {}} {146 0 0 0-4612 {}} {146 0 0 0-4613 {}} {146 0 0 0-4614 {}} {146 0 0 0-4615 {}} {146 0 0 0-4616 {}} {146 0 0 0-4617 {}} {146 0 0 0-4618 {}} {146 0 0 0-4619 {}} {146 0 0 0-4620 {}} {146 0 0 0-4621 {}} {146 0 0 0-4622 {}} {146 0 0 0-4623 {}}} CYCLES {}}
set a(0-4608) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-434 LOC {1 0.034865775 33 0.8291185999999999 33 0.8291185999999999 33 0.8291185999999999} PREDS {{146 0 0 0-4607 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4609 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4609) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-435 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 1.564 0-4608 {}} {146 0 0 0-4607 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}} {774 0 1.564 0-5686 {}} {774 0 1.564 0-5662 {}} {774 0 1.564 0-5471 {}} {774 0 1.564 0-5447 {}} {774 0 1.564 0-5234 {}} {774 0 1.564 0-5210 {}} {774 0 1.564 0-5019 {}} {774 0 1.564 0-4995 {}} {774 0 1.564 0-4790 {}} {774 0 1.564 0-4766 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {258 0 0 0-4662 {}} {130 0 0 0-4195 {}} {256 0 0 0-4766 {}} {256 0 0 0-4790 {}} {256 0 0 0-4995 {}} {256 0 0 0-5019 {}} {256 0 0 0-5210 {}} {256 0 0 0-5234 {}} {256 0 0 0-5447 {}} {256 0 0 0-5471 {}} {256 0 0 0-5662 {}} {256 0 0 0-5686 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-4610) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-436 LOC {1 0.034865775 33 0.8291185999999999 33 0.8291185999999999 33 0.8291185999999999} PREDS {{146 0 0 0-4607 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4611 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4611) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-437 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 1.564 0-4610 {}} {146 0 0 0-4607 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}} {774 0 1.564 0-5688 {}} {774 0 1.564 0-5664 {}} {774 0 1.564 0-5473 {}} {774 0 1.564 0-5449 {}} {774 0 1.564 0-5236 {}} {774 0 1.564 0-5212 {}} {774 0 1.564 0-5021 {}} {774 0 1.564 0-4997 {}} {774 0 1.564 0-4792 {}} {774 0 1.564 0-4768 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {258 0 0 0-4662 {}} {130 0 0 0-4195 {}} {256 0 0 0-4768 {}} {256 0 0 0-4792 {}} {256 0 0 0-4997 {}} {256 0 0 0-5021 {}} {256 0 0 0-5212 {}} {256 0 0 0-5236 {}} {256 0 0 0-5449 {}} {256 0 0 0-5473 {}} {256 0 0 0-5664 {}} {256 0 0 0-5688 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-4612) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-438 LOC {1 0.034865775 33 0.8291185999999999 33 0.8291185999999999 33 0.8291185999999999} PREDS {{146 0 0 0-4607 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4613 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4613) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-439 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 1.564 0-4612 {}} {146 0 0 0-4607 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}} {774 0 1.564 0-5690 {}} {774 0 1.564 0-5666 {}} {774 0 1.564 0-5475 {}} {774 0 1.564 0-5451 {}} {774 0 1.564 0-5238 {}} {774 0 1.564 0-5214 {}} {774 0 1.564 0-5023 {}} {774 0 1.564 0-4999 {}} {774 0 1.564 0-4794 {}} {774 0 1.564 0-4770 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {258 0 0 0-4662 {}} {130 0 0 0-4195 {}} {256 0 0 0-4770 {}} {256 0 0 0-4794 {}} {256 0 0 0-4999 {}} {256 0 0 0-5023 {}} {256 0 0 0-5214 {}} {256 0 0 0-5238 {}} {256 0 0 0-5451 {}} {256 0 0 0-5475 {}} {256 0 0 0-5666 {}} {256 0 0 0-5690 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-4614) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-440 LOC {1 0.034865775 33 0.8291185999999999 33 0.8291185999999999 33 0.8291185999999999} PREDS {{146 0 0 0-4607 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4615 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4615) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-441 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 1.564 0-4614 {}} {146 0 0 0-4607 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}} {774 0 1.564 0-5692 {}} {774 0 1.564 0-5668 {}} {774 0 1.564 0-5477 {}} {774 0 1.564 0-5453 {}} {774 0 1.564 0-5240 {}} {774 0 1.564 0-5216 {}} {774 0 1.564 0-5025 {}} {774 0 1.564 0-5001 {}} {774 0 1.564 0-4796 {}} {774 0 1.564 0-4772 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {258 0 0 0-4662 {}} {130 0 0 0-4195 {}} {256 0 0 0-4772 {}} {256 0 0 0-4796 {}} {256 0 0 0-5001 {}} {256 0 0 0-5025 {}} {256 0 0 0-5216 {}} {256 0 0 0-5240 {}} {256 0 0 0-5453 {}} {256 0 0 0-5477 {}} {256 0 0 0-5668 {}} {256 0 0 0-5692 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-4616) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-442 LOC {1 0.034865775 33 0.8291185999999999 33 0.8291185999999999 33 0.8291185999999999} PREDS {{146 0 0 0-4607 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4617 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4617) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-443 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 1.564 0-4616 {}} {146 0 0 0-4607 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}} {774 0 1.564 0-5694 {}} {774 0 1.564 0-5670 {}} {774 0 1.564 0-5479 {}} {774 0 1.564 0-5455 {}} {774 0 1.564 0-5242 {}} {774 0 1.564 0-5218 {}} {774 0 1.564 0-5027 {}} {774 0 1.564 0-5003 {}} {774 0 1.564 0-4798 {}} {774 0 1.564 0-4774 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {258 0 0 0-4662 {}} {130 0 0 0-4195 {}} {256 0 0 0-4774 {}} {256 0 0 0-4798 {}} {256 0 0 0-5003 {}} {256 0 0 0-5027 {}} {256 0 0 0-5218 {}} {256 0 0 0-5242 {}} {256 0 0 0-5455 {}} {256 0 0 0-5479 {}} {256 0 0 0-5670 {}} {256 0 0 0-5694 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-4618) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-444 LOC {1 0.034865775 33 0.8291185999999999 33 0.8291185999999999 33 0.8291185999999999} PREDS {{146 0 0 0-4607 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4619 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4619) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-445 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 1.564 0-4618 {}} {146 0 0 0-4607 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}} {774 0 1.564 0-5696 {}} {774 0 1.564 0-5672 {}} {774 0 1.564 0-5481 {}} {774 0 1.564 0-5457 {}} {774 0 1.564 0-5244 {}} {774 0 1.564 0-5220 {}} {774 0 1.564 0-5029 {}} {774 0 1.564 0-5005 {}} {774 0 1.564 0-4800 {}} {774 0 1.564 0-4776 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {258 0 0 0-4662 {}} {130 0 0 0-4195 {}} {256 0 0 0-4776 {}} {256 0 0 0-4800 {}} {256 0 0 0-5005 {}} {256 0 0 0-5029 {}} {256 0 0 0-5220 {}} {256 0 0 0-5244 {}} {256 0 0 0-5457 {}} {256 0 0 0-5481 {}} {256 0 0 0-5672 {}} {256 0 0 0-5696 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-4620) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-446 LOC {1 0.034865775 33 0.8291185999999999 33 0.8291185999999999 33 0.8291185999999999} PREDS {{146 0 0 0-4607 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4621 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4621) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-447 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 1.564 0-4620 {}} {146 0 0 0-4607 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}} {774 0 1.564 0-5698 {}} {774 0 1.564 0-5674 {}} {774 0 1.564 0-5483 {}} {774 0 1.564 0-5459 {}} {774 0 1.564 0-5246 {}} {774 0 1.564 0-5222 {}} {774 0 1.564 0-5031 {}} {774 0 1.564 0-5007 {}} {774 0 1.564 0-4802 {}} {774 0 1.564 0-4778 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {258 0 0 0-4662 {}} {130 0 0 0-4195 {}} {256 0 0 0-4778 {}} {256 0 0 0-4802 {}} {256 0 0 0-5007 {}} {256 0 0 0-5031 {}} {256 0 0 0-5222 {}} {256 0 0 0-5246 {}} {256 0 0 0-5459 {}} {256 0 0 0-5483 {}} {256 0 0 0-5674 {}} {256 0 0 0-5698 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-4622) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-448 LOC {1 0.034865775 33 0.8291185999999999 33 0.8291185999999999 33 0.8291185999999999} PREDS {{146 0 0 0-4607 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4623 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4623) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-449 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 1.564 0-4622 {}} {146 0 0 0-4607 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}} {774 0 1.564 0-5700 {}} {774 0 1.564 0-5676 {}} {774 0 1.564 0-5485 {}} {774 0 1.564 0-5461 {}} {774 0 1.564 0-5248 {}} {774 0 1.564 0-5224 {}} {774 0 1.564 0-5033 {}} {774 0 1.564 0-5009 {}} {774 0 1.564 0-4804 {}} {774 0 1.564 0-4780 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {258 0 0 0-4662 {}} {130 0 0 0-4195 {}} {256 0 0 0-4780 {}} {256 0 0 0-4804 {}} {256 0 0 0-5009 {}} {256 0 0 0-5033 {}} {256 0 0 0-5224 {}} {256 0 0 0-5248 {}} {256 0 0 0-5461 {}} {256 0 0 0-5485 {}} {256 0 0 0-5676 {}} {256 0 0 0-5700 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-4624) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-450 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4627 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4625) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-451 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4627 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4626) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-452 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{259 0 0 0-4627 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4627) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#4 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-453 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{259 0 0 0-4626 {}} {258 0 0 0-4625 {}} {258 0 0 0-4624 {}}} SUCCS {{258 0 0 0-4662 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4628) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-454 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4632 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4629) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-455 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4631 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4630) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-456 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{259 0 0 0-4631 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4631) {AREA_SCORE {} NAME COMP_LOOP:nor#13 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-457 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{259 0 0 0-4630 {}} {258 0 0 0-4629 {}}} SUCCS {{259 0 0 0-4632 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4632) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#28 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-458 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{259 0 0 0-4631 {}} {258 0 0 0-4628 {}}} SUCCS {{258 0 0 0-4662 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4633) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-459 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4637 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4634) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-460 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4636 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4635) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-461 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{259 0 0 0-4636 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4636) {AREA_SCORE {} NAME COMP_LOOP:nor#14 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-462 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{259 0 0 0-4635 {}} {258 0 0 0-4634 {}}} SUCCS {{259 0 0 0-4637 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4637) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#29 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-463 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{259 0 0 0-4636 {}} {258 0 0 0-4633 {}}} SUCCS {{258 0 0 0-4662 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4638) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-464 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4642 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4639) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-465 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4642 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4640) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-466 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{259 0 0 0-4641 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4641) {AREA_SCORE {} NAME COMP_LOOP:not#46 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-467 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{259 0 0 0-4640 {}}} SUCCS {{259 0 0 0-4642 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4642) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#30 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-468 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{259 0 0 0-4641 {}} {258 0 0 0-4639 {}} {258 0 0 0-4638 {}}} SUCCS {{258 0 0 0-4662 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4643) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-469 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4647 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4644) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-470 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4646 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4645) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-471 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{259 0 0 0-4646 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4646) {AREA_SCORE {} NAME COMP_LOOP:nor#15 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-472 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{259 0 0 0-4645 {}} {258 0 0 0-4644 {}}} SUCCS {{259 0 0 0-4647 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4647) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#31 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-473 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{259 0 0 0-4646 {}} {258 0 0 0-4643 {}}} SUCCS {{258 0 0 0-4662 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4648) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-474 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4652 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4649) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-475 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4652 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4650) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-476 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{259 0 0 0-4651 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4651) {AREA_SCORE {} NAME COMP_LOOP:not#47 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-477 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{259 0 0 0-4650 {}}} SUCCS {{259 0 0 0-4652 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4652) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#32 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-478 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{259 0 0 0-4651 {}} {258 0 0 0-4649 {}} {258 0 0 0-4648 {}}} SUCCS {{258 0 0 0-4662 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4653) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-479 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4657 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4654) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-480 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4657 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4655) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-481 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{259 0 0 0-4656 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4656) {AREA_SCORE {} NAME COMP_LOOP:not#48 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-482 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{259 0 0 0-4655 {}}} SUCCS {{259 0 0 0-4657 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4657) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#33 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-483 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{259 0 0 0-4656 {}} {258 0 0 0-4654 {}} {258 0 0 0-4653 {}}} SUCCS {{258 0 0 0-4662 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4658) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-484 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4661 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4659) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-485 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{258 0 0 0-4661 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4660) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-486 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{258 0 0 0-4605 {}}} SUCCS {{259 0 0 0-4661 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4661) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#34 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-487 LOC {1 0.034865775 1 1.0 1 1.0 34 0.9511217999999999} PREDS {{259 0 0 0-4660 {}} {258 0 0 0-4659 {}} {258 0 0 0-4658 {}}} SUCCS {{259 0 0 0-4662 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4662) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#2 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-488 LOC {34 0.094375 34 0.9511217999999999 34 0.9511217999999999 34 0.999999942628205 34 0.999999942628205} PREDS {{259 0 0 0-4661 {}} {258 0 0 0-4657 {}} {258 0 0 0-4652 {}} {258 0 0 0-4647 {}} {258 0 0 0-4642 {}} {258 0 0 0-4637 {}} {258 0 0 0-4632 {}} {258 0 0 0-4627 {}} {258 0 0 0-4623 {}} {258 0 0 0-4621 {}} {258 0 0 0-4619 {}} {258 0 0 0-4617 {}} {258 0 0 0-4615 {}} {258 0 0 0-4613 {}} {258 0 0 0-4611 {}} {258 0 0 0-4609 {}} {258 0 0 0-4350 {}} {258 0 0 0-4349 {}} {258 0 0 0-4348 {}} {258 0 0 0-4347 {}} {258 0 0 0-4346 {}} {258 0 0 0-4345 {}} {258 0 0 0-4344 {}} {258 0 0 0-4343 {}}} SUCCS {{130 0 0 0-4195 {}} {258 0 0 0-4758 {}} {258 0 0 0-4782 {}}} CYCLES {}}
set a(0-4663) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-489 LOC {0 1.0 34 0.0 34 0.0 34 0.0 34 1.0} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-4664 {}} {130 0 0 0-4195 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-4664) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-490 LOC {0 1.0 34 0.0 34 0.0 34 1.0} PREDS {{259 0 0 0-4663 {}}} SUCCS {{259 0 0 0-4665 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4665) {AREA_SCORE {} NAME COMP_LOOP-2:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-491 LOC {0 1.0 34 0.0 34 0.0 34 1.0} PREDS {{259 0 0 0-4664 {}}} SUCCS {{259 0 0 0-4666 {}} {130 0 0 0-4195 {}}} CYCLES {}}
set a(0-4666) {AREA_SCORE {} NAME COMP_LOOP:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-492 LOC {33 0.0 34 0.0 34 0.0 34 0.0 34 1.0} PREDS {{259 0 0 0-4665 {}} {128 0 0 0-4599 {}} {772 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4195 {}}} CYCLES {}}
set a(0-4667) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-493 LOC {33 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-4599 {}} {772 0 0 0-4713 {}} {772 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4195 {}}} CYCLES {}}
set a(0-4668) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-2:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-494 LOC {33 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-4599 {}} {772 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4195 {}}} CYCLES {}}
set a(0-4669) {AREA_SCORE {} NAME modExp_dev#1:while:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-495 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-4687 {}}} SUCCS {{259 0 0 0-4670 {}} {256 0 0 0-4687 {}}} CYCLES {}}
set a(0-4670) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-496 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-4669 {}}} SUCCS {{128 0 0 0-4680 {}} {128 0 0 0-4681 {}} {128 0 0 0-4687 {}}} CYCLES {}}
set a(0-4671) {AREA_SCORE {} NAME modExp_dev#1:while:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-497 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-4681 {}}} SUCCS {{258 0 0 0-4673 {}} {256 0 0 0-4681 {}}} CYCLES {}}
set a(0-4672) {AREA_SCORE {} NAME modExp_dev#1:while:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-498 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-4673 {}}} CYCLES {}}
set a(0-4673) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-499 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-4672 {}} {258 0 0 0-4671 {}}} SUCCS {{259 0 0 0-4674 {}}} CYCLES {}}
set a(0-4674) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base TYPE {C-CORE PORT} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-500 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-4673 {}} {128 0 0 0-4676 {}}} SUCCS {{258 0 0 0-4676 {}}} CYCLES {}}
set a(0-4675) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m TYPE {C-CORE PORT} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-501 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-4676 {}}} SUCCS {{259 0 0 0-4676 {}}} CYCLES {}}
set a(0-4676) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-502 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-4675 {}} {258 0 0 0-4674 {}}} SUCCS {{128 0 0 0-4674 {}} {128 0 0 0-4675 {}} {259 0 0 0-4677 {}}} CYCLES {}}
set a(0-4677) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return TYPE {C-CORE PORT} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-503 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-4676 {}}} SUCCS {{258 0 0 0-4681 {}}} CYCLES {}}
set a(0-4678) {AREA_SCORE {} NAME modExp_dev#1:while:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-504 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-4680 {}}} SUCCS {{259 0 0 0-4679 {}} {256 0 0 0-4680 {}}} CYCLES {}}
set a(0-4679) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-505 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-4678 {}}} SUCCS {{259 0 0 0-4680 {}} {258 0 0 0-4682 {}}} CYCLES {}}
set a(0-4680) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-506 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-4680 {}} {259 0 0 0-4679 {}} {256 0 0 0-4678 {}} {128 0 0 0-4670 {}}} SUCCS {{774 0 0 0-4678 {}} {772 0 0 0-4680 {}}} CYCLES {}}
set a(0-4681) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-507 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-4681 {}} {258 0 0 0-4677 {}} {256 0 0 0-4671 {}} {128 0 0 0-4670 {}}} SUCCS {{774 0 0 0-4671 {}} {772 0 0 0-4681 {}}} CYCLES {}}
set a(0-4682) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:not TYPE NOT PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-508 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-4679 {}}} SUCCS {{259 0 0 0-4683 {}}} CYCLES {}}
set a(0-4683) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-509 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-4682 {}}} SUCCS {{259 0 0 0-4684 {}}} CYCLES {}}
set a(0-4684) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-2:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-510 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-4683 {}}} SUCCS {{259 0 0 0-4685 {}}} CYCLES {}}
set a(0-4685) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-511 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-4684 {}}} SUCCS {{259 0 0 0-4686 {}}} CYCLES {}}
set a(0-4686) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:not TYPE NOT PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-512 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-4685 {}}} SUCCS {{259 0 0 0-4687 {}}} CYCLES {}}
set a(0-4687) {AREA_SCORE {} NAME modExp_dev#1:while:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4195 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-513 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-4687 {}} {259 0 0 0-4686 {}} {128 0 0 0-4670 {}} {256 0 0 0-4669 {}}} SUCCS {{774 0 0 0-4669 {}} {772 0 0 0-4687 {}}} CYCLES {}}
set a(0-4195) {CHI {0-4669 0-4670 0-4671 0-4672 0-4673 0-4674 0-4675 0-4676 0-4677 0-4678 0-4679 0-4680 0-4681 0-4682 0-4683 0-4684 0-4685 0-4686 0-4687} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {8775 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 8775 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 8775 NAME COMP_LOOP-2:modExp_dev#1:while TYPE LOOP DELAY {175520.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-514 LOC {34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-4668 {}} {258 0 0 0-4667 {}} {258 0 0 0-4666 {}} {130 0 0 0-4665 {}} {130 0 0 0-4664 {}} {130 0 0 0-4663 {}} {130 0 0 0-4662 {}} {130 0 0 0-4661 {}} {130 0 0 0-4660 {}} {130 0 0 0-4659 {}} {130 0 0 0-4658 {}} {130 0 0 0-4657 {}} {130 0 0 0-4656 {}} {130 0 0 0-4655 {}} {130 0 0 0-4654 {}} {130 0 0 0-4653 {}} {130 0 0 0-4652 {}} {130 0 0 0-4651 {}} {130 0 0 0-4650 {}} {130 0 0 0-4649 {}} {130 0 0 0-4648 {}} {130 0 0 0-4647 {}} {130 0 0 0-4646 {}} {130 0 0 0-4645 {}} {130 0 0 0-4644 {}} {130 0 0 0-4643 {}} {130 0 0 0-4642 {}} {130 0 0 0-4641 {}} {130 0 0 0-4640 {}} {130 0 0 0-4639 {}} {130 0 0 0-4638 {}} {130 0 0 0-4637 {}} {130 0 0 0-4636 {}} {130 0 0 0-4635 {}} {130 0 0 0-4634 {}} {130 0 0 0-4633 {}} {130 0 0 0-4632 {}} {130 0 0 0-4631 {}} {130 0 0 0-4630 {}} {130 0 0 0-4629 {}} {130 0 0 0-4628 {}} {130 0 0 0-4627 {}} {130 0 0 0-4626 {}} {130 0 0 0-4625 {}} {130 0 0 0-4624 {}} {130 0 0 0-4623 {}} {130 0 0 0-4622 {}} {130 0 0 0-4621 {}} {130 0 0 0-4620 {}} {130 0 0 0-4619 {}} {130 0 0 0-4618 {}} {130 0 0 0-4617 {}} {130 0 0 0-4616 {}} {130 0 0 0-4615 {}} {130 0 0 0-4614 {}} {130 0 0 0-4613 {}} {130 0 0 0-4612 {}} {130 0 0 0-4611 {}} {130 0 0 0-4610 {}} {130 0 0 0-4609 {}} {130 0 0 0-4608 {}} {130 0 0 0-4606 {}} {130 0 0 0-4605 {}} {130 0 0 0-4604 {}} {130 0 0 0-4603 {}} {130 0 0 0-4602 {}} {130 0 0 0-4601 {}} {130 0 0 0-4600 {}} {64 0 0 0-4599 {}} {64 0 0 0-4194 {}}} SUCCS {{772 0 0 0-4666 {}} {772 0 0 0-4667 {}} {772 0 0 0-4668 {}} {131 0 0 0-4688 {}} {130 0 0 0-4689 {}} {130 0 0 0-4690 {}} {130 0 0 0-4691 {}} {130 0 0 0-4692 {}} {130 0 0 0-4693 {}} {130 0 0 0-4694 {}} {130 0 0 0-4695 {}} {130 0 0 0-4697 {}} {130 0 0 0-4698 {}} {130 0 0 0-4699 {}} {130 0 0 0-4700 {}} {130 0 0 0-4701 {}} {130 0 0 0-4702 {}} {130 0 0 0-4703 {}} {130 0 0 0-4704 {}} {130 0 0 0-4705 {}} {130 0 0 0-4706 {}} {130 0 0 0-4707 {}} {130 0 0 0-4708 {}} {130 0 0 0-4709 {}} {130 0 0 0-4710 {}} {130 0 0 0-4711 {}} {130 0 0 0-4712 {}} {258 0 0 0-4713 {}} {130 0 0 0-4714 {}} {130 0 0 0-4715 {}} {130 0 0 0-4716 {}} {130 0 0 0-4717 {}} {130 0 0 0-4718 {}} {130 0 0 0-4719 {}} {130 0 0 0-4720 {}} {130 0 0 0-4721 {}} {130 0 0 0-4722 {}} {130 0 0 0-4723 {}} {130 0 0 0-4724 {}} {130 0 0 0-4725 {}} {130 0 0 0-4726 {}} {130 0 0 0-4727 {}} {130 0 0 0-4728 {}} {130 0 0 0-4729 {}} {130 0 0 0-4730 {}} {130 0 0 0-4731 {}} {130 0 0 0-4732 {}} {130 0 0 0-4733 {}} {130 0 0 0-4734 {}} {130 0 0 0-4735 {}} {130 0 0 0-4736 {}} {130 0 0 0-4737 {}} {130 0 0 0-4738 {}} {130 0 0 0-4739 {}} {130 0 0 0-4740 {}} {130 0 0 0-4741 {}} {130 0 0 0-4742 {}} {130 0 0 0-4743 {}} {130 0 0 0-4744 {}} {130 0 0 0-4745 {}} {130 0 0 0-4746 {}} {130 0 0 0-4747 {}} {130 0 0 0-4748 {}} {130 0 0 0-4749 {}} {130 0 0 0-4750 {}} {130 0 0 0-4751 {}} {130 0 0 0-4752 {}} {130 0 0 0-4753 {}} {130 0 0 0-4754 {}} {130 0 0 0-4755 {}} {130 0 0 0-4757 {}} {130 0 0 0-4758 {}} {130 0 0 0-4759 {}} {130 0 0 0-4760 {}} {130 0 0 0-4762 {}} {130 0 0 0-4763 {}} {130 0 0 0-4765 {}} {130 0 0 0-4766 {}} {130 0 0 0-4767 {}} {130 0 0 0-4768 {}} {130 0 0 0-4769 {}} {130 0 0 0-4770 {}} {130 0 0 0-4771 {}} {130 0 0 0-4772 {}} {130 0 0 0-4773 {}} {130 0 0 0-4774 {}} {130 0 0 0-4775 {}} {130 0 0 0-4776 {}} {130 0 0 0-4777 {}} {130 0 0 0-4778 {}} {130 0 0 0-4779 {}} {130 0 0 0-4780 {}} {130 0 0 0-4781 {}} {130 0 0 0-4782 {}} {130 0 0 0-4783 {}} {130 0 0 0-4784 {}} {130 0 0 0-4786 {}} {130 0 0 0-4787 {}} {130 0 0 0-4789 {}} {130 0 0 0-4790 {}} {130 0 0 0-4791 {}} {130 0 0 0-4792 {}} {130 0 0 0-4793 {}} {130 0 0 0-4794 {}} {130 0 0 0-4795 {}} {130 0 0 0-4796 {}} {130 0 0 0-4797 {}} {130 0 0 0-4798 {}} {130 0 0 0-4799 {}} {130 0 0 0-4800 {}} {130 0 0 0-4801 {}} {130 0 0 0-4802 {}} {130 0 0 0-4803 {}} {130 0 0 0-4804 {}} {130 0 0 0-4805 {}} {130 0 0 0-4806 {}} {130 0 0 0-4807 {}} {130 0 0 0-4808 {}} {130 0 0 0-4809 {}} {130 0 0 0-4810 {}} {130 0 0 0-4811 {}} {130 0 0 0-4812 {}} {130 0 0 0-4813 {}} {130 0 0 0-4814 {}} {64 0 0 0-4196 {}}} CYCLES {}}
set a(0-4688) {AREA_SCORE {} NAME COMP_LOOP:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-515 LOC {34 1.0 35 0.0 35 0.0 35 0.0 35 0.7766786999999999} PREDS {{131 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4689 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4689) {AREA_SCORE {} NAME COMP_LOOP-2:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-516 LOC {34 1.0 35 0.0 35 0.0 35 0.7766786999999999} PREDS {{259 0 0 0-4688 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4693 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4690) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-517 LOC {34 1.0 35 0.0 35 0.0 35 0.0 35 0.7766786999999999} PREDS {{130 0 0 0-4195 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-4691 {}} {130 0 0 0-4814 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-4691) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-518 LOC {34 1.0 35 0.0 35 0.0 35 0.7766786999999999} PREDS {{259 0 0 0-4690 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4692 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4692) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-519 LOC {34 1.0 35 0.7766786999999999 35 0.7766786999999999 35 0.7766786999999999} PREDS {{259 0 0 0-4691 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4693 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4693) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 8 NAME COMP_LOOP-2:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-520 LOC {35 0.0 35 0.7766786999999999 35 0.7766786999999999 35 0.8291185413461538 35 0.8291185413461538} PREDS {{259 0 0 0-4692 {}} {258 0 0 0-4689 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4694 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4694) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-521 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 35 0.8291185999999999} PREDS {{259 0 0 0-4693 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4695 {}} {258 0 0 0-4697 {}} {258 0 0 0-4699 {}} {258 0 0 0-4701 {}} {258 0 0 0-4703 {}} {258 0 0 0-4705 {}} {258 0 0 0-4707 {}} {258 0 0 0-4709 {}} {258 0 0 0-4711 {}} {258 0 0 0-4714 {}} {258 0 0 0-4715 {}} {258 0 0 0-4716 {}} {258 0 0 0-4718 {}} {258 0 0 0-4719 {}} {258 0 0 0-4720 {}} {258 0 0 0-4723 {}} {258 0 0 0-4724 {}} {258 0 0 0-4725 {}} {258 0 0 0-4728 {}} {258 0 0 0-4729 {}} {258 0 0 0-4730 {}} {258 0 0 0-4733 {}} {258 0 0 0-4734 {}} {258 0 0 0-4735 {}} {258 0 0 0-4738 {}} {258 0 0 0-4739 {}} {258 0 0 0-4740 {}} {258 0 0 0-4743 {}} {258 0 0 0-4744 {}} {258 0 0 0-4745 {}} {258 0 0 0-4748 {}} {258 0 0 0-4749 {}} {258 0 0 0-4750 {}} {258 0 0 0-4787 {}} {258 0 0 0-4789 {}} {258 0 0 0-4791 {}} {258 0 0 0-4793 {}} {258 0 0 0-4795 {}} {258 0 0 0-4797 {}} {258 0 0 0-4799 {}} {258 0 0 0-4801 {}} {258 0 0 0-4803 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4695) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-522 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 35 0.8291185999999999} PREDS {{259 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4696 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4696) {AREA_SCORE {} NAME COMP_LOOP:switch#3 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-523 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 35 0.8291185999999999} PREDS {{259 0 0 0-4695 {}}} SUCCS {{146 0 0 0-4697 {}} {146 0 0 0-4698 {}} {146 0 0 0-4699 {}} {146 0 0 0-4700 {}} {146 0 0 0-4701 {}} {146 0 0 0-4702 {}} {146 0 0 0-4703 {}} {146 0 0 0-4704 {}} {146 0 0 0-4705 {}} {146 0 0 0-4706 {}} {146 0 0 0-4707 {}} {146 0 0 0-4708 {}} {146 0 0 0-4709 {}} {146 0 0 0-4710 {}} {146 0 0 0-4711 {}} {146 0 0 0-4712 {}}} CYCLES {}}
set a(0-4697) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-524 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 35 0.8291185999999999} PREDS {{146 0 0 0-4696 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4698 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4698) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-525 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.564 0-4697 {}} {146 0 0 0-4696 {}} {130 0 0 0-4195 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}} {774 0 1.564 0-5686 {}} {774 0 1.564 0-5662 {}} {774 0 1.564 0-5471 {}} {774 0 1.564 0-5447 {}} {774 0 1.564 0-5234 {}} {774 0 1.564 0-5210 {}} {774 0 1.564 0-5019 {}} {774 0 1.564 0-4995 {}} {774 0 1.564 0-4790 {}} {774 0 1.564 0-4766 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {258 0 0 0-4752 {}} {256 0 0 0-4766 {}} {256 0 0 0-4790 {}} {130 0 0 0-4814 {}} {256 0 0 0-4995 {}} {256 0 0 0-5019 {}} {256 0 0 0-5210 {}} {256 0 0 0-5234 {}} {256 0 0 0-5447 {}} {256 0 0 0-5471 {}} {256 0 0 0-5662 {}} {256 0 0 0-5686 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-4699) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-526 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 35 0.8291185999999999} PREDS {{146 0 0 0-4696 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4700 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4700) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-527 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.564 0-4699 {}} {146 0 0 0-4696 {}} {130 0 0 0-4195 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}} {774 0 1.564 0-5688 {}} {774 0 1.564 0-5664 {}} {774 0 1.564 0-5473 {}} {774 0 1.564 0-5449 {}} {774 0 1.564 0-5236 {}} {774 0 1.564 0-5212 {}} {774 0 1.564 0-5021 {}} {774 0 1.564 0-4997 {}} {774 0 1.564 0-4792 {}} {774 0 1.564 0-4768 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {258 0 0 0-4752 {}} {256 0 0 0-4768 {}} {256 0 0 0-4792 {}} {130 0 0 0-4814 {}} {256 0 0 0-4997 {}} {256 0 0 0-5021 {}} {256 0 0 0-5212 {}} {256 0 0 0-5236 {}} {256 0 0 0-5449 {}} {256 0 0 0-5473 {}} {256 0 0 0-5664 {}} {256 0 0 0-5688 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-4701) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-528 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 35 0.8291185999999999} PREDS {{146 0 0 0-4696 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4702 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4702) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-529 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.564 0-4701 {}} {146 0 0 0-4696 {}} {130 0 0 0-4195 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}} {774 0 1.564 0-5690 {}} {774 0 1.564 0-5666 {}} {774 0 1.564 0-5475 {}} {774 0 1.564 0-5451 {}} {774 0 1.564 0-5238 {}} {774 0 1.564 0-5214 {}} {774 0 1.564 0-5023 {}} {774 0 1.564 0-4999 {}} {774 0 1.564 0-4794 {}} {774 0 1.564 0-4770 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {258 0 0 0-4752 {}} {256 0 0 0-4770 {}} {256 0 0 0-4794 {}} {130 0 0 0-4814 {}} {256 0 0 0-4999 {}} {256 0 0 0-5023 {}} {256 0 0 0-5214 {}} {256 0 0 0-5238 {}} {256 0 0 0-5451 {}} {256 0 0 0-5475 {}} {256 0 0 0-5666 {}} {256 0 0 0-5690 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-4703) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-530 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 35 0.8291185999999999} PREDS {{146 0 0 0-4696 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4704 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4704) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-531 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.564 0-4703 {}} {146 0 0 0-4696 {}} {130 0 0 0-4195 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}} {774 0 1.564 0-5692 {}} {774 0 1.564 0-5668 {}} {774 0 1.564 0-5477 {}} {774 0 1.564 0-5453 {}} {774 0 1.564 0-5240 {}} {774 0 1.564 0-5216 {}} {774 0 1.564 0-5025 {}} {774 0 1.564 0-5001 {}} {774 0 1.564 0-4796 {}} {774 0 1.564 0-4772 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {258 0 0 0-4752 {}} {256 0 0 0-4772 {}} {256 0 0 0-4796 {}} {130 0 0 0-4814 {}} {256 0 0 0-5001 {}} {256 0 0 0-5025 {}} {256 0 0 0-5216 {}} {256 0 0 0-5240 {}} {256 0 0 0-5453 {}} {256 0 0 0-5477 {}} {256 0 0 0-5668 {}} {256 0 0 0-5692 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-4705) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-532 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 35 0.8291185999999999} PREDS {{146 0 0 0-4696 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4706 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4706) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-533 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.564 0-4705 {}} {146 0 0 0-4696 {}} {130 0 0 0-4195 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}} {774 0 1.564 0-5694 {}} {774 0 1.564 0-5670 {}} {774 0 1.564 0-5479 {}} {774 0 1.564 0-5455 {}} {774 0 1.564 0-5242 {}} {774 0 1.564 0-5218 {}} {774 0 1.564 0-5027 {}} {774 0 1.564 0-5003 {}} {774 0 1.564 0-4798 {}} {774 0 1.564 0-4774 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {258 0 0 0-4752 {}} {256 0 0 0-4774 {}} {256 0 0 0-4798 {}} {130 0 0 0-4814 {}} {256 0 0 0-5003 {}} {256 0 0 0-5027 {}} {256 0 0 0-5218 {}} {256 0 0 0-5242 {}} {256 0 0 0-5455 {}} {256 0 0 0-5479 {}} {256 0 0 0-5670 {}} {256 0 0 0-5694 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-4707) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-534 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 35 0.8291185999999999} PREDS {{146 0 0 0-4696 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4708 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4708) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-535 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.564 0-4707 {}} {146 0 0 0-4696 {}} {130 0 0 0-4195 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}} {774 0 1.564 0-5696 {}} {774 0 1.564 0-5672 {}} {774 0 1.564 0-5481 {}} {774 0 1.564 0-5457 {}} {774 0 1.564 0-5244 {}} {774 0 1.564 0-5220 {}} {774 0 1.564 0-5029 {}} {774 0 1.564 0-5005 {}} {774 0 1.564 0-4800 {}} {774 0 1.564 0-4776 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {258 0 0 0-4752 {}} {256 0 0 0-4776 {}} {256 0 0 0-4800 {}} {130 0 0 0-4814 {}} {256 0 0 0-5005 {}} {256 0 0 0-5029 {}} {256 0 0 0-5220 {}} {256 0 0 0-5244 {}} {256 0 0 0-5457 {}} {256 0 0 0-5481 {}} {256 0 0 0-5672 {}} {256 0 0 0-5696 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-4709) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-536 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 35 0.8291185999999999} PREDS {{146 0 0 0-4696 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4710 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4710) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-537 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.564 0-4709 {}} {146 0 0 0-4696 {}} {130 0 0 0-4195 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}} {774 0 1.564 0-5698 {}} {774 0 1.564 0-5674 {}} {774 0 1.564 0-5483 {}} {774 0 1.564 0-5459 {}} {774 0 1.564 0-5246 {}} {774 0 1.564 0-5222 {}} {774 0 1.564 0-5031 {}} {774 0 1.564 0-5007 {}} {774 0 1.564 0-4802 {}} {774 0 1.564 0-4778 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {258 0 0 0-4752 {}} {256 0 0 0-4778 {}} {256 0 0 0-4802 {}} {130 0 0 0-4814 {}} {256 0 0 0-5007 {}} {256 0 0 0-5031 {}} {256 0 0 0-5222 {}} {256 0 0 0-5246 {}} {256 0 0 0-5459 {}} {256 0 0 0-5483 {}} {256 0 0 0-5674 {}} {256 0 0 0-5698 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-4711) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-538 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 35 0.8291185999999999} PREDS {{146 0 0 0-4696 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4712 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4712) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-539 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.564 0-4711 {}} {146 0 0 0-4696 {}} {130 0 0 0-4195 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}} {774 0 1.564 0-5700 {}} {774 0 1.564 0-5676 {}} {774 0 1.564 0-5485 {}} {774 0 1.564 0-5461 {}} {774 0 1.564 0-5248 {}} {774 0 1.564 0-5224 {}} {774 0 1.564 0-5033 {}} {774 0 1.564 0-5009 {}} {774 0 1.564 0-4804 {}} {774 0 1.564 0-4780 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {258 0 0 0-4752 {}} {256 0 0 0-4780 {}} {256 0 0 0-4804 {}} {130 0 0 0-4814 {}} {256 0 0 0-5009 {}} {256 0 0 0-5033 {}} {256 0 0 0-5224 {}} {256 0 0 0-5248 {}} {256 0 0 0-5461 {}} {256 0 0 0-5485 {}} {256 0 0 0-5676 {}} {256 0 0 0-5700 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-4713) {AREA_SCORE {} NAME COMP_LOOP:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-540 LOC {34 1.0 36 0.21615332499999998 36 0.21615332499999998 36 0.21615332499999998 36 0.21615332499999998} PREDS {{258 0 0 0-4195 {}}} SUCCS {{772 0 0 0-4667 {}} {258 0 0 0-4753 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4714) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-541 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4717 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4715) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-542 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4717 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4716) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-543 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4717 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4717) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#5 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-544 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{259 0 0 0-4716 {}} {258 0 0 0-4715 {}} {258 0 0 0-4714 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4752 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4718) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-545 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4722 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4719) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-546 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4721 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4720) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-547 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4721 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4721) {AREA_SCORE {} NAME COMP_LOOP:nor#16 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-548 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{259 0 0 0-4720 {}} {258 0 0 0-4719 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4722 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4722) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#35 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-549 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{259 0 0 0-4721 {}} {258 0 0 0-4718 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4752 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4723) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-550 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4727 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4724) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-551 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4726 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4725) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-552 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4726 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4726) {AREA_SCORE {} NAME COMP_LOOP:nor#17 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-553 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{259 0 0 0-4725 {}} {258 0 0 0-4724 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4727 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4727) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#36 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-554 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{259 0 0 0-4726 {}} {258 0 0 0-4723 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4752 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4728) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-555 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4732 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4729) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-556 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4732 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4730) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-557 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4731 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4731) {AREA_SCORE {} NAME COMP_LOOP:not#49 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-558 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{259 0 0 0-4730 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4732 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4732) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#37 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-559 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{259 0 0 0-4731 {}} {258 0 0 0-4729 {}} {258 0 0 0-4728 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4752 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4733) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-560 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4737 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4734) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-561 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4736 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4735) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-562 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4736 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4736) {AREA_SCORE {} NAME COMP_LOOP:nor#18 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-563 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{259 0 0 0-4735 {}} {258 0 0 0-4734 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4737 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4737) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#38 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-564 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{259 0 0 0-4736 {}} {258 0 0 0-4733 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4752 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4738) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-565 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4742 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4739) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-566 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4742 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4740) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-567 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4741 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4741) {AREA_SCORE {} NAME COMP_LOOP:not#50 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-568 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{259 0 0 0-4740 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4742 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4742) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#39 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-569 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{259 0 0 0-4741 {}} {258 0 0 0-4739 {}} {258 0 0 0-4738 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4752 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4743) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-570 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4747 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4744) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-571 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4747 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4745) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-572 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4746 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4746) {AREA_SCORE {} NAME COMP_LOOP:not#51 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-573 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{259 0 0 0-4745 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4747 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4747) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#40 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-574 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{259 0 0 0-4746 {}} {258 0 0 0-4744 {}} {258 0 0 0-4743 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4752 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4748) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-575 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4751 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4749) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-576 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4751 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4750) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-577 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4751 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4751) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#41 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-578 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 36 0.167275125} PREDS {{259 0 0 0-4750 {}} {258 0 0 0-4749 {}} {258 0 0 0-4748 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4752 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4752) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#3 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-579 LOC {36 0.094375 36 0.167275125 36 0.167275125 36 0.21615326762820514 36 0.21615326762820514} PREDS {{259 0 0 0-4751 {}} {258 0 0 0-4747 {}} {258 0 0 0-4742 {}} {258 0 0 0-4737 {}} {258 0 0 0-4732 {}} {258 0 0 0-4727 {}} {258 0 0 0-4722 {}} {258 0 0 0-4717 {}} {258 0 0 0-4712 {}} {258 0 0 0-4710 {}} {258 0 0 0-4708 {}} {258 0 0 0-4706 {}} {258 0 0 0-4704 {}} {258 0 0 0-4702 {}} {258 0 0 0-4700 {}} {258 0 0 0-4698 {}} {130 0 0 0-4195 {}} {258 0 0 0-4342 {}} {258 0 0 0-4341 {}} {258 0 0 0-4340 {}} {258 0 0 0-4339 {}} {258 0 0 0-4338 {}} {258 0 0 0-4337 {}} {258 0 0 0-4336 {}} {258 0 0 0-4335 {}}} SUCCS {{259 0 0 0-4753 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4753) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:mul TYPE MUL DELAY {12.54 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-580 LOC {36 0.1432532 36 0.21615332499999998 36 0.21615332499999998 36 0.9999999388496399 36 0.9999999388496399} PREDS {{259 0 0 0-4752 {}} {258 0 0 0-4713 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4754 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4754) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-581 LOC {37 0.0 37 0.6009625 37 0.6009625 37 0.6009625} PREDS {{259 0 0 0-4753 {}} {130 0 0 0-4195 {}} {128 0 0 0-4756 {}}} SUCCS {{258 0 0 0-4756 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4755) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-582 LOC {37 0.0 37 0.6009625 37 0.6009625 37 0.6009625} PREDS {{130 0 0 0-4195 {}} {128 0 0 0-4756 {}}} SUCCS {{259 0 0 0-4756 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4756) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-583 LOC {37 1.0 37 0.681 37 1.0 50 0.0064061875000001045 50 0.0064061875000001045} PREDS {{259 0 0 0-4755 {}} {258 0 0 0-4754 {}}} SUCCS {{128 0 0 0-4754 {}} {128 0 0 0-4755 {}} {259 0 0 0-4757 {}}} CYCLES {}}
set a(0-4757) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-584 LOC {50 0.006406225 50 0.5525751 50 0.5525751 50 0.5525751} PREDS {{259 0 0 0-4756 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4758 {}} {258 0 0 0-4781 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4758) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-2:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-585 LOC {50 0.006406225 50 0.5525751 50 0.5525751 50 0.6009624573717949 50 0.6009624573717949} PREDS {{259 0 0 0-4757 {}} {130 0 0 0-4195 {}} {258 0 0 0-4662 {}}} SUCCS {{259 0 0 0-4759 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4759) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-586 LOC {50 0.054793625 50 0.6009625 50 0.6009625 50 0.6009625} PREDS {{259 0 0 0-4758 {}} {130 0 0 0-4195 {}} {128 0 0 0-4761 {}}} SUCCS {{258 0 0 0-4761 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4760) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-587 LOC {50 0.0 50 0.6009625 50 0.6009625 50 0.6009625} PREDS {{130 0 0 0-4195 {}} {128 0 0 0-4761 {}}} SUCCS {{259 0 0 0-4761 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4761) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-588 LOC {50 1.0 50 0.681 50 1.0 63 0.0064061875000001045 63 0.0064061875000001045} PREDS {{259 0 0 0-4760 {}} {258 0 0 0-4759 {}}} SUCCS {{128 0 0 0-4759 {}} {128 0 0 0-4760 {}} {259 0 0 0-4762 {}}} CYCLES {}}
set a(0-4762) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-589 LOC {63 0.006406225 63 0.8291185999999999 63 0.8291185999999999 63 0.8291185999999999} PREDS {{259 0 0 0-4761 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 1.564 0-4766 {}} {258 0 1.564 0-4768 {}} {258 0 1.564 0-4770 {}} {258 0 1.564 0-4772 {}} {258 0 1.564 0-4774 {}} {258 0 1.564 0-4776 {}} {258 0 1.564 0-4778 {}} {258 0 1.564 0-4780 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4763) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(2-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-590 LOC {34 1.0 34 1.0 34 1.0 63 0.8291185999999999} PREDS {{130 0 0 0-4195 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 0 0-4764 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4764) {AREA_SCORE {} NAME COMP_LOOP:switch#18 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-591 LOC {34 1.0 34 1.0 34 1.0 63 0.8291185999999999} PREDS {{259 0 0 0-4763 {}}} SUCCS {{146 0 0 0-4765 {}} {130 0 0 0-4766 {}} {146 0 0 0-4767 {}} {130 0 0 0-4768 {}} {146 0 0 0-4769 {}} {130 0 0 0-4770 {}} {146 0 0 0-4771 {}} {130 0 0 0-4772 {}} {146 0 0 0-4773 {}} {130 0 0 0-4774 {}} {146 0 0 0-4775 {}} {130 0 0 0-4776 {}} {146 0 0 0-4777 {}} {130 0 0 0-4778 {}} {146 0 0 0-4779 {}} {130 0 0 0-4780 {}}} CYCLES {}}
set a(0-4765) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-592 LOC {34 1.0 63 0.0 63 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-4764 {}} {130 0 0 0-4195 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4766 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4766) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-593 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-4766 {}} {259 0 1.564 0-4765 {}} {130 0 0 0-4764 {}} {258 0 1.564 0-4762 {}} {256 0 0 0-4698 {}} {130 0 0 0-4195 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}} {774 0 0 0-5915 {}} {774 0 0 0-5891 {}} {772 0 0 0-5820 {}} {772 0 0 0-5723 {}} {774 0 0 0-5686 {}} {774 0 0 0-5662 {}} {772 0 0 0-5594 {}} {772 0 0 0-5505 {}} {774 0 0 0-5471 {}} {774 0 0 0-5447 {}} {772 0 0 0-5376 {}} {772 0 0 0-5271 {}} {774 0 0 0-5234 {}} {774 0 0 0-5210 {}} {772 0 0 0-5142 {}} {772 0 0 0-5053 {}} {774 0 0 0-5019 {}} {774 0 0 0-4995 {}} {772 0 0 0-4924 {}} {772 0 0 0-4827 {}} {774 0 0 0-4790 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {258 0 0 0-4790 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4827 {}} {258 0 1.564 0-4924 {}} {258 0 0 0-4995 {}} {258 0 0 0-5019 {}} {258 0 1.564 0-5053 {}} {258 0 1.564 0-5142 {}} {258 0 0 0-5210 {}} {258 0 0 0-5234 {}} {258 0 1.564 0-5271 {}} {258 0 1.564 0-5376 {}} {258 0 0 0-5447 {}} {258 0 0 0-5471 {}} {258 0 1.564 0-5505 {}} {258 0 1.564 0-5594 {}} {258 0 0 0-5662 {}} {258 0 0 0-5686 {}} {258 0 1.564 0-5723 {}} {258 0 1.564 0-5820 {}} {258 0 0 0-5891 {}} {258 0 0 0-5915 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-4767) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-594 LOC {34 1.0 63 0.0 63 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-4764 {}} {130 0 0 0-4195 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4768 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4768) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-595 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-4768 {}} {259 0 1.564 0-4767 {}} {130 0 0 0-4764 {}} {258 0 1.564 0-4762 {}} {256 0 0 0-4700 {}} {130 0 0 0-4195 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}} {774 0 0 0-5917 {}} {774 0 0 0-5893 {}} {772 0 0 0-5822 {}} {772 0 0 0-5725 {}} {774 0 0 0-5688 {}} {774 0 0 0-5664 {}} {772 0 0 0-5596 {}} {772 0 0 0-5507 {}} {774 0 0 0-5473 {}} {774 0 0 0-5449 {}} {772 0 0 0-5378 {}} {772 0 0 0-5273 {}} {774 0 0 0-5236 {}} {774 0 0 0-5212 {}} {772 0 0 0-5144 {}} {772 0 0 0-5055 {}} {774 0 0 0-5021 {}} {774 0 0 0-4997 {}} {772 0 0 0-4926 {}} {772 0 0 0-4829 {}} {774 0 0 0-4792 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {258 0 0 0-4792 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4829 {}} {258 0 1.564 0-4926 {}} {258 0 0 0-4997 {}} {258 0 0 0-5021 {}} {258 0 1.564 0-5055 {}} {258 0 1.564 0-5144 {}} {258 0 0 0-5212 {}} {258 0 0 0-5236 {}} {258 0 1.564 0-5273 {}} {258 0 1.564 0-5378 {}} {258 0 0 0-5449 {}} {258 0 0 0-5473 {}} {258 0 1.564 0-5507 {}} {258 0 1.564 0-5596 {}} {258 0 0 0-5664 {}} {258 0 0 0-5688 {}} {258 0 1.564 0-5725 {}} {258 0 1.564 0-5822 {}} {258 0 0 0-5893 {}} {258 0 0 0-5917 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-4769) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-596 LOC {34 1.0 63 0.0 63 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-4764 {}} {130 0 0 0-4195 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4770 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4770) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-597 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-4770 {}} {259 0 1.564 0-4769 {}} {130 0 0 0-4764 {}} {258 0 1.564 0-4762 {}} {256 0 0 0-4702 {}} {130 0 0 0-4195 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}} {774 0 0 0-5919 {}} {774 0 0 0-5895 {}} {772 0 0 0-5824 {}} {772 0 0 0-5727 {}} {774 0 0 0-5690 {}} {774 0 0 0-5666 {}} {772 0 0 0-5598 {}} {772 0 0 0-5509 {}} {774 0 0 0-5475 {}} {774 0 0 0-5451 {}} {772 0 0 0-5380 {}} {772 0 0 0-5275 {}} {774 0 0 0-5238 {}} {774 0 0 0-5214 {}} {772 0 0 0-5146 {}} {772 0 0 0-5057 {}} {774 0 0 0-5023 {}} {774 0 0 0-4999 {}} {772 0 0 0-4928 {}} {772 0 0 0-4831 {}} {774 0 0 0-4794 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {258 0 0 0-4794 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4831 {}} {258 0 1.564 0-4928 {}} {258 0 0 0-4999 {}} {258 0 0 0-5023 {}} {258 0 1.564 0-5057 {}} {258 0 1.564 0-5146 {}} {258 0 0 0-5214 {}} {258 0 0 0-5238 {}} {258 0 1.564 0-5275 {}} {258 0 1.564 0-5380 {}} {258 0 0 0-5451 {}} {258 0 0 0-5475 {}} {258 0 1.564 0-5509 {}} {258 0 1.564 0-5598 {}} {258 0 0 0-5666 {}} {258 0 0 0-5690 {}} {258 0 1.564 0-5727 {}} {258 0 1.564 0-5824 {}} {258 0 0 0-5895 {}} {258 0 0 0-5919 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-4771) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-598 LOC {34 1.0 63 0.0 63 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-4764 {}} {130 0 0 0-4195 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4772 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4772) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-599 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-4772 {}} {259 0 1.564 0-4771 {}} {130 0 0 0-4764 {}} {258 0 1.564 0-4762 {}} {256 0 0 0-4704 {}} {130 0 0 0-4195 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}} {774 0 0 0-5921 {}} {774 0 0 0-5897 {}} {772 0 0 0-5826 {}} {772 0 0 0-5729 {}} {774 0 0 0-5692 {}} {774 0 0 0-5668 {}} {772 0 0 0-5600 {}} {772 0 0 0-5511 {}} {774 0 0 0-5477 {}} {774 0 0 0-5453 {}} {772 0 0 0-5382 {}} {772 0 0 0-5277 {}} {774 0 0 0-5240 {}} {774 0 0 0-5216 {}} {772 0 0 0-5148 {}} {772 0 0 0-5059 {}} {774 0 0 0-5025 {}} {774 0 0 0-5001 {}} {772 0 0 0-4930 {}} {772 0 0 0-4833 {}} {774 0 0 0-4796 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {258 0 0 0-4796 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4833 {}} {258 0 1.564 0-4930 {}} {258 0 0 0-5001 {}} {258 0 0 0-5025 {}} {258 0 1.564 0-5059 {}} {258 0 1.564 0-5148 {}} {258 0 0 0-5216 {}} {258 0 0 0-5240 {}} {258 0 1.564 0-5277 {}} {258 0 1.564 0-5382 {}} {258 0 0 0-5453 {}} {258 0 0 0-5477 {}} {258 0 1.564 0-5511 {}} {258 0 1.564 0-5600 {}} {258 0 0 0-5668 {}} {258 0 0 0-5692 {}} {258 0 1.564 0-5729 {}} {258 0 1.564 0-5826 {}} {258 0 0 0-5897 {}} {258 0 0 0-5921 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-4773) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-600 LOC {34 1.0 63 0.0 63 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-4764 {}} {130 0 0 0-4195 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4774 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4774) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-601 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-4774 {}} {259 0 1.564 0-4773 {}} {130 0 0 0-4764 {}} {258 0 1.564 0-4762 {}} {256 0 0 0-4706 {}} {130 0 0 0-4195 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}} {774 0 0 0-5923 {}} {774 0 0 0-5899 {}} {772 0 0 0-5828 {}} {772 0 0 0-5731 {}} {774 0 0 0-5694 {}} {774 0 0 0-5670 {}} {772 0 0 0-5602 {}} {772 0 0 0-5513 {}} {774 0 0 0-5479 {}} {774 0 0 0-5455 {}} {772 0 0 0-5384 {}} {772 0 0 0-5279 {}} {774 0 0 0-5242 {}} {774 0 0 0-5218 {}} {772 0 0 0-5150 {}} {772 0 0 0-5061 {}} {774 0 0 0-5027 {}} {774 0 0 0-5003 {}} {772 0 0 0-4932 {}} {772 0 0 0-4835 {}} {774 0 0 0-4798 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {258 0 0 0-4798 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4835 {}} {258 0 1.564 0-4932 {}} {258 0 0 0-5003 {}} {258 0 0 0-5027 {}} {258 0 1.564 0-5061 {}} {258 0 1.564 0-5150 {}} {258 0 0 0-5218 {}} {258 0 0 0-5242 {}} {258 0 1.564 0-5279 {}} {258 0 1.564 0-5384 {}} {258 0 0 0-5455 {}} {258 0 0 0-5479 {}} {258 0 1.564 0-5513 {}} {258 0 1.564 0-5602 {}} {258 0 0 0-5670 {}} {258 0 0 0-5694 {}} {258 0 1.564 0-5731 {}} {258 0 1.564 0-5828 {}} {258 0 0 0-5899 {}} {258 0 0 0-5923 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-4775) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-602 LOC {34 1.0 63 0.0 63 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-4764 {}} {130 0 0 0-4195 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4776 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4776) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-603 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-4776 {}} {259 0 1.564 0-4775 {}} {130 0 0 0-4764 {}} {258 0 1.564 0-4762 {}} {256 0 0 0-4708 {}} {130 0 0 0-4195 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}} {774 0 0 0-5925 {}} {774 0 0 0-5901 {}} {772 0 0 0-5830 {}} {772 0 0 0-5733 {}} {774 0 0 0-5696 {}} {774 0 0 0-5672 {}} {772 0 0 0-5604 {}} {772 0 0 0-5515 {}} {774 0 0 0-5481 {}} {774 0 0 0-5457 {}} {772 0 0 0-5386 {}} {772 0 0 0-5281 {}} {774 0 0 0-5244 {}} {774 0 0 0-5220 {}} {772 0 0 0-5152 {}} {772 0 0 0-5063 {}} {774 0 0 0-5029 {}} {774 0 0 0-5005 {}} {772 0 0 0-4934 {}} {772 0 0 0-4837 {}} {774 0 0 0-4800 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {258 0 0 0-4800 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4837 {}} {258 0 1.564 0-4934 {}} {258 0 0 0-5005 {}} {258 0 0 0-5029 {}} {258 0 1.564 0-5063 {}} {258 0 1.564 0-5152 {}} {258 0 0 0-5220 {}} {258 0 0 0-5244 {}} {258 0 1.564 0-5281 {}} {258 0 1.564 0-5386 {}} {258 0 0 0-5457 {}} {258 0 0 0-5481 {}} {258 0 1.564 0-5515 {}} {258 0 1.564 0-5604 {}} {258 0 0 0-5672 {}} {258 0 0 0-5696 {}} {258 0 1.564 0-5733 {}} {258 0 1.564 0-5830 {}} {258 0 0 0-5901 {}} {258 0 0 0-5925 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-4777) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-604 LOC {34 1.0 63 0.0 63 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-4764 {}} {130 0 0 0-4195 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4778 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4778) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-605 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-4778 {}} {259 0 1.564 0-4777 {}} {130 0 0 0-4764 {}} {258 0 1.564 0-4762 {}} {256 0 0 0-4710 {}} {130 0 0 0-4195 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}} {774 0 0 0-5927 {}} {774 0 0 0-5903 {}} {772 0 0 0-5832 {}} {772 0 0 0-5735 {}} {774 0 0 0-5698 {}} {774 0 0 0-5674 {}} {772 0 0 0-5606 {}} {772 0 0 0-5517 {}} {774 0 0 0-5483 {}} {774 0 0 0-5459 {}} {772 0 0 0-5388 {}} {772 0 0 0-5283 {}} {774 0 0 0-5246 {}} {774 0 0 0-5222 {}} {772 0 0 0-5154 {}} {772 0 0 0-5065 {}} {774 0 0 0-5031 {}} {774 0 0 0-5007 {}} {772 0 0 0-4936 {}} {772 0 0 0-4839 {}} {774 0 0 0-4802 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {258 0 0 0-4802 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4839 {}} {258 0 1.564 0-4936 {}} {258 0 0 0-5007 {}} {258 0 0 0-5031 {}} {258 0 1.564 0-5065 {}} {258 0 1.564 0-5154 {}} {258 0 0 0-5222 {}} {258 0 0 0-5246 {}} {258 0 1.564 0-5283 {}} {258 0 1.564 0-5388 {}} {258 0 0 0-5459 {}} {258 0 0 0-5483 {}} {258 0 1.564 0-5517 {}} {258 0 1.564 0-5606 {}} {258 0 0 0-5674 {}} {258 0 0 0-5698 {}} {258 0 1.564 0-5735 {}} {258 0 1.564 0-5832 {}} {258 0 0 0-5903 {}} {258 0 0 0-5927 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-4779) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-3)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-606 LOC {34 1.0 63 0.0 63 0.0 63 0.8291185999999999} PREDS {{146 0 0 0-4764 {}} {130 0 0 0-4195 {}} {258 0 0 0-4605 {}}} SUCCS {{259 0 1.564 0-4780 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4780) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-607 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-4780 {}} {259 0 1.564 0-4779 {}} {130 0 0 0-4764 {}} {258 0 1.564 0-4762 {}} {256 0 0 0-4712 {}} {130 0 0 0-4195 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}} {774 0 0 0-5929 {}} {774 0 0 0-5905 {}} {772 0 0 0-5834 {}} {772 0 0 0-5737 {}} {774 0 0 0-5700 {}} {774 0 0 0-5676 {}} {772 0 0 0-5608 {}} {772 0 0 0-5519 {}} {774 0 0 0-5485 {}} {774 0 0 0-5461 {}} {772 0 0 0-5390 {}} {772 0 0 0-5285 {}} {774 0 0 0-5248 {}} {774 0 0 0-5224 {}} {772 0 0 0-5156 {}} {772 0 0 0-5067 {}} {774 0 0 0-5033 {}} {774 0 0 0-5009 {}} {772 0 0 0-4938 {}} {772 0 0 0-4841 {}} {774 0 0 0-4804 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {258 0 0 0-4804 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4841 {}} {258 0 1.564 0-4938 {}} {258 0 0 0-5009 {}} {258 0 0 0-5033 {}} {258 0 1.564 0-5067 {}} {258 0 1.564 0-5156 {}} {258 0 0 0-5224 {}} {258 0 0 0-5248 {}} {258 0 1.564 0-5285 {}} {258 0 1.564 0-5390 {}} {258 0 0 0-5461 {}} {258 0 0 0-5485 {}} {258 0 1.564 0-5519 {}} {258 0 1.564 0-5608 {}} {258 0 0 0-5676 {}} {258 0 0 0-5700 {}} {258 0 1.564 0-5737 {}} {258 0 1.564 0-5834 {}} {258 0 0 0-5905 {}} {258 0 0 0-5929 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-4781) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-608 LOC {50 0.006406225 50 0.9516125999999999 50 0.9516125999999999 51 0.5525751} PREDS {{258 0 0 0-4757 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4782 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4782) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-2:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-609 LOC {50 0.006406225 50 0.9516125999999999 50 0.9516125999999999 50 0.9999999573717948 51 0.6009624573717949} PREDS {{259 0 0 0-4781 {}} {130 0 0 0-4195 {}} {258 0 0 0-4662 {}}} SUCCS {{259 0 0 0-4783 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4783) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-610 LOC {50 0.054793625 51 0.6009625 51 0.6009625 51 0.6009625} PREDS {{259 0 0 0-4782 {}} {130 0 0 0-4195 {}} {128 0 0 0-4785 {}}} SUCCS {{258 0 0 0-4785 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4784) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-611 LOC {50 0.0 51 0.6009625 51 0.6009625 51 0.6009625} PREDS {{130 0 0 0-4195 {}} {128 0 0 0-4785 {}}} SUCCS {{259 0 0 0-4785 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4785) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-612 LOC {50 1.0 51 0.681 51 1.0 64 0.0064061875000001045 64 0.0064061875000001045} PREDS {{259 0 0 0-4784 {}} {258 0 0 0-4783 {}}} SUCCS {{128 0 0 0-4783 {}} {128 0 0 0-4784 {}} {259 0 0 0-4786 {}}} CYCLES {}}
set a(0-4786) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-613 LOC {63 0.006406225 64 0.8291185999999999 64 0.8291185999999999 64 0.8291185999999999} PREDS {{259 0 0 0-4785 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 1.564 0-4790 {}} {258 0 1.564 0-4792 {}} {258 0 1.564 0-4794 {}} {258 0 1.564 0-4796 {}} {258 0 1.564 0-4798 {}} {258 0 1.564 0-4800 {}} {258 0 1.564 0-4802 {}} {258 0 1.564 0-4804 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4787) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(2-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-614 LOC {35 0.0524399 35 0.8291185999999999 35 0.8291185999999999 64 0.8291185999999999} PREDS {{258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4788 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4788) {AREA_SCORE {} NAME COMP_LOOP:switch#19 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-615 LOC {35 0.0524399 35 1.0 35 1.0 64 0.8291185999999999} PREDS {{259 0 0 0-4787 {}}} SUCCS {{146 0 0 0-4789 {}} {130 0 0 0-4790 {}} {146 0 0 0-4791 {}} {130 0 0 0-4792 {}} {146 0 0 0-4793 {}} {130 0 0 0-4794 {}} {146 0 0 0-4795 {}} {130 0 0 0-4796 {}} {146 0 0 0-4797 {}} {130 0 0 0-4798 {}} {146 0 0 0-4799 {}} {130 0 0 0-4800 {}} {146 0 0 0-4801 {}} {130 0 0 0-4802 {}} {146 0 0 0-4803 {}} {130 0 0 0-4804 {}}} CYCLES {}}
set a(0-4789) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-616 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8291185999999999} PREDS {{146 0 0 0-4788 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4790 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4790) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-617 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-4790 {}} {259 0 1.564 0-4789 {}} {130 0 0 0-4788 {}} {258 0 1.564 0-4786 {}} {258 0 0 0-4766 {}} {256 0 0 0-4698 {}} {130 0 0 0-4195 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}} {774 0 0 0-5915 {}} {774 0 0 0-5891 {}} {772 0 0 0-5820 {}} {772 0 0 0-5723 {}} {774 0 0 0-5686 {}} {774 0 0 0-5662 {}} {772 0 0 0-5594 {}} {772 0 0 0-5505 {}} {774 0 0 0-5471 {}} {774 0 0 0-5447 {}} {772 0 0 0-5376 {}} {772 0 0 0-5271 {}} {774 0 0 0-5234 {}} {774 0 0 0-5210 {}} {772 0 0 0-5142 {}} {772 0 0 0-5053 {}} {774 0 0 0-5019 {}} {774 0 0 0-4995 {}} {772 0 0 0-4924 {}} {772 0 0 0-4827 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {774 0 0 0-4790 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4827 {}} {258 0 1.564 0-4924 {}} {258 0 0 0-4995 {}} {258 0 0 0-5019 {}} {258 0 1.564 0-5053 {}} {258 0 1.564 0-5142 {}} {258 0 0 0-5210 {}} {258 0 0 0-5234 {}} {258 0 1.564 0-5271 {}} {258 0 1.564 0-5376 {}} {258 0 0 0-5447 {}} {258 0 0 0-5471 {}} {258 0 1.564 0-5505 {}} {258 0 1.564 0-5594 {}} {258 0 0 0-5662 {}} {258 0 0 0-5686 {}} {258 0 1.564 0-5723 {}} {258 0 1.564 0-5820 {}} {258 0 0 0-5891 {}} {258 0 0 0-5915 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-4791) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-618 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8291185999999999} PREDS {{146 0 0 0-4788 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4792 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4792) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-619 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-4792 {}} {259 0 1.564 0-4791 {}} {130 0 0 0-4788 {}} {258 0 1.564 0-4786 {}} {258 0 0 0-4768 {}} {256 0 0 0-4700 {}} {130 0 0 0-4195 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}} {774 0 0 0-5917 {}} {774 0 0 0-5893 {}} {772 0 0 0-5822 {}} {772 0 0 0-5725 {}} {774 0 0 0-5688 {}} {774 0 0 0-5664 {}} {772 0 0 0-5596 {}} {772 0 0 0-5507 {}} {774 0 0 0-5473 {}} {774 0 0 0-5449 {}} {772 0 0 0-5378 {}} {772 0 0 0-5273 {}} {774 0 0 0-5236 {}} {774 0 0 0-5212 {}} {772 0 0 0-5144 {}} {772 0 0 0-5055 {}} {774 0 0 0-5021 {}} {774 0 0 0-4997 {}} {772 0 0 0-4926 {}} {772 0 0 0-4829 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {774 0 0 0-4792 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4829 {}} {258 0 1.564 0-4926 {}} {258 0 0 0-4997 {}} {258 0 0 0-5021 {}} {258 0 1.564 0-5055 {}} {258 0 1.564 0-5144 {}} {258 0 0 0-5212 {}} {258 0 0 0-5236 {}} {258 0 1.564 0-5273 {}} {258 0 1.564 0-5378 {}} {258 0 0 0-5449 {}} {258 0 0 0-5473 {}} {258 0 1.564 0-5507 {}} {258 0 1.564 0-5596 {}} {258 0 0 0-5664 {}} {258 0 0 0-5688 {}} {258 0 1.564 0-5725 {}} {258 0 1.564 0-5822 {}} {258 0 0 0-5893 {}} {258 0 0 0-5917 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-4793) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-620 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8291185999999999} PREDS {{146 0 0 0-4788 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4794 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4794) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-621 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-4794 {}} {259 0 1.564 0-4793 {}} {130 0 0 0-4788 {}} {258 0 1.564 0-4786 {}} {258 0 0 0-4770 {}} {256 0 0 0-4702 {}} {130 0 0 0-4195 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}} {774 0 0 0-5919 {}} {774 0 0 0-5895 {}} {772 0 0 0-5824 {}} {772 0 0 0-5727 {}} {774 0 0 0-5690 {}} {774 0 0 0-5666 {}} {772 0 0 0-5598 {}} {772 0 0 0-5509 {}} {774 0 0 0-5475 {}} {774 0 0 0-5451 {}} {772 0 0 0-5380 {}} {772 0 0 0-5275 {}} {774 0 0 0-5238 {}} {774 0 0 0-5214 {}} {772 0 0 0-5146 {}} {772 0 0 0-5057 {}} {774 0 0 0-5023 {}} {774 0 0 0-4999 {}} {772 0 0 0-4928 {}} {772 0 0 0-4831 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {774 0 0 0-4794 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4831 {}} {258 0 1.564 0-4928 {}} {258 0 0 0-4999 {}} {258 0 0 0-5023 {}} {258 0 1.564 0-5057 {}} {258 0 1.564 0-5146 {}} {258 0 0 0-5214 {}} {258 0 0 0-5238 {}} {258 0 1.564 0-5275 {}} {258 0 1.564 0-5380 {}} {258 0 0 0-5451 {}} {258 0 0 0-5475 {}} {258 0 1.564 0-5509 {}} {258 0 1.564 0-5598 {}} {258 0 0 0-5666 {}} {258 0 0 0-5690 {}} {258 0 1.564 0-5727 {}} {258 0 1.564 0-5824 {}} {258 0 0 0-5895 {}} {258 0 0 0-5919 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-4795) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-622 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8291185999999999} PREDS {{146 0 0 0-4788 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4796 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4796) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-623 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-4796 {}} {259 0 1.564 0-4795 {}} {130 0 0 0-4788 {}} {258 0 1.564 0-4786 {}} {258 0 0 0-4772 {}} {256 0 0 0-4704 {}} {130 0 0 0-4195 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}} {774 0 0 0-5921 {}} {774 0 0 0-5897 {}} {772 0 0 0-5826 {}} {772 0 0 0-5729 {}} {774 0 0 0-5692 {}} {774 0 0 0-5668 {}} {772 0 0 0-5600 {}} {772 0 0 0-5511 {}} {774 0 0 0-5477 {}} {774 0 0 0-5453 {}} {772 0 0 0-5382 {}} {772 0 0 0-5277 {}} {774 0 0 0-5240 {}} {774 0 0 0-5216 {}} {772 0 0 0-5148 {}} {772 0 0 0-5059 {}} {774 0 0 0-5025 {}} {774 0 0 0-5001 {}} {772 0 0 0-4930 {}} {772 0 0 0-4833 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {774 0 0 0-4796 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4833 {}} {258 0 1.564 0-4930 {}} {258 0 0 0-5001 {}} {258 0 0 0-5025 {}} {258 0 1.564 0-5059 {}} {258 0 1.564 0-5148 {}} {258 0 0 0-5216 {}} {258 0 0 0-5240 {}} {258 0 1.564 0-5277 {}} {258 0 1.564 0-5382 {}} {258 0 0 0-5453 {}} {258 0 0 0-5477 {}} {258 0 1.564 0-5511 {}} {258 0 1.564 0-5600 {}} {258 0 0 0-5668 {}} {258 0 0 0-5692 {}} {258 0 1.564 0-5729 {}} {258 0 1.564 0-5826 {}} {258 0 0 0-5897 {}} {258 0 0 0-5921 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-4797) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-624 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8291185999999999} PREDS {{146 0 0 0-4788 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4798 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4798) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-625 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-4798 {}} {259 0 1.564 0-4797 {}} {130 0 0 0-4788 {}} {258 0 1.564 0-4786 {}} {258 0 0 0-4774 {}} {256 0 0 0-4706 {}} {130 0 0 0-4195 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}} {774 0 0 0-5923 {}} {774 0 0 0-5899 {}} {772 0 0 0-5828 {}} {772 0 0 0-5731 {}} {774 0 0 0-5694 {}} {774 0 0 0-5670 {}} {772 0 0 0-5602 {}} {772 0 0 0-5513 {}} {774 0 0 0-5479 {}} {774 0 0 0-5455 {}} {772 0 0 0-5384 {}} {772 0 0 0-5279 {}} {774 0 0 0-5242 {}} {774 0 0 0-5218 {}} {772 0 0 0-5150 {}} {772 0 0 0-5061 {}} {774 0 0 0-5027 {}} {774 0 0 0-5003 {}} {772 0 0 0-4932 {}} {772 0 0 0-4835 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {774 0 0 0-4798 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4835 {}} {258 0 1.564 0-4932 {}} {258 0 0 0-5003 {}} {258 0 0 0-5027 {}} {258 0 1.564 0-5061 {}} {258 0 1.564 0-5150 {}} {258 0 0 0-5218 {}} {258 0 0 0-5242 {}} {258 0 1.564 0-5279 {}} {258 0 1.564 0-5384 {}} {258 0 0 0-5455 {}} {258 0 0 0-5479 {}} {258 0 1.564 0-5513 {}} {258 0 1.564 0-5602 {}} {258 0 0 0-5670 {}} {258 0 0 0-5694 {}} {258 0 1.564 0-5731 {}} {258 0 1.564 0-5828 {}} {258 0 0 0-5899 {}} {258 0 0 0-5923 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-4799) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-626 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8291185999999999} PREDS {{146 0 0 0-4788 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4800 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4800) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-627 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-4800 {}} {259 0 1.564 0-4799 {}} {130 0 0 0-4788 {}} {258 0 1.564 0-4786 {}} {258 0 0 0-4776 {}} {256 0 0 0-4708 {}} {130 0 0 0-4195 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}} {774 0 0 0-5925 {}} {774 0 0 0-5901 {}} {772 0 0 0-5830 {}} {772 0 0 0-5733 {}} {774 0 0 0-5696 {}} {774 0 0 0-5672 {}} {772 0 0 0-5604 {}} {772 0 0 0-5515 {}} {774 0 0 0-5481 {}} {774 0 0 0-5457 {}} {772 0 0 0-5386 {}} {772 0 0 0-5281 {}} {774 0 0 0-5244 {}} {774 0 0 0-5220 {}} {772 0 0 0-5152 {}} {772 0 0 0-5063 {}} {774 0 0 0-5029 {}} {774 0 0 0-5005 {}} {772 0 0 0-4934 {}} {772 0 0 0-4837 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {774 0 0 0-4800 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4837 {}} {258 0 1.564 0-4934 {}} {258 0 0 0-5005 {}} {258 0 0 0-5029 {}} {258 0 1.564 0-5063 {}} {258 0 1.564 0-5152 {}} {258 0 0 0-5220 {}} {258 0 0 0-5244 {}} {258 0 1.564 0-5281 {}} {258 0 1.564 0-5386 {}} {258 0 0 0-5457 {}} {258 0 0 0-5481 {}} {258 0 1.564 0-5515 {}} {258 0 1.564 0-5604 {}} {258 0 0 0-5672 {}} {258 0 0 0-5696 {}} {258 0 1.564 0-5733 {}} {258 0 1.564 0-5830 {}} {258 0 0 0-5901 {}} {258 0 0 0-5925 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-4801) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-628 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8291185999999999} PREDS {{146 0 0 0-4788 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4802 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4802) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-629 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-4802 {}} {259 0 1.564 0-4801 {}} {130 0 0 0-4788 {}} {258 0 1.564 0-4786 {}} {258 0 0 0-4778 {}} {256 0 0 0-4710 {}} {130 0 0 0-4195 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}} {774 0 0 0-5927 {}} {774 0 0 0-5903 {}} {772 0 0 0-5832 {}} {772 0 0 0-5735 {}} {774 0 0 0-5698 {}} {774 0 0 0-5674 {}} {772 0 0 0-5606 {}} {772 0 0 0-5517 {}} {774 0 0 0-5483 {}} {774 0 0 0-5459 {}} {772 0 0 0-5388 {}} {772 0 0 0-5283 {}} {774 0 0 0-5246 {}} {774 0 0 0-5222 {}} {772 0 0 0-5154 {}} {772 0 0 0-5065 {}} {774 0 0 0-5031 {}} {774 0 0 0-5007 {}} {772 0 0 0-4936 {}} {772 0 0 0-4839 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {774 0 0 0-4802 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4839 {}} {258 0 1.564 0-4936 {}} {258 0 0 0-5007 {}} {258 0 0 0-5031 {}} {258 0 1.564 0-5065 {}} {258 0 1.564 0-5154 {}} {258 0 0 0-5222 {}} {258 0 0 0-5246 {}} {258 0 1.564 0-5283 {}} {258 0 1.564 0-5388 {}} {258 0 0 0-5459 {}} {258 0 0 0-5483 {}} {258 0 1.564 0-5517 {}} {258 0 1.564 0-5606 {}} {258 0 0 0-5674 {}} {258 0 0 0-5698 {}} {258 0 1.564 0-5735 {}} {258 0 1.564 0-5832 {}} {258 0 0 0-5903 {}} {258 0 0 0-5927 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-4803) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-3)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-630 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8291185999999999} PREDS {{146 0 0 0-4788 {}} {258 0 0 0-4694 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 1.564 0-4804 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4804) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-631 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-4804 {}} {259 0 1.564 0-4803 {}} {130 0 0 0-4788 {}} {258 0 1.564 0-4786 {}} {258 0 0 0-4780 {}} {256 0 0 0-4712 {}} {130 0 0 0-4195 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}} {774 0 0 0-5929 {}} {774 0 0 0-5905 {}} {772 0 0 0-5834 {}} {772 0 0 0-5737 {}} {774 0 0 0-5700 {}} {774 0 0 0-5676 {}} {772 0 0 0-5608 {}} {772 0 0 0-5519 {}} {774 0 0 0-5485 {}} {774 0 0 0-5461 {}} {772 0 0 0-5390 {}} {772 0 0 0-5285 {}} {774 0 0 0-5248 {}} {774 0 0 0-5224 {}} {772 0 0 0-5156 {}} {772 0 0 0-5067 {}} {774 0 0 0-5033 {}} {774 0 0 0-5009 {}} {772 0 0 0-4938 {}} {772 0 0 0-4841 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {774 0 0 0-4804 {}} {130 0 0 0-4814 {}} {258 0 1.564 0-4841 {}} {258 0 1.564 0-4938 {}} {258 0 0 0-5009 {}} {258 0 0 0-5033 {}} {258 0 1.564 0-5067 {}} {258 0 1.564 0-5156 {}} {258 0 0 0-5224 {}} {258 0 0 0-5248 {}} {258 0 1.564 0-5285 {}} {258 0 1.564 0-5390 {}} {258 0 0 0-5461 {}} {258 0 0 0-5485 {}} {258 0 1.564 0-5519 {}} {258 0 1.564 0-5608 {}} {258 0 0 0-5676 {}} {258 0 0 0-5700 {}} {258 0 1.564 0-5737 {}} {258 0 1.564 0-5834 {}} {258 0 0 0-5905 {}} {258 0 0 0-5929 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-4805) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(9-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-632 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 66 0.9651342249999999} PREDS {{130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4806 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4806) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-633 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 66 0.9651342249999999} PREDS {{259 0 0 0-4805 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4807 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4807) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-634 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 66 0.9651342249999999} PREDS {{259 0 0 0-4806 {}} {130 0 0 0-4195 {}}} SUCCS {{258 0 0 0-4811 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4808) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-635 LOC {34 1.0 35 0.0 35 0.0 35 0.0 66 0.9651342249999999} PREDS {{130 0 0 0-4195 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-4809 {}} {130 0 0 0-4814 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-4809) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-636 LOC {34 1.0 35 0.0 35 0.0 66 0.9651342249999999} PREDS {{259 0 0 0-4808 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4810 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4810) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-637 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 66 0.9651342249999999} PREDS {{259 0 0 0-4809 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4811 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4811) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 9 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {0.56 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-638 LOC {35 0.0 35 0.9651342249999999 35 0.9651342249999999 35 0.9999999477564101 66 0.9999999477564101} PREDS {{259 0 0 0-4810 {}} {258 0 0 0-4807 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4812 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4812) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(9) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-639 LOC {35 0.034865775 35 1.0 35 1.0 66 1.0} PREDS {{259 0 0 0-4811 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4813 {}} {130 0 0 0-4814 {}}} CYCLES {}}
set a(0-4813) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-640 LOC {35 0.034865775 65 1.0 65 1.0 66 1.0} PREDS {{259 0 0 0-4812 {}} {130 0 0 0-4195 {}}} SUCCS {{259 0 0 0-4814 {}}} CYCLES {}}
set a(0-4814) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-641 LOC {65 0.0062499999999999995 65 1.0 65 1.0 66 1.0} PREDS {{259 0 0 0-4813 {}} {130 0 0 0-4812 {}} {130 0 0 0-4811 {}} {130 0 0 0-4810 {}} {130 0 0 0-4809 {}} {130 0 0 0-4808 {}} {130 0 0 0-4807 {}} {130 0 0 0-4806 {}} {130 0 0 0-4805 {}} {130 0 0 0-4804 {}} {130 0 0 0-4803 {}} {130 0 0 0-4802 {}} {130 0 0 0-4801 {}} {130 0 0 0-4800 {}} {130 0 0 0-4799 {}} {130 0 0 0-4798 {}} {130 0 0 0-4797 {}} {130 0 0 0-4796 {}} {130 0 0 0-4795 {}} {130 0 0 0-4794 {}} {130 0 0 0-4793 {}} {130 0 0 0-4792 {}} {130 0 0 0-4791 {}} {130 0 0 0-4790 {}} {130 0 0 0-4789 {}} {130 0 0 0-4787 {}} {130 0 0 0-4786 {}} {130 0 0 0-4784 {}} {130 0 0 0-4783 {}} {130 0 0 0-4782 {}} {130 0 0 0-4781 {}} {130 0 0 0-4780 {}} {130 0 0 0-4779 {}} {130 0 0 0-4778 {}} {130 0 0 0-4777 {}} {130 0 0 0-4776 {}} {130 0 0 0-4775 {}} {130 0 0 0-4774 {}} {130 0 0 0-4773 {}} {130 0 0 0-4772 {}} {130 0 0 0-4771 {}} {130 0 0 0-4770 {}} {130 0 0 0-4769 {}} {130 0 0 0-4768 {}} {130 0 0 0-4767 {}} {130 0 0 0-4766 {}} {130 0 0 0-4765 {}} {130 0 0 0-4763 {}} {130 0 0 0-4762 {}} {130 0 0 0-4760 {}} {130 0 0 0-4759 {}} {130 0 0 0-4758 {}} {130 0 0 0-4757 {}} {130 0 0 0-4755 {}} {130 0 0 0-4754 {}} {130 0 0 0-4753 {}} {130 0 0 0-4752 {}} {130 0 0 0-4751 {}} {130 0 0 0-4750 {}} {130 0 0 0-4749 {}} {130 0 0 0-4748 {}} {130 0 0 0-4747 {}} {130 0 0 0-4746 {}} {130 0 0 0-4745 {}} {130 0 0 0-4744 {}} {130 0 0 0-4743 {}} {130 0 0 0-4742 {}} {130 0 0 0-4741 {}} {130 0 0 0-4740 {}} {130 0 0 0-4739 {}} {130 0 0 0-4738 {}} {130 0 0 0-4737 {}} {130 0 0 0-4736 {}} {130 0 0 0-4735 {}} {130 0 0 0-4734 {}} {130 0 0 0-4733 {}} {130 0 0 0-4732 {}} {130 0 0 0-4731 {}} {130 0 0 0-4730 {}} {130 0 0 0-4729 {}} {130 0 0 0-4728 {}} {130 0 0 0-4727 {}} {130 0 0 0-4726 {}} {130 0 0 0-4725 {}} {130 0 0 0-4724 {}} {130 0 0 0-4723 {}} {130 0 0 0-4722 {}} {130 0 0 0-4721 {}} {130 0 0 0-4720 {}} {130 0 0 0-4719 {}} {130 0 0 0-4718 {}} {130 0 0 0-4717 {}} {130 0 0 0-4716 {}} {130 0 0 0-4715 {}} {130 0 0 0-4714 {}} {130 0 0 0-4713 {}} {130 0 0 0-4712 {}} {130 0 0 0-4711 {}} {130 0 0 0-4710 {}} {130 0 0 0-4709 {}} {130 0 0 0-4708 {}} {130 0 0 0-4707 {}} {130 0 0 0-4706 {}} {130 0 0 0-4705 {}} {130 0 0 0-4704 {}} {130 0 0 0-4703 {}} {130 0 0 0-4702 {}} {130 0 0 0-4701 {}} {130 0 0 0-4700 {}} {130 0 0 0-4699 {}} {130 0 0 0-4698 {}} {130 0 0 0-4697 {}} {130 0 0 0-4695 {}} {130 0 0 0-4694 {}} {130 0 0 0-4693 {}} {130 0 0 0-4692 {}} {130 0 0 0-4691 {}} {130 0 0 0-4690 {}} {130 0 0 0-4689 {}} {130 0 0 0-4688 {}} {130 0 0 0-4195 {}}} SUCCS {{128 0 0 0-4892 {}} {128 0 0 0-4893 {}} {128 0 0 0-4894 {}} {64 0 0 0-4196 {}}} CYCLES {}}
set a(0-4815) {AREA_SCORE {} NAME COMP_LOOP:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-642 LOC {0 1.0 1 0.0 1 0.0 1 0.0 65 0.7945032249999999} PREDS {} SUCCS {{259 0 0 0-4816 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4816) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(9-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-643 LOC {0 1.0 1 0.0 1 0.0 65 0.7945032249999999} PREDS {{259 0 0 0-4815 {}}} SUCCS {{258 0 0 0-4820 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4817) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-644 LOC {0 1.0 1 0.0 1 0.0 1 0.0 65 0.7945032249999999} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-4818 {}} {130 0 0 0-4196 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-4818) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-645 LOC {0 1.0 1 0.0 1 0.0 65 0.7945032249999999} PREDS {{259 0 0 0-4817 {}}} SUCCS {{259 0 0 0-4819 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4819) {AREA_SCORE {} NAME COMP_LOOP:conc#13 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-646 LOC {0 1.0 1 0.965384625 1 0.965384625 65 0.7945032249999999} PREDS {{259 0 0 0-4818 {}}} SUCCS {{259 0 0 0-4820 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4820) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 2 NAME COMP_LOOP:acc#11 TYPE ACCU DELAY {0.55 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-647 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 65 0.8291185471153846} PREDS {{259 0 0 0-4819 {}} {258 0 0 0-4816 {}}} SUCCS {{259 0 0 0-4821 {}} {258 0 0 0-4826 {}} {258 0 0 0-4828 {}} {258 0 0 0-4830 {}} {258 0 0 0-4832 {}} {258 0 0 0-4834 {}} {258 0 0 0-4836 {}} {258 0 0 0-4838 {}} {258 0 0 0-4840 {}} {258 0 0 0-4842 {}} {258 0 0 0-4843 {}} {258 0 0 0-4849 {}} {258 0 0 0-4850 {}} {258 0 0 0-4853 {}} {258 0 0 0-4854 {}} {258 0 0 0-4859 {}} {258 0 0 0-4862 {}} {258 0 0 0-4865 {}} {258 0 0 0-4866 {}} {258 0 0 0-4871 {}} {258 0 0 0-4874 {}} {258 0 0 0-4877 {}} {258 0 0 0-4878 {}} {258 0 0 0-4883 {}} {258 0 0 0-4884 {}} {130 0 0 0-4196 {}} {258 0 0 0-4989 {}} {258 0 0 0-4994 {}} {258 0 0 0-4996 {}} {258 0 0 0-4998 {}} {258 0 0 0-5000 {}} {258 0 0 0-5002 {}} {258 0 0 0-5004 {}} {258 0 0 0-5006 {}} {258 0 0 0-5008 {}}} CYCLES {}}
set a(0-4821) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-648 LOC {1 0.034615375 1 1.0 1 1.0 65 0.8291185999999999} PREDS {{259 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4824 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4822) {AREA_SCORE {} NAME COMP_LOOP:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-649 LOC {0 1.0 1 0.0 1 0.0 1 0.0 65 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-4823 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4823) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-650 LOC {0 1.0 1 0.0 1 0.0 65 0.8291185999999999} PREDS {{259 0 0 0-4822 {}}} SUCCS {{259 0 0 0-4824 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4824) {AREA_SCORE {} NAME COMP_LOOP:conc#109 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-651 LOC {1 0.034615375 1 1.0 1 1.0 65 0.8291185999999999} PREDS {{259 0 0 0-4823 {}} {258 0 0 0-4821 {}}} SUCCS {{259 0 0 0-4825 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4825) {AREA_SCORE {} NAME COMP_LOOP:switch#4 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-652 LOC {1 0.034615375 1 1.0 1 1.0 65 0.8291185999999999} PREDS {{259 0 0 0-4824 {}}} SUCCS {{146 0 0 0-4826 {}} {146 0 0 0-4827 {}} {146 0 0 0-4828 {}} {146 0 0 0-4829 {}} {146 0 0 0-4830 {}} {146 0 0 0-4831 {}} {146 0 0 0-4832 {}} {146 0 0 0-4833 {}} {146 0 0 0-4834 {}} {146 0 0 0-4835 {}} {146 0 0 0-4836 {}} {146 0 0 0-4837 {}} {146 0 0 0-4838 {}} {146 0 0 0-4839 {}} {146 0 0 0-4840 {}} {146 0 0 0-4841 {}}} CYCLES {}}
set a(0-4826) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-653 LOC {1 0.034615375 65 0.8291185999999999 65 0.8291185999999999 65 0.8291185999999999} PREDS {{146 0 0 0-4825 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-4827 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4827) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-654 LOC {65 1.0 65 0.9415 65 1.0 66 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.564 0-4826 {}} {146 0 0 0-4825 {}} {258 0 1.564 0-4790 {}} {258 0 1.564 0-4766 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}} {774 0 1.564 0-5686 {}} {774 0 1.564 0-5662 {}} {774 0 1.564 0-5471 {}} {774 0 1.564 0-5447 {}} {774 0 1.564 0-5234 {}} {774 0 1.564 0-5210 {}} {774 0 1.564 0-5019 {}} {774 0 1.564 0-4995 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {772 0 0 0-4766 {}} {772 0 0 0-4790 {}} {258 0 0 0-4888 {}} {130 0 0 0-4196 {}} {256 0 0 0-4995 {}} {256 0 0 0-5019 {}} {256 0 0 0-5210 {}} {256 0 0 0-5234 {}} {256 0 0 0-5447 {}} {256 0 0 0-5471 {}} {256 0 0 0-5662 {}} {256 0 0 0-5686 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-4828) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-655 LOC {1 0.034615375 65 0.8291185999999999 65 0.8291185999999999 65 0.8291185999999999} PREDS {{146 0 0 0-4825 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-4829 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4829) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-656 LOC {65 1.0 65 0.9415 65 1.0 66 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.564 0-4828 {}} {146 0 0 0-4825 {}} {258 0 1.564 0-4792 {}} {258 0 1.564 0-4768 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}} {774 0 1.564 0-5688 {}} {774 0 1.564 0-5664 {}} {774 0 1.564 0-5473 {}} {774 0 1.564 0-5449 {}} {774 0 1.564 0-5236 {}} {774 0 1.564 0-5212 {}} {774 0 1.564 0-5021 {}} {774 0 1.564 0-4997 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {772 0 0 0-4768 {}} {772 0 0 0-4792 {}} {258 0 0 0-4888 {}} {130 0 0 0-4196 {}} {256 0 0 0-4997 {}} {256 0 0 0-5021 {}} {256 0 0 0-5212 {}} {256 0 0 0-5236 {}} {256 0 0 0-5449 {}} {256 0 0 0-5473 {}} {256 0 0 0-5664 {}} {256 0 0 0-5688 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-4830) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-657 LOC {1 0.034615375 65 0.8291185999999999 65 0.8291185999999999 65 0.8291185999999999} PREDS {{146 0 0 0-4825 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-4831 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4831) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-658 LOC {65 1.0 65 0.9415 65 1.0 66 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.564 0-4830 {}} {146 0 0 0-4825 {}} {258 0 1.564 0-4794 {}} {258 0 1.564 0-4770 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}} {774 0 1.564 0-5690 {}} {774 0 1.564 0-5666 {}} {774 0 1.564 0-5475 {}} {774 0 1.564 0-5451 {}} {774 0 1.564 0-5238 {}} {774 0 1.564 0-5214 {}} {774 0 1.564 0-5023 {}} {774 0 1.564 0-4999 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {772 0 0 0-4770 {}} {772 0 0 0-4794 {}} {258 0 0 0-4888 {}} {130 0 0 0-4196 {}} {256 0 0 0-4999 {}} {256 0 0 0-5023 {}} {256 0 0 0-5214 {}} {256 0 0 0-5238 {}} {256 0 0 0-5451 {}} {256 0 0 0-5475 {}} {256 0 0 0-5666 {}} {256 0 0 0-5690 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-4832) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-659 LOC {1 0.034615375 65 0.8291185999999999 65 0.8291185999999999 65 0.8291185999999999} PREDS {{146 0 0 0-4825 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-4833 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4833) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-660 LOC {65 1.0 65 0.9415 65 1.0 66 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.564 0-4832 {}} {146 0 0 0-4825 {}} {258 0 1.564 0-4796 {}} {258 0 1.564 0-4772 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}} {774 0 1.564 0-5692 {}} {774 0 1.564 0-5668 {}} {774 0 1.564 0-5477 {}} {774 0 1.564 0-5453 {}} {774 0 1.564 0-5240 {}} {774 0 1.564 0-5216 {}} {774 0 1.564 0-5025 {}} {774 0 1.564 0-5001 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {772 0 0 0-4772 {}} {772 0 0 0-4796 {}} {258 0 0 0-4888 {}} {130 0 0 0-4196 {}} {256 0 0 0-5001 {}} {256 0 0 0-5025 {}} {256 0 0 0-5216 {}} {256 0 0 0-5240 {}} {256 0 0 0-5453 {}} {256 0 0 0-5477 {}} {256 0 0 0-5668 {}} {256 0 0 0-5692 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-4834) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-661 LOC {1 0.034615375 65 0.8291185999999999 65 0.8291185999999999 65 0.8291185999999999} PREDS {{146 0 0 0-4825 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-4835 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4835) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-662 LOC {65 1.0 65 0.9415 65 1.0 66 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.564 0-4834 {}} {146 0 0 0-4825 {}} {258 0 1.564 0-4798 {}} {258 0 1.564 0-4774 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}} {774 0 1.564 0-5694 {}} {774 0 1.564 0-5670 {}} {774 0 1.564 0-5479 {}} {774 0 1.564 0-5455 {}} {774 0 1.564 0-5242 {}} {774 0 1.564 0-5218 {}} {774 0 1.564 0-5027 {}} {774 0 1.564 0-5003 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {772 0 0 0-4774 {}} {772 0 0 0-4798 {}} {258 0 0 0-4888 {}} {130 0 0 0-4196 {}} {256 0 0 0-5003 {}} {256 0 0 0-5027 {}} {256 0 0 0-5218 {}} {256 0 0 0-5242 {}} {256 0 0 0-5455 {}} {256 0 0 0-5479 {}} {256 0 0 0-5670 {}} {256 0 0 0-5694 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-4836) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-663 LOC {1 0.034615375 65 0.8291185999999999 65 0.8291185999999999 65 0.8291185999999999} PREDS {{146 0 0 0-4825 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-4837 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4837) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-664 LOC {65 1.0 65 0.9415 65 1.0 66 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.564 0-4836 {}} {146 0 0 0-4825 {}} {258 0 1.564 0-4800 {}} {258 0 1.564 0-4776 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}} {774 0 1.564 0-5696 {}} {774 0 1.564 0-5672 {}} {774 0 1.564 0-5481 {}} {774 0 1.564 0-5457 {}} {774 0 1.564 0-5244 {}} {774 0 1.564 0-5220 {}} {774 0 1.564 0-5029 {}} {774 0 1.564 0-5005 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {772 0 0 0-4776 {}} {772 0 0 0-4800 {}} {258 0 0 0-4888 {}} {130 0 0 0-4196 {}} {256 0 0 0-5005 {}} {256 0 0 0-5029 {}} {256 0 0 0-5220 {}} {256 0 0 0-5244 {}} {256 0 0 0-5457 {}} {256 0 0 0-5481 {}} {256 0 0 0-5672 {}} {256 0 0 0-5696 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-4838) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-665 LOC {1 0.034615375 65 0.8291185999999999 65 0.8291185999999999 65 0.8291185999999999} PREDS {{146 0 0 0-4825 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-4839 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4839) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-666 LOC {65 1.0 65 0.9415 65 1.0 66 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.564 0-4838 {}} {146 0 0 0-4825 {}} {258 0 1.564 0-4802 {}} {258 0 1.564 0-4778 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}} {774 0 1.564 0-5698 {}} {774 0 1.564 0-5674 {}} {774 0 1.564 0-5483 {}} {774 0 1.564 0-5459 {}} {774 0 1.564 0-5246 {}} {774 0 1.564 0-5222 {}} {774 0 1.564 0-5031 {}} {774 0 1.564 0-5007 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {772 0 0 0-4778 {}} {772 0 0 0-4802 {}} {258 0 0 0-4888 {}} {130 0 0 0-4196 {}} {256 0 0 0-5007 {}} {256 0 0 0-5031 {}} {256 0 0 0-5222 {}} {256 0 0 0-5246 {}} {256 0 0 0-5459 {}} {256 0 0 0-5483 {}} {256 0 0 0-5674 {}} {256 0 0 0-5698 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-4840) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-667 LOC {1 0.034615375 65 0.8291185999999999 65 0.8291185999999999 65 0.8291185999999999} PREDS {{146 0 0 0-4825 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-4841 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4841) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-668 LOC {65 1.0 65 0.9415 65 1.0 66 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.564 0-4840 {}} {146 0 0 0-4825 {}} {258 0 1.564 0-4804 {}} {258 0 1.564 0-4780 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}} {774 0 1.564 0-5700 {}} {774 0 1.564 0-5676 {}} {774 0 1.564 0-5485 {}} {774 0 1.564 0-5461 {}} {774 0 1.564 0-5248 {}} {774 0 1.564 0-5224 {}} {774 0 1.564 0-5033 {}} {774 0 1.564 0-5009 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {772 0 0 0-4780 {}} {772 0 0 0-4804 {}} {258 0 0 0-4888 {}} {130 0 0 0-4196 {}} {256 0 0 0-5009 {}} {256 0 0 0-5033 {}} {256 0 0 0-5224 {}} {256 0 0 0-5248 {}} {256 0 0 0-5461 {}} {256 0 0 0-5485 {}} {256 0 0 0-5676 {}} {256 0 0 0-5700 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-4842) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-669 LOC {1 0.034615375 1 1.0 1 1.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4846 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4843) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-670 LOC {1 0.034615375 1 1.0 1 1.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4846 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4844) {AREA_SCORE {} NAME COMP_LOOP:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-671 LOC {0 1.0 1 0.0 1 0.0 1 0.0 66 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4845 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4845) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-672 LOC {0 1.0 1 0.0 1 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4844 {}}} SUCCS {{259 0 0 0-4846 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4846) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#8 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-673 LOC {1 0.034615375 1 1.0 1 1.0 66 0.9511217999999999} PREDS {{259 0 0 0-4845 {}} {258 0 0 0-4843 {}} {258 0 0 0-4842 {}}} SUCCS {{258 0 0 0-4888 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4847) {AREA_SCORE {} NAME COMP_LOOP:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-674 LOC {0 1.0 66 0.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4848 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4848) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-675 LOC {0 1.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4847 {}}} SUCCS {{258 0 0 0-4852 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4849) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-676 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4851 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4850) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-677 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{259 0 0 0-4851 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4851) {AREA_SCORE {} NAME COMP_LOOP:nor#25 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-678 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4850 {}} {258 0 0 0-4849 {}}} SUCCS {{259 0 0 0-4852 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4852) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#56 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-679 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4851 {}} {258 0 0 0-4848 {}}} SUCCS {{258 0 0 0-4888 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4853) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-680 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4858 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4854) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-681 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4857 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4855) {AREA_SCORE {} NAME COMP_LOOP:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-682 LOC {0 1.0 66 0.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4856 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4856) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-683 LOC {0 1.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4855 {}}} SUCCS {{259 0 0 0-4857 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4857) {AREA_SCORE {} NAME COMP_LOOP:nor#26 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-684 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4856 {}} {258 0 0 0-4854 {}}} SUCCS {{259 0 0 0-4858 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4858) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#57 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-685 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4857 {}} {258 0 0 0-4853 {}}} SUCCS {{258 0 0 0-4888 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4859) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-686 LOC {1 0.034615375 1 1.0 1 1.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4864 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4860) {AREA_SCORE {} NAME COMP_LOOP:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-687 LOC {0 1.0 1 0.0 1 0.0 1 0.0 66 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4861 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4861) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-688 LOC {0 1.0 1 0.0 1 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4860 {}}} SUCCS {{258 0 0 0-4864 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4862) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-689 LOC {1 0.034615375 1 1.0 1 1.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{259 0 0 0-4863 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4863) {AREA_SCORE {} NAME COMP_LOOP:not#58 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-690 LOC {1 0.034615375 1 1.0 1 1.0 66 0.9511217999999999} PREDS {{259 0 0 0-4862 {}}} SUCCS {{259 0 0 0-4864 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4864) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#58 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-691 LOC {1 0.034615375 1 1.0 1 1.0 66 0.9511217999999999} PREDS {{259 0 0 0-4863 {}} {258 0 0 0-4861 {}} {258 0 0 0-4859 {}}} SUCCS {{258 0 0 0-4888 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4865) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-692 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4870 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4866) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-693 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4869 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4867) {AREA_SCORE {} NAME COMP_LOOP:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-694 LOC {0 1.0 66 0.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4868 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4868) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-695 LOC {0 1.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4867 {}}} SUCCS {{259 0 0 0-4869 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4869) {AREA_SCORE {} NAME COMP_LOOP:nor#27 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-696 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4868 {}} {258 0 0 0-4866 {}}} SUCCS {{259 0 0 0-4870 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4870) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#59 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-697 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4869 {}} {258 0 0 0-4865 {}}} SUCCS {{258 0 0 0-4888 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4871) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-698 LOC {1 0.034615375 1 1.0 1 1.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4876 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4872) {AREA_SCORE {} NAME COMP_LOOP:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-699 LOC {0 1.0 1 0.0 1 0.0 1 0.0 66 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4873 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4873) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-700 LOC {0 1.0 1 0.0 1 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4872 {}}} SUCCS {{258 0 0 0-4876 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4874) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-701 LOC {1 0.034615375 1 1.0 1 1.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{259 0 0 0-4875 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4875) {AREA_SCORE {} NAME COMP_LOOP:not#59 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-702 LOC {1 0.034615375 1 1.0 1 1.0 66 0.9511217999999999} PREDS {{259 0 0 0-4874 {}}} SUCCS {{259 0 0 0-4876 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4876) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#60 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-703 LOC {1 0.034615375 1 1.0 1 1.0 66 0.9511217999999999} PREDS {{259 0 0 0-4875 {}} {258 0 0 0-4873 {}} {258 0 0 0-4871 {}}} SUCCS {{258 0 0 0-4888 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4877) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-704 LOC {1 0.034615375 1 1.0 1 1.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4882 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4878) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-705 LOC {1 0.034615375 1 1.0 1 1.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4882 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4879) {AREA_SCORE {} NAME COMP_LOOP:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-706 LOC {0 1.0 17 0.0 17 0.0 17 0.0 66 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4880 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4880) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-707 LOC {0 1.0 17 0.0 17 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4879 {}}} SUCCS {{259 0 0 0-4881 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4881) {AREA_SCORE {} NAME COMP_LOOP:not#60 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-708 LOC {1 0.0 17 0.0 17 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4880 {}}} SUCCS {{259 0 0 0-4882 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4882) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#61 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-709 LOC {1 0.034615375 17 0.0 17 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4881 {}} {258 0 0 0-4878 {}} {258 0 0 0-4877 {}}} SUCCS {{258 0 0 0-4888 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4883) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-710 LOC {1 0.034615375 3 0.0 3 0.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4887 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4884) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(1-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-711 LOC {1 0.034615375 3 0.0 3 0.0 66 0.9511217999999999} PREDS {{258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4887 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4885) {AREA_SCORE {} NAME COMP_LOOP:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-712 LOC {0 1.0 3 0.0 3 0.0 3 0.0 66 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-4886 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4886) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-713 LOC {0 1.0 3 0.0 3 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4885 {}}} SUCCS {{259 0 0 0-4887 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4887) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#62 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-714 LOC {1 0.034615375 3 0.0 3 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-4886 {}} {258 0 0 0-4884 {}} {258 0 0 0-4883 {}}} SUCCS {{259 0 0 0-4888 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4888) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#4 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-715 LOC {66 0.094375 66 0.9511217999999999 66 0.9511217999999999 66 0.999999942628205 66 0.999999942628205} PREDS {{259 0 0 0-4887 {}} {258 0 0 0-4882 {}} {258 0 0 0-4876 {}} {258 0 0 0-4870 {}} {258 0 0 0-4864 {}} {258 0 0 0-4858 {}} {258 0 0 0-4852 {}} {258 0 0 0-4846 {}} {258 0 0 0-4841 {}} {258 0 0 0-4839 {}} {258 0 0 0-4837 {}} {258 0 0 0-4835 {}} {258 0 0 0-4833 {}} {258 0 0 0-4831 {}} {258 0 0 0-4829 {}} {258 0 0 0-4827 {}} {258 0 0 0-4334 {}} {258 0 0 0-4333 {}} {258 0 0 0-4332 {}} {258 0 0 0-4331 {}} {258 0 0 0-4330 {}} {258 0 0 0-4329 {}} {258 0 0 0-4328 {}} {258 0 0 0-4327 {}}} SUCCS {{130 0 0 0-4196 {}} {258 0 0 0-4984 {}} {258 0 0 0-5011 {}}} CYCLES {}}
set a(0-4889) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-716 LOC {0 1.0 66 0.0 66 0.0 66 0.0 66 1.0} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-4890 {}} {130 0 0 0-4196 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-4890) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-717 LOC {0 1.0 66 0.0 66 0.0 66 1.0} PREDS {{259 0 0 0-4889 {}}} SUCCS {{259 0 0 0-4891 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4891) {AREA_SCORE {} NAME COMP_LOOP-3:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-718 LOC {0 1.0 66 0.0 66 0.0 66 1.0} PREDS {{259 0 0 0-4890 {}}} SUCCS {{259 0 0 0-4892 {}} {130 0 0 0-4196 {}}} CYCLES {}}
set a(0-4892) {AREA_SCORE {} NAME COMP_LOOP:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-719 LOC {65 0.0 66 0.0 66 0.0 66 0.0 66 1.0} PREDS {{259 0 0 0-4891 {}} {128 0 0 0-4814 {}} {772 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4196 {}}} CYCLES {}}
set a(0-4893) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-720 LOC {65 0.0 66 1.0 66 1.0 66 1.0 66 1.0} PREDS {{128 0 0 0-4814 {}} {772 0 0 0-4939 {}} {772 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4196 {}}} CYCLES {}}
set a(0-4894) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-3:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-721 LOC {65 0.0 66 1.0 66 1.0 66 1.0 66 1.0} PREDS {{128 0 0 0-4814 {}} {772 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4196 {}}} CYCLES {}}
set a(0-4895) {AREA_SCORE {} NAME modExp_dev#1:while:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-722 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-4913 {}}} SUCCS {{259 0 0 0-4896 {}} {256 0 0 0-4913 {}}} CYCLES {}}
set a(0-4896) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-723 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-4895 {}}} SUCCS {{128 0 0 0-4906 {}} {128 0 0 0-4907 {}} {128 0 0 0-4913 {}}} CYCLES {}}
set a(0-4897) {AREA_SCORE {} NAME modExp_dev#1:while:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-724 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-4907 {}}} SUCCS {{258 0 0 0-4899 {}} {256 0 0 0-4907 {}}} CYCLES {}}
set a(0-4898) {AREA_SCORE {} NAME modExp_dev#1:while:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-725 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-4899 {}}} CYCLES {}}
set a(0-4899) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-726 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-4898 {}} {258 0 0 0-4897 {}}} SUCCS {{259 0 0 0-4900 {}}} CYCLES {}}
set a(0-4900) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base TYPE {C-CORE PORT} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-727 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-4899 {}} {128 0 0 0-4902 {}}} SUCCS {{258 0 0 0-4902 {}}} CYCLES {}}
set a(0-4901) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m TYPE {C-CORE PORT} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-728 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-4902 {}}} SUCCS {{259 0 0 0-4902 {}}} CYCLES {}}
set a(0-4902) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-729 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-4901 {}} {258 0 0 0-4900 {}}} SUCCS {{128 0 0 0-4900 {}} {128 0 0 0-4901 {}} {259 0 0 0-4903 {}}} CYCLES {}}
set a(0-4903) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return TYPE {C-CORE PORT} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-730 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-4902 {}}} SUCCS {{258 0 0 0-4907 {}}} CYCLES {}}
set a(0-4904) {AREA_SCORE {} NAME modExp_dev#1:while:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-731 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-4906 {}}} SUCCS {{259 0 0 0-4905 {}} {256 0 0 0-4906 {}}} CYCLES {}}
set a(0-4905) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-3:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-732 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-4904 {}}} SUCCS {{259 0 0 0-4906 {}} {258 0 0 0-4908 {}}} CYCLES {}}
set a(0-4906) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-733 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-4906 {}} {259 0 0 0-4905 {}} {256 0 0 0-4904 {}} {128 0 0 0-4896 {}}} SUCCS {{774 0 0 0-4904 {}} {772 0 0 0-4906 {}}} CYCLES {}}
set a(0-4907) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-734 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-4907 {}} {258 0 0 0-4903 {}} {256 0 0 0-4897 {}} {128 0 0 0-4896 {}}} SUCCS {{774 0 0 0-4897 {}} {772 0 0 0-4907 {}}} CYCLES {}}
set a(0-4908) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:not TYPE NOT PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-735 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-4905 {}}} SUCCS {{259 0 0 0-4909 {}}} CYCLES {}}
set a(0-4909) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-736 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-4908 {}}} SUCCS {{259 0 0 0-4910 {}}} CYCLES {}}
set a(0-4910) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-3:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-737 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-4909 {}}} SUCCS {{259 0 0 0-4911 {}}} CYCLES {}}
set a(0-4911) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-738 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-4910 {}}} SUCCS {{259 0 0 0-4912 {}}} CYCLES {}}
set a(0-4912) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:while:not TYPE NOT PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-739 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-4911 {}}} SUCCS {{259 0 0 0-4913 {}}} CYCLES {}}
set a(0-4913) {AREA_SCORE {} NAME modExp_dev#1:while:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4196 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-740 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-4913 {}} {259 0 0 0-4912 {}} {128 0 0 0-4896 {}} {256 0 0 0-4895 {}}} SUCCS {{774 0 0 0-4895 {}} {772 0 0 0-4913 {}}} CYCLES {}}
set a(0-4196) {CHI {0-4895 0-4896 0-4897 0-4898 0-4899 0-4900 0-4901 0-4902 0-4903 0-4904 0-4905 0-4906 0-4907 0-4908 0-4909 0-4910 0-4911 0-4912 0-4913} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {8775 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 8775 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 8775 NAME COMP_LOOP-3:modExp_dev#1:while TYPE LOOP DELAY {175520.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-741 LOC {66 1.0 66 1.0 66 1.0 66 1.0} PREDS {{259 0 0 0-4894 {}} {258 0 0 0-4893 {}} {258 0 0 0-4892 {}} {130 0 0 0-4891 {}} {130 0 0 0-4890 {}} {130 0 0 0-4889 {}} {130 0 0 0-4888 {}} {130 0 0 0-4887 {}} {130 0 0 0-4886 {}} {130 0 0 0-4885 {}} {130 0 0 0-4884 {}} {130 0 0 0-4883 {}} {130 0 0 0-4882 {}} {130 0 0 0-4881 {}} {130 0 0 0-4880 {}} {130 0 0 0-4879 {}} {130 0 0 0-4878 {}} {130 0 0 0-4877 {}} {130 0 0 0-4876 {}} {130 0 0 0-4875 {}} {130 0 0 0-4874 {}} {130 0 0 0-4873 {}} {130 0 0 0-4872 {}} {130 0 0 0-4871 {}} {130 0 0 0-4870 {}} {130 0 0 0-4869 {}} {130 0 0 0-4868 {}} {130 0 0 0-4867 {}} {130 0 0 0-4866 {}} {130 0 0 0-4865 {}} {130 0 0 0-4864 {}} {130 0 0 0-4863 {}} {130 0 0 0-4862 {}} {130 0 0 0-4861 {}} {130 0 0 0-4860 {}} {130 0 0 0-4859 {}} {130 0 0 0-4858 {}} {130 0 0 0-4857 {}} {130 0 0 0-4856 {}} {130 0 0 0-4855 {}} {130 0 0 0-4854 {}} {130 0 0 0-4853 {}} {130 0 0 0-4852 {}} {130 0 0 0-4851 {}} {130 0 0 0-4850 {}} {130 0 0 0-4849 {}} {130 0 0 0-4848 {}} {130 0 0 0-4847 {}} {130 0 0 0-4846 {}} {130 0 0 0-4845 {}} {130 0 0 0-4844 {}} {130 0 0 0-4843 {}} {130 0 0 0-4842 {}} {130 0 0 0-4841 {}} {130 0 0 0-4840 {}} {130 0 0 0-4839 {}} {130 0 0 0-4838 {}} {130 0 0 0-4837 {}} {130 0 0 0-4836 {}} {130 0 0 0-4835 {}} {130 0 0 0-4834 {}} {130 0 0 0-4833 {}} {130 0 0 0-4832 {}} {130 0 0 0-4831 {}} {130 0 0 0-4830 {}} {130 0 0 0-4829 {}} {130 0 0 0-4828 {}} {130 0 0 0-4827 {}} {130 0 0 0-4826 {}} {130 0 0 0-4824 {}} {130 0 0 0-4823 {}} {130 0 0 0-4822 {}} {130 0 0 0-4821 {}} {130 0 0 0-4820 {}} {130 0 0 0-4819 {}} {130 0 0 0-4818 {}} {130 0 0 0-4817 {}} {130 0 0 0-4816 {}} {130 0 0 0-4815 {}} {64 0 0 0-4814 {}} {64 0 0 0-4195 {}}} SUCCS {{772 0 0 0-4892 {}} {772 0 0 0-4893 {}} {772 0 0 0-4894 {}} {131 0 0 0-4914 {}} {130 0 0 0-4915 {}} {130 0 0 0-4916 {}} {130 0 0 0-4917 {}} {130 0 0 0-4918 {}} {130 0 0 0-4919 {}} {130 0 0 0-4920 {}} {130 0 0 0-4921 {}} {130 0 0 0-4923 {}} {130 0 0 0-4924 {}} {130 0 0 0-4925 {}} {130 0 0 0-4926 {}} {130 0 0 0-4927 {}} {130 0 0 0-4928 {}} {130 0 0 0-4929 {}} {130 0 0 0-4930 {}} {130 0 0 0-4931 {}} {130 0 0 0-4932 {}} {130 0 0 0-4933 {}} {130 0 0 0-4934 {}} {130 0 0 0-4935 {}} {130 0 0 0-4936 {}} {130 0 0 0-4937 {}} {130 0 0 0-4938 {}} {258 0 0 0-4939 {}} {130 0 0 0-4940 {}} {130 0 0 0-4941 {}} {130 0 0 0-4942 {}} {130 0 0 0-4943 {}} {130 0 0 0-4944 {}} {130 0 0 0-4945 {}} {130 0 0 0-4946 {}} {130 0 0 0-4947 {}} {130 0 0 0-4948 {}} {130 0 0 0-4949 {}} {130 0 0 0-4950 {}} {130 0 0 0-4951 {}} {130 0 0 0-4952 {}} {130 0 0 0-4953 {}} {130 0 0 0-4954 {}} {130 0 0 0-4955 {}} {130 0 0 0-4956 {}} {130 0 0 0-4957 {}} {130 0 0 0-4958 {}} {130 0 0 0-4959 {}} {130 0 0 0-4960 {}} {130 0 0 0-4961 {}} {130 0 0 0-4962 {}} {130 0 0 0-4963 {}} {130 0 0 0-4964 {}} {130 0 0 0-4965 {}} {130 0 0 0-4966 {}} {130 0 0 0-4967 {}} {130 0 0 0-4968 {}} {130 0 0 0-4969 {}} {130 0 0 0-4970 {}} {130 0 0 0-4971 {}} {130 0 0 0-4972 {}} {130 0 0 0-4973 {}} {130 0 0 0-4974 {}} {130 0 0 0-4975 {}} {130 0 0 0-4976 {}} {130 0 0 0-4977 {}} {130 0 0 0-4978 {}} {130 0 0 0-4979 {}} {130 0 0 0-4980 {}} {130 0 0 0-4981 {}} {130 0 0 0-4983 {}} {130 0 0 0-4984 {}} {130 0 0 0-4985 {}} {130 0 0 0-4986 {}} {130 0 0 0-4988 {}} {130 0 0 0-4989 {}} {130 0 0 0-4990 {}} {130 0 0 0-4991 {}} {130 0 0 0-4992 {}} {130 0 0 0-4994 {}} {130 0 0 0-4995 {}} {130 0 0 0-4996 {}} {130 0 0 0-4997 {}} {130 0 0 0-4998 {}} {130 0 0 0-4999 {}} {130 0 0 0-5000 {}} {130 0 0 0-5001 {}} {130 0 0 0-5002 {}} {130 0 0 0-5003 {}} {130 0 0 0-5004 {}} {130 0 0 0-5005 {}} {130 0 0 0-5006 {}} {130 0 0 0-5007 {}} {130 0 0 0-5008 {}} {130 0 0 0-5009 {}} {130 0 0 0-5010 {}} {130 0 0 0-5011 {}} {130 0 0 0-5012 {}} {130 0 0 0-5013 {}} {130 0 0 0-5015 {}} {130 0 0 0-5016 {}} {130 0 0 0-5018 {}} {130 0 0 0-5019 {}} {130 0 0 0-5020 {}} {130 0 0 0-5021 {}} {130 0 0 0-5022 {}} {130 0 0 0-5023 {}} {130 0 0 0-5024 {}} {130 0 0 0-5025 {}} {130 0 0 0-5026 {}} {130 0 0 0-5027 {}} {130 0 0 0-5028 {}} {130 0 0 0-5029 {}} {130 0 0 0-5030 {}} {130 0 0 0-5031 {}} {130 0 0 0-5032 {}} {130 0 0 0-5033 {}} {130 0 0 0-5034 {}} {130 0 0 0-5035 {}} {130 0 0 0-5036 {}} {130 0 0 0-5037 {}} {130 0 0 0-5038 {}} {130 0 0 0-5039 {}} {130 0 0 0-5040 {}} {130 0 0 0-5041 {}} {130 0 0 0-5042 {}} {130 0 0 0-5043 {}} {64 0 0 0-4197 {}}} CYCLES {}}
set a(0-4914) {AREA_SCORE {} NAME COMP_LOOP:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-742 LOC {66 1.0 67 0.0 67 0.0 67 0.0 67 0.7766786999999999} PREDS {{131 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4915 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4915) {AREA_SCORE {} NAME COMP_LOOP-3:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-743 LOC {66 1.0 67 0.0 67 0.0 67 0.7766786999999999} PREDS {{259 0 0 0-4914 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4919 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4916) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-744 LOC {66 1.0 67 0.0 67 0.0 67 0.0 67 0.7766786999999999} PREDS {{130 0 0 0-4196 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-4917 {}} {130 0 0 0-5043 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-4917) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-745 LOC {66 1.0 67 0.0 67 0.0 67 0.7766786999999999} PREDS {{259 0 0 0-4916 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4918 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4918) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-746 LOC {66 1.0 67 0.7766786999999999 67 0.7766786999999999 67 0.7766786999999999} PREDS {{259 0 0 0-4917 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4919 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4919) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 8 NAME COMP_LOOP-3:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-747 LOC {67 0.0 67 0.7766786999999999 67 0.7766786999999999 67 0.8291185413461538 67 0.8291185413461538} PREDS {{259 0 0 0-4918 {}} {258 0 0 0-4915 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4920 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4920) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-748 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 67 0.8291185999999999} PREDS {{259 0 0 0-4919 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4921 {}} {258 0 0 0-4923 {}} {258 0 0 0-4925 {}} {258 0 0 0-4927 {}} {258 0 0 0-4929 {}} {258 0 0 0-4931 {}} {258 0 0 0-4933 {}} {258 0 0 0-4935 {}} {258 0 0 0-4937 {}} {258 0 0 0-4940 {}} {258 0 0 0-4941 {}} {258 0 0 0-4942 {}} {258 0 0 0-4944 {}} {258 0 0 0-4945 {}} {258 0 0 0-4946 {}} {258 0 0 0-4949 {}} {258 0 0 0-4950 {}} {258 0 0 0-4951 {}} {258 0 0 0-4954 {}} {258 0 0 0-4955 {}} {258 0 0 0-4956 {}} {258 0 0 0-4959 {}} {258 0 0 0-4960 {}} {258 0 0 0-4961 {}} {258 0 0 0-4964 {}} {258 0 0 0-4965 {}} {258 0 0 0-4966 {}} {258 0 0 0-4969 {}} {258 0 0 0-4970 {}} {258 0 0 0-4971 {}} {258 0 0 0-4974 {}} {258 0 0 0-4975 {}} {258 0 0 0-4976 {}} {258 0 0 0-5016 {}} {258 0 0 0-5018 {}} {258 0 0 0-5020 {}} {258 0 0 0-5022 {}} {258 0 0 0-5024 {}} {258 0 0 0-5026 {}} {258 0 0 0-5028 {}} {258 0 0 0-5030 {}} {258 0 0 0-5032 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4921) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-749 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 67 0.8291185999999999} PREDS {{259 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4922 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4922) {AREA_SCORE {} NAME COMP_LOOP:switch#5 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-750 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 67 0.8291185999999999} PREDS {{259 0 0 0-4921 {}}} SUCCS {{146 0 0 0-4923 {}} {146 0 0 0-4924 {}} {146 0 0 0-4925 {}} {146 0 0 0-4926 {}} {146 0 0 0-4927 {}} {146 0 0 0-4928 {}} {146 0 0 0-4929 {}} {146 0 0 0-4930 {}} {146 0 0 0-4931 {}} {146 0 0 0-4932 {}} {146 0 0 0-4933 {}} {146 0 0 0-4934 {}} {146 0 0 0-4935 {}} {146 0 0 0-4936 {}} {146 0 0 0-4937 {}} {146 0 0 0-4938 {}}} CYCLES {}}
set a(0-4923) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-751 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 67 0.8291185999999999} PREDS {{146 0 0 0-4922 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-4924 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4924) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-752 LOC {67 1.0 67 0.9415 67 1.0 68 0.09437493750000003 68 0.09437493750000003} PREDS {{259 0 1.564 0-4923 {}} {146 0 0 0-4922 {}} {130 0 0 0-4196 {}} {258 0 1.564 0-4790 {}} {258 0 1.564 0-4766 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}} {774 0 1.564 0-5686 {}} {774 0 1.564 0-5662 {}} {774 0 1.564 0-5471 {}} {774 0 1.564 0-5447 {}} {774 0 1.564 0-5234 {}} {774 0 1.564 0-5210 {}} {774 0 1.564 0-5019 {}} {774 0 1.564 0-4995 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {772 0 0 0-4766 {}} {772 0 0 0-4790 {}} {258 0 0 0-4978 {}} {256 0 0 0-4995 {}} {256 0 0 0-5019 {}} {130 0 0 0-5043 {}} {256 0 0 0-5210 {}} {256 0 0 0-5234 {}} {256 0 0 0-5447 {}} {256 0 0 0-5471 {}} {256 0 0 0-5662 {}} {256 0 0 0-5686 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-4925) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-753 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 67 0.8291185999999999} PREDS {{146 0 0 0-4922 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-4926 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4926) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-754 LOC {67 1.0 67 0.9415 67 1.0 68 0.09437493750000003 68 0.09437493750000003} PREDS {{259 0 1.564 0-4925 {}} {146 0 0 0-4922 {}} {130 0 0 0-4196 {}} {258 0 1.564 0-4792 {}} {258 0 1.564 0-4768 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}} {774 0 1.564 0-5688 {}} {774 0 1.564 0-5664 {}} {774 0 1.564 0-5473 {}} {774 0 1.564 0-5449 {}} {774 0 1.564 0-5236 {}} {774 0 1.564 0-5212 {}} {774 0 1.564 0-5021 {}} {774 0 1.564 0-4997 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {772 0 0 0-4768 {}} {772 0 0 0-4792 {}} {258 0 0 0-4978 {}} {256 0 0 0-4997 {}} {256 0 0 0-5021 {}} {130 0 0 0-5043 {}} {256 0 0 0-5212 {}} {256 0 0 0-5236 {}} {256 0 0 0-5449 {}} {256 0 0 0-5473 {}} {256 0 0 0-5664 {}} {256 0 0 0-5688 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-4927) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-755 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 67 0.8291185999999999} PREDS {{146 0 0 0-4922 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-4928 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4928) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-756 LOC {67 1.0 67 0.9415 67 1.0 68 0.09437493750000003 68 0.09437493750000003} PREDS {{259 0 1.564 0-4927 {}} {146 0 0 0-4922 {}} {130 0 0 0-4196 {}} {258 0 1.564 0-4794 {}} {258 0 1.564 0-4770 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}} {774 0 1.564 0-5690 {}} {774 0 1.564 0-5666 {}} {774 0 1.564 0-5475 {}} {774 0 1.564 0-5451 {}} {774 0 1.564 0-5238 {}} {774 0 1.564 0-5214 {}} {774 0 1.564 0-5023 {}} {774 0 1.564 0-4999 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {772 0 0 0-4770 {}} {772 0 0 0-4794 {}} {258 0 0 0-4978 {}} {256 0 0 0-4999 {}} {256 0 0 0-5023 {}} {130 0 0 0-5043 {}} {256 0 0 0-5214 {}} {256 0 0 0-5238 {}} {256 0 0 0-5451 {}} {256 0 0 0-5475 {}} {256 0 0 0-5666 {}} {256 0 0 0-5690 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-4929) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-757 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 67 0.8291185999999999} PREDS {{146 0 0 0-4922 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-4930 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4930) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-758 LOC {67 1.0 67 0.9415 67 1.0 68 0.09437493750000003 68 0.09437493750000003} PREDS {{259 0 1.564 0-4929 {}} {146 0 0 0-4922 {}} {130 0 0 0-4196 {}} {258 0 1.564 0-4796 {}} {258 0 1.564 0-4772 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}} {774 0 1.564 0-5692 {}} {774 0 1.564 0-5668 {}} {774 0 1.564 0-5477 {}} {774 0 1.564 0-5453 {}} {774 0 1.564 0-5240 {}} {774 0 1.564 0-5216 {}} {774 0 1.564 0-5025 {}} {774 0 1.564 0-5001 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {772 0 0 0-4772 {}} {772 0 0 0-4796 {}} {258 0 0 0-4978 {}} {256 0 0 0-5001 {}} {256 0 0 0-5025 {}} {130 0 0 0-5043 {}} {256 0 0 0-5216 {}} {256 0 0 0-5240 {}} {256 0 0 0-5453 {}} {256 0 0 0-5477 {}} {256 0 0 0-5668 {}} {256 0 0 0-5692 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-4931) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-759 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 67 0.8291185999999999} PREDS {{146 0 0 0-4922 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-4932 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4932) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-760 LOC {67 1.0 67 0.9415 67 1.0 68 0.09437493750000003 68 0.09437493750000003} PREDS {{259 0 1.564 0-4931 {}} {146 0 0 0-4922 {}} {130 0 0 0-4196 {}} {258 0 1.564 0-4798 {}} {258 0 1.564 0-4774 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}} {774 0 1.564 0-5694 {}} {774 0 1.564 0-5670 {}} {774 0 1.564 0-5479 {}} {774 0 1.564 0-5455 {}} {774 0 1.564 0-5242 {}} {774 0 1.564 0-5218 {}} {774 0 1.564 0-5027 {}} {774 0 1.564 0-5003 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {772 0 0 0-4774 {}} {772 0 0 0-4798 {}} {258 0 0 0-4978 {}} {256 0 0 0-5003 {}} {256 0 0 0-5027 {}} {130 0 0 0-5043 {}} {256 0 0 0-5218 {}} {256 0 0 0-5242 {}} {256 0 0 0-5455 {}} {256 0 0 0-5479 {}} {256 0 0 0-5670 {}} {256 0 0 0-5694 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-4933) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-761 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 67 0.8291185999999999} PREDS {{146 0 0 0-4922 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-4934 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4934) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-762 LOC {67 1.0 67 0.9415 67 1.0 68 0.09437493750000003 68 0.09437493750000003} PREDS {{259 0 1.564 0-4933 {}} {146 0 0 0-4922 {}} {130 0 0 0-4196 {}} {258 0 1.564 0-4800 {}} {258 0 1.564 0-4776 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}} {774 0 1.564 0-5696 {}} {774 0 1.564 0-5672 {}} {774 0 1.564 0-5481 {}} {774 0 1.564 0-5457 {}} {774 0 1.564 0-5244 {}} {774 0 1.564 0-5220 {}} {774 0 1.564 0-5029 {}} {774 0 1.564 0-5005 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {772 0 0 0-4776 {}} {772 0 0 0-4800 {}} {258 0 0 0-4978 {}} {256 0 0 0-5005 {}} {256 0 0 0-5029 {}} {130 0 0 0-5043 {}} {256 0 0 0-5220 {}} {256 0 0 0-5244 {}} {256 0 0 0-5457 {}} {256 0 0 0-5481 {}} {256 0 0 0-5672 {}} {256 0 0 0-5696 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-4935) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-763 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 67 0.8291185999999999} PREDS {{146 0 0 0-4922 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-4936 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4936) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-764 LOC {67 1.0 67 0.9415 67 1.0 68 0.09437493750000003 68 0.09437493750000003} PREDS {{259 0 1.564 0-4935 {}} {146 0 0 0-4922 {}} {130 0 0 0-4196 {}} {258 0 1.564 0-4802 {}} {258 0 1.564 0-4778 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}} {774 0 1.564 0-5698 {}} {774 0 1.564 0-5674 {}} {774 0 1.564 0-5483 {}} {774 0 1.564 0-5459 {}} {774 0 1.564 0-5246 {}} {774 0 1.564 0-5222 {}} {774 0 1.564 0-5031 {}} {774 0 1.564 0-5007 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {772 0 0 0-4778 {}} {772 0 0 0-4802 {}} {258 0 0 0-4978 {}} {256 0 0 0-5007 {}} {256 0 0 0-5031 {}} {130 0 0 0-5043 {}} {256 0 0 0-5222 {}} {256 0 0 0-5246 {}} {256 0 0 0-5459 {}} {256 0 0 0-5483 {}} {256 0 0 0-5674 {}} {256 0 0 0-5698 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-4937) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-765 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 67 0.8291185999999999} PREDS {{146 0 0 0-4922 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-4938 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4938) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-766 LOC {67 1.0 67 0.9415 67 1.0 68 0.09437493750000003 68 0.09437493750000003} PREDS {{259 0 1.564 0-4937 {}} {146 0 0 0-4922 {}} {130 0 0 0-4196 {}} {258 0 1.564 0-4804 {}} {258 0 1.564 0-4780 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}} {774 0 1.564 0-5700 {}} {774 0 1.564 0-5676 {}} {774 0 1.564 0-5485 {}} {774 0 1.564 0-5461 {}} {774 0 1.564 0-5248 {}} {774 0 1.564 0-5224 {}} {774 0 1.564 0-5033 {}} {774 0 1.564 0-5009 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {772 0 0 0-4780 {}} {772 0 0 0-4804 {}} {258 0 0 0-4978 {}} {256 0 0 0-5009 {}} {256 0 0 0-5033 {}} {130 0 0 0-5043 {}} {256 0 0 0-5224 {}} {256 0 0 0-5248 {}} {256 0 0 0-5461 {}} {256 0 0 0-5485 {}} {256 0 0 0-5676 {}} {256 0 0 0-5700 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-4939) {AREA_SCORE {} NAME COMP_LOOP:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-767 LOC {66 1.0 68 0.21615332499999998 68 0.21615332499999998 68 0.21615332499999998 68 0.21615332499999998} PREDS {{258 0 0 0-4196 {}}} SUCCS {{772 0 0 0-4893 {}} {258 0 0 0-4979 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4940) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-768 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4943 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4941) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-769 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4943 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4942) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-770 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4943 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4943) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#9 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-771 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{259 0 0 0-4942 {}} {258 0 0 0-4941 {}} {258 0 0 0-4940 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4978 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4944) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-772 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4948 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4945) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-773 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4947 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4946) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-774 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4947 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4947) {AREA_SCORE {} NAME COMP_LOOP:nor#28 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-775 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{259 0 0 0-4946 {}} {258 0 0 0-4945 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4948 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4948) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#63 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-776 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{259 0 0 0-4947 {}} {258 0 0 0-4944 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4978 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4949) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-777 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4953 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4950) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-778 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4952 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4951) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-779 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4952 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4952) {AREA_SCORE {} NAME COMP_LOOP:nor#29 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-780 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{259 0 0 0-4951 {}} {258 0 0 0-4950 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4953 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4953) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#64 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-781 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{259 0 0 0-4952 {}} {258 0 0 0-4949 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4978 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4954) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-782 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4958 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4955) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-783 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4958 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4956) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-784 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4957 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4957) {AREA_SCORE {} NAME COMP_LOOP:not#61 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-785 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{259 0 0 0-4956 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4958 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4958) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#65 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-786 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{259 0 0 0-4957 {}} {258 0 0 0-4955 {}} {258 0 0 0-4954 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4978 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4959) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-787 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4963 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4960) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-788 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4962 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4961) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-789 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4962 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4962) {AREA_SCORE {} NAME COMP_LOOP:nor#30 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-790 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{259 0 0 0-4961 {}} {258 0 0 0-4960 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4963 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4963) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#66 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-791 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{259 0 0 0-4962 {}} {258 0 0 0-4959 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4978 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4964) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-792 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4968 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4965) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-793 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4968 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4966) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-794 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4967 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4967) {AREA_SCORE {} NAME COMP_LOOP:not#62 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-795 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{259 0 0 0-4966 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4968 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4968) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#67 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-796 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{259 0 0 0-4967 {}} {258 0 0 0-4965 {}} {258 0 0 0-4964 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4978 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4969) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-797 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4973 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4970) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-798 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4973 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4971) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-799 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4972 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4972) {AREA_SCORE {} NAME COMP_LOOP:not#63 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-800 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{259 0 0 0-4971 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4973 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4973) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#68 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-801 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{259 0 0 0-4972 {}} {258 0 0 0-4970 {}} {258 0 0 0-4969 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4978 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4974) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-802 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4977 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4975) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-803 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-4977 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4976) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-804 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4977 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4977) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#69 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-805 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 68 0.167275125} PREDS {{259 0 0 0-4976 {}} {258 0 0 0-4975 {}} {258 0 0 0-4974 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4978 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4978) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#5 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-806 LOC {68 0.094375 68 0.167275125 68 0.167275125 68 0.21615326762820514 68 0.21615326762820514} PREDS {{259 0 0 0-4977 {}} {258 0 0 0-4973 {}} {258 0 0 0-4968 {}} {258 0 0 0-4963 {}} {258 0 0 0-4958 {}} {258 0 0 0-4953 {}} {258 0 0 0-4948 {}} {258 0 0 0-4943 {}} {258 0 0 0-4938 {}} {258 0 0 0-4936 {}} {258 0 0 0-4934 {}} {258 0 0 0-4932 {}} {258 0 0 0-4930 {}} {258 0 0 0-4928 {}} {258 0 0 0-4926 {}} {258 0 0 0-4924 {}} {130 0 0 0-4196 {}} {258 0 0 0-4326 {}} {258 0 0 0-4325 {}} {258 0 0 0-4324 {}} {258 0 0 0-4323 {}} {258 0 0 0-4322 {}} {258 0 0 0-4321 {}} {258 0 0 0-4320 {}} {258 0 0 0-4319 {}}} SUCCS {{259 0 0 0-4979 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4979) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:mul TYPE MUL DELAY {12.54 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-807 LOC {68 0.1432532 68 0.21615332499999998 68 0.21615332499999998 68 0.9999999388496399 68 0.9999999388496399} PREDS {{259 0 0 0-4978 {}} {258 0 0 0-4939 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4980 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4980) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-808 LOC {69 0.0 69 0.6009625 69 0.6009625 69 0.6009625} PREDS {{259 0 0 0-4979 {}} {130 0 0 0-4196 {}} {128 0 0 0-4982 {}}} SUCCS {{258 0 0 0-4982 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4981) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-809 LOC {69 0.0 69 0.6009625 69 0.6009625 69 0.6009625} PREDS {{130 0 0 0-4196 {}} {128 0 0 0-4982 {}}} SUCCS {{259 0 0 0-4982 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4982) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-810 LOC {69 1.0 69 0.681 69 1.0 82 0.0064061875000001045 82 0.0064061875000001045} PREDS {{259 0 0 0-4981 {}} {258 0 0 0-4980 {}}} SUCCS {{128 0 0 0-4980 {}} {128 0 0 0-4981 {}} {259 0 0 0-4983 {}}} CYCLES {}}
set a(0-4983) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-811 LOC {82 0.006406225 82 0.5525751 82 0.5525751 82 0.5525751} PREDS {{259 0 0 0-4982 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4984 {}} {258 0 0 0-5010 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4984) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-3:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-812 LOC {82 0.006406225 82 0.5525751 82 0.5525751 82 0.6009624573717949 82 0.6009624573717949} PREDS {{259 0 0 0-4983 {}} {130 0 0 0-4196 {}} {258 0 0 0-4888 {}}} SUCCS {{259 0 0 0-4985 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4985) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-813 LOC {82 0.054793625 82 0.6009625 82 0.6009625 82 0.6009625} PREDS {{259 0 0 0-4984 {}} {130 0 0 0-4196 {}} {128 0 0 0-4987 {}}} SUCCS {{258 0 0 0-4987 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4986) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-814 LOC {82 0.0 82 0.6009625 82 0.6009625 82 0.6009625} PREDS {{130 0 0 0-4196 {}} {128 0 0 0-4987 {}}} SUCCS {{259 0 0 0-4987 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4987) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-815 LOC {82 1.0 82 0.681 82 1.0 95 0.0064061875000001045 95 0.0064061875000001045} PREDS {{259 0 0 0-4986 {}} {258 0 0 0-4985 {}}} SUCCS {{128 0 0 0-4985 {}} {128 0 0 0-4986 {}} {259 0 0 0-4988 {}}} CYCLES {}}
set a(0-4988) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-816 LOC {95 0.006406225 95 0.8291185999999999 95 0.8291185999999999 95 0.8291185999999999} PREDS {{259 0 0 0-4987 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 1.564 0-4995 {}} {258 0 1.564 0-4997 {}} {258 0 1.564 0-4999 {}} {258 0 1.564 0-5001 {}} {258 0 1.564 0-5003 {}} {258 0 1.564 0-5005 {}} {258 0 1.564 0-5007 {}} {258 0 1.564 0-5009 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4989) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#1.idiv(9:1))(1-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-817 LOC {66 1.0 66 1.0 66 1.0 95 0.8291185999999999} PREDS {{130 0 0 0-4196 {}} {258 0 0 0-4820 {}}} SUCCS {{258 0 0 0-4992 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4990) {AREA_SCORE {} NAME COMP_LOOP:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-818 LOC {66 1.0 66 1.0 66 1.0 66 1.0 95 0.8291185999999999} PREDS {{130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4991 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4991) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-819 LOC {66 1.0 66 1.0 66 1.0 95 0.8291185999999999} PREDS {{259 0 0 0-4990 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4992 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4992) {AREA_SCORE {} NAME COMP_LOOP:conc#103 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-820 LOC {66 1.0 66 1.0 66 1.0 95 0.8291185999999999} PREDS {{259 0 0 0-4991 {}} {258 0 0 0-4989 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-4993 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4993) {AREA_SCORE {} NAME COMP_LOOP:switch#20 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-821 LOC {66 1.0 66 1.0 66 1.0 95 0.8291185999999999} PREDS {{259 0 0 0-4992 {}}} SUCCS {{146 0 0 0-4994 {}} {130 0 0 0-4995 {}} {146 0 0 0-4996 {}} {130 0 0 0-4997 {}} {146 0 0 0-4998 {}} {130 0 0 0-4999 {}} {146 0 0 0-5000 {}} {130 0 0 0-5001 {}} {146 0 0 0-5002 {}} {130 0 0 0-5003 {}} {146 0 0 0-5004 {}} {130 0 0 0-5005 {}} {146 0 0 0-5006 {}} {130 0 0 0-5007 {}} {146 0 0 0-5008 {}} {130 0 0 0-5009 {}}} CYCLES {}}
set a(0-4994) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-822 LOC {66 1.0 95 0.0 95 0.0 95 0.8291185999999999} PREDS {{146 0 0 0-4993 {}} {130 0 0 0-4196 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-4995 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4995) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-823 LOC {95 1.0 95 0.9415 95 1.0 96 0.006249937500000025 96 0.006249937500000025} PREDS {{774 0 0 0-4995 {}} {259 0 1.564 0-4994 {}} {130 0 0 0-4993 {}} {258 0 1.564 0-4988 {}} {256 0 0 0-4924 {}} {130 0 0 0-4196 {}} {256 0 0 0-4827 {}} {258 0 0 0-4790 {}} {258 0 0 0-4766 {}} {256 0 0 0-4698 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}} {774 0 0 0-5915 {}} {774 0 0 0-5891 {}} {772 0 0 0-5820 {}} {772 0 0 0-5723 {}} {774 0 0 0-5686 {}} {774 0 0 0-5662 {}} {772 0 0 0-5594 {}} {772 0 0 0-5505 {}} {774 0 0 0-5471 {}} {774 0 0 0-5447 {}} {772 0 0 0-5376 {}} {772 0 0 0-5271 {}} {774 0 0 0-5234 {}} {774 0 0 0-5210 {}} {772 0 0 0-5142 {}} {772 0 0 0-5053 {}} {774 0 0 0-5019 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {774 0 0 0-4790 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4924 {}} {774 0 0 0-4995 {}} {258 0 0 0-5019 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5053 {}} {258 0 1.564 0-5142 {}} {258 0 0 0-5210 {}} {258 0 0 0-5234 {}} {258 0 1.564 0-5271 {}} {258 0 1.564 0-5376 {}} {258 0 0 0-5447 {}} {258 0 0 0-5471 {}} {258 0 1.564 0-5505 {}} {258 0 1.564 0-5594 {}} {258 0 0 0-5662 {}} {258 0 0 0-5686 {}} {258 0 1.564 0-5723 {}} {258 0 1.564 0-5820 {}} {258 0 0 0-5891 {}} {258 0 0 0-5915 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-4996) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-824 LOC {66 1.0 95 0.0 95 0.0 95 0.8291185999999999} PREDS {{146 0 0 0-4993 {}} {130 0 0 0-4196 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-4997 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4997) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-825 LOC {95 1.0 95 0.9415 95 1.0 96 0.006249937500000025 96 0.006249937500000025} PREDS {{774 0 0 0-4997 {}} {259 0 1.564 0-4996 {}} {130 0 0 0-4993 {}} {258 0 1.564 0-4988 {}} {256 0 0 0-4926 {}} {130 0 0 0-4196 {}} {256 0 0 0-4829 {}} {258 0 0 0-4792 {}} {258 0 0 0-4768 {}} {256 0 0 0-4700 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}} {774 0 0 0-5917 {}} {774 0 0 0-5893 {}} {772 0 0 0-5822 {}} {772 0 0 0-5725 {}} {774 0 0 0-5688 {}} {774 0 0 0-5664 {}} {772 0 0 0-5596 {}} {772 0 0 0-5507 {}} {774 0 0 0-5473 {}} {774 0 0 0-5449 {}} {772 0 0 0-5378 {}} {772 0 0 0-5273 {}} {774 0 0 0-5236 {}} {774 0 0 0-5212 {}} {772 0 0 0-5144 {}} {772 0 0 0-5055 {}} {774 0 0 0-5021 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {774 0 0 0-4792 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4926 {}} {774 0 0 0-4997 {}} {258 0 0 0-5021 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5055 {}} {258 0 1.564 0-5144 {}} {258 0 0 0-5212 {}} {258 0 0 0-5236 {}} {258 0 1.564 0-5273 {}} {258 0 1.564 0-5378 {}} {258 0 0 0-5449 {}} {258 0 0 0-5473 {}} {258 0 1.564 0-5507 {}} {258 0 1.564 0-5596 {}} {258 0 0 0-5664 {}} {258 0 0 0-5688 {}} {258 0 1.564 0-5725 {}} {258 0 1.564 0-5822 {}} {258 0 0 0-5893 {}} {258 0 0 0-5917 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-4998) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-826 LOC {66 1.0 95 0.0 95 0.0 95 0.8291185999999999} PREDS {{146 0 0 0-4993 {}} {130 0 0 0-4196 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-4999 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-4999) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-827 LOC {95 1.0 95 0.9415 95 1.0 96 0.006249937500000025 96 0.006249937500000025} PREDS {{774 0 0 0-4999 {}} {259 0 1.564 0-4998 {}} {130 0 0 0-4993 {}} {258 0 1.564 0-4988 {}} {256 0 0 0-4928 {}} {130 0 0 0-4196 {}} {256 0 0 0-4831 {}} {258 0 0 0-4794 {}} {258 0 0 0-4770 {}} {256 0 0 0-4702 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}} {774 0 0 0-5919 {}} {774 0 0 0-5895 {}} {772 0 0 0-5824 {}} {772 0 0 0-5727 {}} {774 0 0 0-5690 {}} {774 0 0 0-5666 {}} {772 0 0 0-5598 {}} {772 0 0 0-5509 {}} {774 0 0 0-5475 {}} {774 0 0 0-5451 {}} {772 0 0 0-5380 {}} {772 0 0 0-5275 {}} {774 0 0 0-5238 {}} {774 0 0 0-5214 {}} {772 0 0 0-5146 {}} {772 0 0 0-5057 {}} {774 0 0 0-5023 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {774 0 0 0-4794 {}} {774 0 1.564 0-4831 {}} {774 0 1.564 0-4928 {}} {774 0 0 0-4999 {}} {258 0 0 0-5023 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5057 {}} {258 0 1.564 0-5146 {}} {258 0 0 0-5214 {}} {258 0 0 0-5238 {}} {258 0 1.564 0-5275 {}} {258 0 1.564 0-5380 {}} {258 0 0 0-5451 {}} {258 0 0 0-5475 {}} {258 0 1.564 0-5509 {}} {258 0 1.564 0-5598 {}} {258 0 0 0-5666 {}} {258 0 0 0-5690 {}} {258 0 1.564 0-5727 {}} {258 0 1.564 0-5824 {}} {258 0 0 0-5895 {}} {258 0 0 0-5919 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-5000) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-828 LOC {66 1.0 95 0.0 95 0.0 95 0.8291185999999999} PREDS {{146 0 0 0-4993 {}} {130 0 0 0-4196 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-5001 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5001) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-829 LOC {95 1.0 95 0.9415 95 1.0 96 0.006249937500000025 96 0.006249937500000025} PREDS {{774 0 0 0-5001 {}} {259 0 1.564 0-5000 {}} {130 0 0 0-4993 {}} {258 0 1.564 0-4988 {}} {256 0 0 0-4930 {}} {130 0 0 0-4196 {}} {256 0 0 0-4833 {}} {258 0 0 0-4796 {}} {258 0 0 0-4772 {}} {256 0 0 0-4704 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}} {774 0 0 0-5921 {}} {774 0 0 0-5897 {}} {772 0 0 0-5826 {}} {772 0 0 0-5729 {}} {774 0 0 0-5692 {}} {774 0 0 0-5668 {}} {772 0 0 0-5600 {}} {772 0 0 0-5511 {}} {774 0 0 0-5477 {}} {774 0 0 0-5453 {}} {772 0 0 0-5382 {}} {772 0 0 0-5277 {}} {774 0 0 0-5240 {}} {774 0 0 0-5216 {}} {772 0 0 0-5148 {}} {772 0 0 0-5059 {}} {774 0 0 0-5025 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {774 0 0 0-4796 {}} {774 0 1.564 0-4833 {}} {774 0 1.564 0-4930 {}} {774 0 0 0-5001 {}} {258 0 0 0-5025 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5059 {}} {258 0 1.564 0-5148 {}} {258 0 0 0-5216 {}} {258 0 0 0-5240 {}} {258 0 1.564 0-5277 {}} {258 0 1.564 0-5382 {}} {258 0 0 0-5453 {}} {258 0 0 0-5477 {}} {258 0 1.564 0-5511 {}} {258 0 1.564 0-5600 {}} {258 0 0 0-5668 {}} {258 0 0 0-5692 {}} {258 0 1.564 0-5729 {}} {258 0 1.564 0-5826 {}} {258 0 0 0-5897 {}} {258 0 0 0-5921 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-5002) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-830 LOC {66 1.0 95 0.0 95 0.0 95 0.8291185999999999} PREDS {{146 0 0 0-4993 {}} {130 0 0 0-4196 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-5003 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5003) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-831 LOC {95 1.0 95 0.9415 95 1.0 96 0.006249937500000025 96 0.006249937500000025} PREDS {{774 0 0 0-5003 {}} {259 0 1.564 0-5002 {}} {130 0 0 0-4993 {}} {258 0 1.564 0-4988 {}} {256 0 0 0-4932 {}} {130 0 0 0-4196 {}} {256 0 0 0-4835 {}} {258 0 0 0-4798 {}} {258 0 0 0-4774 {}} {256 0 0 0-4706 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}} {774 0 0 0-5923 {}} {774 0 0 0-5899 {}} {772 0 0 0-5828 {}} {772 0 0 0-5731 {}} {774 0 0 0-5694 {}} {774 0 0 0-5670 {}} {772 0 0 0-5602 {}} {772 0 0 0-5513 {}} {774 0 0 0-5479 {}} {774 0 0 0-5455 {}} {772 0 0 0-5384 {}} {772 0 0 0-5279 {}} {774 0 0 0-5242 {}} {774 0 0 0-5218 {}} {772 0 0 0-5150 {}} {772 0 0 0-5061 {}} {774 0 0 0-5027 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {774 0 0 0-4798 {}} {774 0 1.564 0-4835 {}} {774 0 1.564 0-4932 {}} {774 0 0 0-5003 {}} {258 0 0 0-5027 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5061 {}} {258 0 1.564 0-5150 {}} {258 0 0 0-5218 {}} {258 0 0 0-5242 {}} {258 0 1.564 0-5279 {}} {258 0 1.564 0-5384 {}} {258 0 0 0-5455 {}} {258 0 0 0-5479 {}} {258 0 1.564 0-5513 {}} {258 0 1.564 0-5602 {}} {258 0 0 0-5670 {}} {258 0 0 0-5694 {}} {258 0 1.564 0-5731 {}} {258 0 1.564 0-5828 {}} {258 0 0 0-5899 {}} {258 0 0 0-5923 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-5004) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-832 LOC {66 1.0 95 0.0 95 0.0 95 0.8291185999999999} PREDS {{146 0 0 0-4993 {}} {130 0 0 0-4196 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-5005 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5005) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-833 LOC {95 1.0 95 0.9415 95 1.0 96 0.006249937500000025 96 0.006249937500000025} PREDS {{774 0 0 0-5005 {}} {259 0 1.564 0-5004 {}} {130 0 0 0-4993 {}} {258 0 1.564 0-4988 {}} {256 0 0 0-4934 {}} {130 0 0 0-4196 {}} {256 0 0 0-4837 {}} {258 0 0 0-4800 {}} {258 0 0 0-4776 {}} {256 0 0 0-4708 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}} {774 0 0 0-5925 {}} {774 0 0 0-5901 {}} {772 0 0 0-5830 {}} {772 0 0 0-5733 {}} {774 0 0 0-5696 {}} {774 0 0 0-5672 {}} {772 0 0 0-5604 {}} {772 0 0 0-5515 {}} {774 0 0 0-5481 {}} {774 0 0 0-5457 {}} {772 0 0 0-5386 {}} {772 0 0 0-5281 {}} {774 0 0 0-5244 {}} {774 0 0 0-5220 {}} {772 0 0 0-5152 {}} {772 0 0 0-5063 {}} {774 0 0 0-5029 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {774 0 0 0-4800 {}} {774 0 1.564 0-4837 {}} {774 0 1.564 0-4934 {}} {774 0 0 0-5005 {}} {258 0 0 0-5029 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5063 {}} {258 0 1.564 0-5152 {}} {258 0 0 0-5220 {}} {258 0 0 0-5244 {}} {258 0 1.564 0-5281 {}} {258 0 1.564 0-5386 {}} {258 0 0 0-5457 {}} {258 0 0 0-5481 {}} {258 0 1.564 0-5515 {}} {258 0 1.564 0-5604 {}} {258 0 0 0-5672 {}} {258 0 0 0-5696 {}} {258 0 1.564 0-5733 {}} {258 0 1.564 0-5830 {}} {258 0 0 0-5901 {}} {258 0 0 0-5925 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-5006) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-834 LOC {66 1.0 95 0.0 95 0.0 95 0.8291185999999999} PREDS {{146 0 0 0-4993 {}} {130 0 0 0-4196 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-5007 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5007) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-835 LOC {95 1.0 95 0.9415 95 1.0 96 0.006249937500000025 96 0.006249937500000025} PREDS {{774 0 0 0-5007 {}} {259 0 1.564 0-5006 {}} {130 0 0 0-4993 {}} {258 0 1.564 0-4988 {}} {256 0 0 0-4936 {}} {130 0 0 0-4196 {}} {256 0 0 0-4839 {}} {258 0 0 0-4802 {}} {258 0 0 0-4778 {}} {256 0 0 0-4710 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}} {774 0 0 0-5927 {}} {774 0 0 0-5903 {}} {772 0 0 0-5832 {}} {772 0 0 0-5735 {}} {774 0 0 0-5698 {}} {774 0 0 0-5674 {}} {772 0 0 0-5606 {}} {772 0 0 0-5517 {}} {774 0 0 0-5483 {}} {774 0 0 0-5459 {}} {772 0 0 0-5388 {}} {772 0 0 0-5283 {}} {774 0 0 0-5246 {}} {774 0 0 0-5222 {}} {772 0 0 0-5154 {}} {772 0 0 0-5065 {}} {774 0 0 0-5031 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {774 0 0 0-4802 {}} {774 0 1.564 0-4839 {}} {774 0 1.564 0-4936 {}} {774 0 0 0-5007 {}} {258 0 0 0-5031 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5065 {}} {258 0 1.564 0-5154 {}} {258 0 0 0-5222 {}} {258 0 0 0-5246 {}} {258 0 1.564 0-5283 {}} {258 0 1.564 0-5388 {}} {258 0 0 0-5459 {}} {258 0 0 0-5483 {}} {258 0 1.564 0-5517 {}} {258 0 1.564 0-5606 {}} {258 0 0 0-5674 {}} {258 0 0 0-5698 {}} {258 0 1.564 0-5735 {}} {258 0 1.564 0-5832 {}} {258 0 0 0-5903 {}} {258 0 0 0-5927 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-5008) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-2)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-836 LOC {66 1.0 95 0.0 95 0.0 95 0.8291185999999999} PREDS {{146 0 0 0-4993 {}} {130 0 0 0-4196 {}} {258 0 0 0-4820 {}}} SUCCS {{259 0 1.564 0-5009 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5009) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-837 LOC {95 1.0 95 0.9415 95 1.0 96 0.006249937500000025 96 0.006249937500000025} PREDS {{774 0 0 0-5009 {}} {259 0 1.564 0-5008 {}} {130 0 0 0-4993 {}} {258 0 1.564 0-4988 {}} {256 0 0 0-4938 {}} {130 0 0 0-4196 {}} {256 0 0 0-4841 {}} {258 0 0 0-4804 {}} {258 0 0 0-4780 {}} {256 0 0 0-4712 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}} {774 0 0 0-5929 {}} {774 0 0 0-5905 {}} {772 0 0 0-5834 {}} {772 0 0 0-5737 {}} {774 0 0 0-5700 {}} {774 0 0 0-5676 {}} {772 0 0 0-5608 {}} {772 0 0 0-5519 {}} {774 0 0 0-5485 {}} {774 0 0 0-5461 {}} {772 0 0 0-5390 {}} {772 0 0 0-5285 {}} {774 0 0 0-5248 {}} {774 0 0 0-5224 {}} {772 0 0 0-5156 {}} {772 0 0 0-5067 {}} {774 0 0 0-5033 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {774 0 0 0-4804 {}} {774 0 1.564 0-4841 {}} {774 0 1.564 0-4938 {}} {774 0 0 0-5009 {}} {258 0 0 0-5033 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5067 {}} {258 0 1.564 0-5156 {}} {258 0 0 0-5224 {}} {258 0 0 0-5248 {}} {258 0 1.564 0-5285 {}} {258 0 1.564 0-5390 {}} {258 0 0 0-5461 {}} {258 0 0 0-5485 {}} {258 0 1.564 0-5519 {}} {258 0 1.564 0-5608 {}} {258 0 0 0-5676 {}} {258 0 0 0-5700 {}} {258 0 1.564 0-5737 {}} {258 0 1.564 0-5834 {}} {258 0 0 0-5905 {}} {258 0 0 0-5929 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-5010) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-838 LOC {82 0.006406225 82 0.9516125999999999 82 0.9516125999999999 83 0.5525751} PREDS {{258 0 0 0-4983 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-5011 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5011) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-3:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-839 LOC {82 0.006406225 82 0.9516125999999999 82 0.9516125999999999 82 0.9999999573717948 83 0.6009624573717949} PREDS {{259 0 0 0-5010 {}} {130 0 0 0-4196 {}} {258 0 0 0-4888 {}}} SUCCS {{259 0 0 0-5012 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5012) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-840 LOC {82 0.054793625 83 0.6009625 83 0.6009625 83 0.6009625} PREDS {{259 0 0 0-5011 {}} {130 0 0 0-4196 {}} {128 0 0 0-5014 {}}} SUCCS {{258 0 0 0-5014 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5013) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-841 LOC {82 0.0 83 0.6009625 83 0.6009625 83 0.6009625} PREDS {{130 0 0 0-4196 {}} {128 0 0 0-5014 {}}} SUCCS {{259 0 0 0-5014 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5014) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-842 LOC {82 1.0 83 0.681 83 1.0 96 0.0064061875000001045 96 0.0064061875000001045} PREDS {{259 0 0 0-5013 {}} {258 0 0 0-5012 {}}} SUCCS {{128 0 0 0-5012 {}} {128 0 0 0-5013 {}} {259 0 0 0-5015 {}}} CYCLES {}}
set a(0-5015) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-843 LOC {95 0.006406225 96 0.8291185999999999 96 0.8291185999999999 96 0.8291185999999999} PREDS {{259 0 0 0-5014 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 1.564 0-5019 {}} {258 0 1.564 0-5021 {}} {258 0 1.564 0-5023 {}} {258 0 1.564 0-5025 {}} {258 0 1.564 0-5027 {}} {258 0 1.564 0-5029 {}} {258 0 1.564 0-5031 {}} {258 0 1.564 0-5033 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5016) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(2-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-844 LOC {67 0.0524399 67 0.8291185999999999 67 0.8291185999999999 96 0.8291185999999999} PREDS {{258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-5017 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5017) {AREA_SCORE {} NAME COMP_LOOP:switch#21 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-845 LOC {67 0.0524399 67 1.0 67 1.0 96 0.8291185999999999} PREDS {{259 0 0 0-5016 {}}} SUCCS {{146 0 0 0-5018 {}} {130 0 0 0-5019 {}} {146 0 0 0-5020 {}} {130 0 0 0-5021 {}} {146 0 0 0-5022 {}} {130 0 0 0-5023 {}} {146 0 0 0-5024 {}} {130 0 0 0-5025 {}} {146 0 0 0-5026 {}} {130 0 0 0-5027 {}} {146 0 0 0-5028 {}} {130 0 0 0-5029 {}} {146 0 0 0-5030 {}} {130 0 0 0-5031 {}} {146 0 0 0-5032 {}} {130 0 0 0-5033 {}}} CYCLES {}}
set a(0-5018) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-846 LOC {67 0.0524399 96 0.0 96 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-5017 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-5019 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5019) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-847 LOC {96 1.0 96 0.9415 96 1.0 97 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-5019 {}} {259 0 1.564 0-5018 {}} {130 0 0 0-5017 {}} {258 0 1.564 0-5015 {}} {258 0 0 0-4995 {}} {256 0 0 0-4924 {}} {130 0 0 0-4196 {}} {256 0 0 0-4827 {}} {258 0 0 0-4790 {}} {258 0 0 0-4766 {}} {256 0 0 0-4698 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}} {774 0 0 0-5915 {}} {774 0 0 0-5891 {}} {772 0 0 0-5820 {}} {772 0 0 0-5723 {}} {774 0 0 0-5686 {}} {774 0 0 0-5662 {}} {772 0 0 0-5594 {}} {772 0 0 0-5505 {}} {774 0 0 0-5471 {}} {774 0 0 0-5447 {}} {772 0 0 0-5376 {}} {772 0 0 0-5271 {}} {774 0 0 0-5234 {}} {774 0 0 0-5210 {}} {772 0 0 0-5142 {}} {772 0 0 0-5053 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {774 0 0 0-4790 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4924 {}} {774 0 0 0-4995 {}} {774 0 0 0-5019 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5053 {}} {258 0 1.564 0-5142 {}} {258 0 0 0-5210 {}} {258 0 0 0-5234 {}} {258 0 1.564 0-5271 {}} {258 0 1.564 0-5376 {}} {258 0 0 0-5447 {}} {258 0 0 0-5471 {}} {258 0 1.564 0-5505 {}} {258 0 1.564 0-5594 {}} {258 0 0 0-5662 {}} {258 0 0 0-5686 {}} {258 0 1.564 0-5723 {}} {258 0 1.564 0-5820 {}} {258 0 0 0-5891 {}} {258 0 0 0-5915 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-5020) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-848 LOC {67 0.0524399 96 0.0 96 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-5017 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-5021 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5021) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-849 LOC {96 1.0 96 0.9415 96 1.0 97 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-5021 {}} {259 0 1.564 0-5020 {}} {130 0 0 0-5017 {}} {258 0 1.564 0-5015 {}} {258 0 0 0-4997 {}} {256 0 0 0-4926 {}} {130 0 0 0-4196 {}} {256 0 0 0-4829 {}} {258 0 0 0-4792 {}} {258 0 0 0-4768 {}} {256 0 0 0-4700 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}} {774 0 0 0-5917 {}} {774 0 0 0-5893 {}} {772 0 0 0-5822 {}} {772 0 0 0-5725 {}} {774 0 0 0-5688 {}} {774 0 0 0-5664 {}} {772 0 0 0-5596 {}} {772 0 0 0-5507 {}} {774 0 0 0-5473 {}} {774 0 0 0-5449 {}} {772 0 0 0-5378 {}} {772 0 0 0-5273 {}} {774 0 0 0-5236 {}} {774 0 0 0-5212 {}} {772 0 0 0-5144 {}} {772 0 0 0-5055 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {774 0 0 0-4792 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4926 {}} {774 0 0 0-4997 {}} {774 0 0 0-5021 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5055 {}} {258 0 1.564 0-5144 {}} {258 0 0 0-5212 {}} {258 0 0 0-5236 {}} {258 0 1.564 0-5273 {}} {258 0 1.564 0-5378 {}} {258 0 0 0-5449 {}} {258 0 0 0-5473 {}} {258 0 1.564 0-5507 {}} {258 0 1.564 0-5596 {}} {258 0 0 0-5664 {}} {258 0 0 0-5688 {}} {258 0 1.564 0-5725 {}} {258 0 1.564 0-5822 {}} {258 0 0 0-5893 {}} {258 0 0 0-5917 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-5022) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-850 LOC {67 0.0524399 96 0.0 96 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-5017 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-5023 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5023) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-851 LOC {96 1.0 96 0.9415 96 1.0 97 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-5023 {}} {259 0 1.564 0-5022 {}} {130 0 0 0-5017 {}} {258 0 1.564 0-5015 {}} {258 0 0 0-4999 {}} {256 0 0 0-4928 {}} {130 0 0 0-4196 {}} {256 0 0 0-4831 {}} {258 0 0 0-4794 {}} {258 0 0 0-4770 {}} {256 0 0 0-4702 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}} {774 0 0 0-5919 {}} {774 0 0 0-5895 {}} {772 0 0 0-5824 {}} {772 0 0 0-5727 {}} {774 0 0 0-5690 {}} {774 0 0 0-5666 {}} {772 0 0 0-5598 {}} {772 0 0 0-5509 {}} {774 0 0 0-5475 {}} {774 0 0 0-5451 {}} {772 0 0 0-5380 {}} {772 0 0 0-5275 {}} {774 0 0 0-5238 {}} {774 0 0 0-5214 {}} {772 0 0 0-5146 {}} {772 0 0 0-5057 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {774 0 0 0-4794 {}} {774 0 1.564 0-4831 {}} {774 0 1.564 0-4928 {}} {774 0 0 0-4999 {}} {774 0 0 0-5023 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5057 {}} {258 0 1.564 0-5146 {}} {258 0 0 0-5214 {}} {258 0 0 0-5238 {}} {258 0 1.564 0-5275 {}} {258 0 1.564 0-5380 {}} {258 0 0 0-5451 {}} {258 0 0 0-5475 {}} {258 0 1.564 0-5509 {}} {258 0 1.564 0-5598 {}} {258 0 0 0-5666 {}} {258 0 0 0-5690 {}} {258 0 1.564 0-5727 {}} {258 0 1.564 0-5824 {}} {258 0 0 0-5895 {}} {258 0 0 0-5919 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-5024) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-852 LOC {67 0.0524399 96 0.0 96 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-5017 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-5025 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5025) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-853 LOC {96 1.0 96 0.9415 96 1.0 97 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-5025 {}} {259 0 1.564 0-5024 {}} {130 0 0 0-5017 {}} {258 0 1.564 0-5015 {}} {258 0 0 0-5001 {}} {256 0 0 0-4930 {}} {130 0 0 0-4196 {}} {256 0 0 0-4833 {}} {258 0 0 0-4796 {}} {258 0 0 0-4772 {}} {256 0 0 0-4704 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}} {774 0 0 0-5921 {}} {774 0 0 0-5897 {}} {772 0 0 0-5826 {}} {772 0 0 0-5729 {}} {774 0 0 0-5692 {}} {774 0 0 0-5668 {}} {772 0 0 0-5600 {}} {772 0 0 0-5511 {}} {774 0 0 0-5477 {}} {774 0 0 0-5453 {}} {772 0 0 0-5382 {}} {772 0 0 0-5277 {}} {774 0 0 0-5240 {}} {774 0 0 0-5216 {}} {772 0 0 0-5148 {}} {772 0 0 0-5059 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {774 0 0 0-4796 {}} {774 0 1.564 0-4833 {}} {774 0 1.564 0-4930 {}} {774 0 0 0-5001 {}} {774 0 0 0-5025 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5059 {}} {258 0 1.564 0-5148 {}} {258 0 0 0-5216 {}} {258 0 0 0-5240 {}} {258 0 1.564 0-5277 {}} {258 0 1.564 0-5382 {}} {258 0 0 0-5453 {}} {258 0 0 0-5477 {}} {258 0 1.564 0-5511 {}} {258 0 1.564 0-5600 {}} {258 0 0 0-5668 {}} {258 0 0 0-5692 {}} {258 0 1.564 0-5729 {}} {258 0 1.564 0-5826 {}} {258 0 0 0-5897 {}} {258 0 0 0-5921 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-5026) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-854 LOC {67 0.0524399 96 0.0 96 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-5017 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-5027 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5027) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-855 LOC {96 1.0 96 0.9415 96 1.0 97 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-5027 {}} {259 0 1.564 0-5026 {}} {130 0 0 0-5017 {}} {258 0 1.564 0-5015 {}} {258 0 0 0-5003 {}} {256 0 0 0-4932 {}} {130 0 0 0-4196 {}} {256 0 0 0-4835 {}} {258 0 0 0-4798 {}} {258 0 0 0-4774 {}} {256 0 0 0-4706 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}} {774 0 0 0-5923 {}} {774 0 0 0-5899 {}} {772 0 0 0-5828 {}} {772 0 0 0-5731 {}} {774 0 0 0-5694 {}} {774 0 0 0-5670 {}} {772 0 0 0-5602 {}} {772 0 0 0-5513 {}} {774 0 0 0-5479 {}} {774 0 0 0-5455 {}} {772 0 0 0-5384 {}} {772 0 0 0-5279 {}} {774 0 0 0-5242 {}} {774 0 0 0-5218 {}} {772 0 0 0-5150 {}} {772 0 0 0-5061 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {774 0 0 0-4798 {}} {774 0 1.564 0-4835 {}} {774 0 1.564 0-4932 {}} {774 0 0 0-5003 {}} {774 0 0 0-5027 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5061 {}} {258 0 1.564 0-5150 {}} {258 0 0 0-5218 {}} {258 0 0 0-5242 {}} {258 0 1.564 0-5279 {}} {258 0 1.564 0-5384 {}} {258 0 0 0-5455 {}} {258 0 0 0-5479 {}} {258 0 1.564 0-5513 {}} {258 0 1.564 0-5602 {}} {258 0 0 0-5670 {}} {258 0 0 0-5694 {}} {258 0 1.564 0-5731 {}} {258 0 1.564 0-5828 {}} {258 0 0 0-5899 {}} {258 0 0 0-5923 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-5028) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-856 LOC {67 0.0524399 96 0.0 96 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-5017 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-5029 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5029) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-857 LOC {96 1.0 96 0.9415 96 1.0 97 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-5029 {}} {259 0 1.564 0-5028 {}} {130 0 0 0-5017 {}} {258 0 1.564 0-5015 {}} {258 0 0 0-5005 {}} {256 0 0 0-4934 {}} {130 0 0 0-4196 {}} {256 0 0 0-4837 {}} {258 0 0 0-4800 {}} {258 0 0 0-4776 {}} {256 0 0 0-4708 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}} {774 0 0 0-5925 {}} {774 0 0 0-5901 {}} {772 0 0 0-5830 {}} {772 0 0 0-5733 {}} {774 0 0 0-5696 {}} {774 0 0 0-5672 {}} {772 0 0 0-5604 {}} {772 0 0 0-5515 {}} {774 0 0 0-5481 {}} {774 0 0 0-5457 {}} {772 0 0 0-5386 {}} {772 0 0 0-5281 {}} {774 0 0 0-5244 {}} {774 0 0 0-5220 {}} {772 0 0 0-5152 {}} {772 0 0 0-5063 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {774 0 0 0-4800 {}} {774 0 1.564 0-4837 {}} {774 0 1.564 0-4934 {}} {774 0 0 0-5005 {}} {774 0 0 0-5029 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5063 {}} {258 0 1.564 0-5152 {}} {258 0 0 0-5220 {}} {258 0 0 0-5244 {}} {258 0 1.564 0-5281 {}} {258 0 1.564 0-5386 {}} {258 0 0 0-5457 {}} {258 0 0 0-5481 {}} {258 0 1.564 0-5515 {}} {258 0 1.564 0-5604 {}} {258 0 0 0-5672 {}} {258 0 0 0-5696 {}} {258 0 1.564 0-5733 {}} {258 0 1.564 0-5830 {}} {258 0 0 0-5901 {}} {258 0 0 0-5925 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-5030) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-858 LOC {67 0.0524399 96 0.0 96 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-5017 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-5031 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5031) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-859 LOC {96 1.0 96 0.9415 96 1.0 97 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-5031 {}} {259 0 1.564 0-5030 {}} {130 0 0 0-5017 {}} {258 0 1.564 0-5015 {}} {258 0 0 0-5007 {}} {256 0 0 0-4936 {}} {130 0 0 0-4196 {}} {256 0 0 0-4839 {}} {258 0 0 0-4802 {}} {258 0 0 0-4778 {}} {256 0 0 0-4710 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}} {774 0 0 0-5927 {}} {774 0 0 0-5903 {}} {772 0 0 0-5832 {}} {772 0 0 0-5735 {}} {774 0 0 0-5698 {}} {774 0 0 0-5674 {}} {772 0 0 0-5606 {}} {772 0 0 0-5517 {}} {774 0 0 0-5483 {}} {774 0 0 0-5459 {}} {772 0 0 0-5388 {}} {772 0 0 0-5283 {}} {774 0 0 0-5246 {}} {774 0 0 0-5222 {}} {772 0 0 0-5154 {}} {772 0 0 0-5065 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {774 0 0 0-4802 {}} {774 0 1.564 0-4839 {}} {774 0 1.564 0-4936 {}} {774 0 0 0-5007 {}} {774 0 0 0-5031 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5065 {}} {258 0 1.564 0-5154 {}} {258 0 0 0-5222 {}} {258 0 0 0-5246 {}} {258 0 1.564 0-5283 {}} {258 0 1.564 0-5388 {}} {258 0 0 0-5459 {}} {258 0 0 0-5483 {}} {258 0 1.564 0-5517 {}} {258 0 1.564 0-5606 {}} {258 0 0 0-5674 {}} {258 0 0 0-5698 {}} {258 0 1.564 0-5735 {}} {258 0 1.564 0-5832 {}} {258 0 0 0-5903 {}} {258 0 0 0-5927 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-5032) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-3)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-860 LOC {67 0.0524399 96 0.0 96 0.0 96 0.8291185999999999} PREDS {{146 0 0 0-5017 {}} {258 0 0 0-4920 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 1.564 0-5033 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5033) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-861 LOC {96 1.0 96 0.9415 96 1.0 97 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-5033 {}} {259 0 1.564 0-5032 {}} {130 0 0 0-5017 {}} {258 0 1.564 0-5015 {}} {258 0 0 0-5009 {}} {256 0 0 0-4938 {}} {130 0 0 0-4196 {}} {256 0 0 0-4841 {}} {258 0 0 0-4804 {}} {258 0 0 0-4780 {}} {256 0 0 0-4712 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}} {774 0 0 0-5929 {}} {774 0 0 0-5905 {}} {772 0 0 0-5834 {}} {772 0 0 0-5737 {}} {774 0 0 0-5700 {}} {774 0 0 0-5676 {}} {772 0 0 0-5608 {}} {772 0 0 0-5519 {}} {774 0 0 0-5485 {}} {774 0 0 0-5461 {}} {772 0 0 0-5390 {}} {772 0 0 0-5285 {}} {774 0 0 0-5248 {}} {774 0 0 0-5224 {}} {772 0 0 0-5156 {}} {772 0 0 0-5067 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {774 0 0 0-4804 {}} {774 0 1.564 0-4841 {}} {774 0 1.564 0-4938 {}} {774 0 0 0-5009 {}} {774 0 0 0-5033 {}} {130 0 0 0-5043 {}} {258 0 1.564 0-5067 {}} {258 0 1.564 0-5156 {}} {258 0 0 0-5224 {}} {258 0 0 0-5248 {}} {258 0 1.564 0-5285 {}} {258 0 1.564 0-5390 {}} {258 0 0 0-5461 {}} {258 0 0 0-5485 {}} {258 0 1.564 0-5519 {}} {258 0 1.564 0-5608 {}} {258 0 0 0-5676 {}} {258 0 0 0-5700 {}} {258 0 1.564 0-5737 {}} {258 0 1.564 0-5834 {}} {258 0 0 0-5905 {}} {258 0 0 0-5929 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-5034) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-862 LOC {66 1.0 67 0.965635025 67 0.965635025 98 0.965635025} PREDS {{130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-5035 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5035) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-863 LOC {66 1.0 67 0.965635025 67 0.965635025 98 0.965635025} PREDS {{259 0 0 0-5034 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-5036 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5036) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-864 LOC {66 1.0 67 0.965635025 67 0.965635025 98 0.965635025} PREDS {{259 0 0 0-5035 {}} {130 0 0 0-4196 {}}} SUCCS {{258 0 0 0-5040 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5037) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-865 LOC {66 1.0 67 0.0 67 0.0 67 0.0 98 0.965635025} PREDS {{130 0 0 0-4196 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5038 {}} {130 0 0 0-5043 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5038) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-866 LOC {66 1.0 67 0.0 67 0.0 98 0.965635025} PREDS {{259 0 0 0-5037 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-5039 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5039) {AREA_SCORE {} NAME COMP_LOOP:conc#18 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-867 LOC {66 1.0 67 0.965635025 67 0.965635025 98 0.965635025} PREDS {{259 0 0 0-5038 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-5040 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5040) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,7,0,8) QUANTITY 2 NAME COMP_LOOP:acc#12 TYPE ACCU DELAY {0.55 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-868 LOC {67 0.0 67 0.965635025 67 0.965635025 67 0.999999946474359 98 0.999999946474359} PREDS {{259 0 0 0-5039 {}} {258 0 0 0-5036 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-5041 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5041) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#12)(7) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-869 LOC {67 0.034364975 67 1.0 67 1.0 98 1.0} PREDS {{259 0 0 0-5040 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-5042 {}} {130 0 0 0-5043 {}}} CYCLES {}}
set a(0-5042) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-870 LOC {67 0.034364975 97 1.0 97 1.0 98 1.0} PREDS {{259 0 0 0-5041 {}} {130 0 0 0-4196 {}}} SUCCS {{259 0 0 0-5043 {}}} CYCLES {}}
set a(0-5043) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-871 LOC {97 0.0062499999999999995 97 1.0 97 1.0 98 1.0} PREDS {{259 0 0 0-5042 {}} {130 0 0 0-5041 {}} {130 0 0 0-5040 {}} {130 0 0 0-5039 {}} {130 0 0 0-5038 {}} {130 0 0 0-5037 {}} {130 0 0 0-5036 {}} {130 0 0 0-5035 {}} {130 0 0 0-5034 {}} {130 0 0 0-5033 {}} {130 0 0 0-5032 {}} {130 0 0 0-5031 {}} {130 0 0 0-5030 {}} {130 0 0 0-5029 {}} {130 0 0 0-5028 {}} {130 0 0 0-5027 {}} {130 0 0 0-5026 {}} {130 0 0 0-5025 {}} {130 0 0 0-5024 {}} {130 0 0 0-5023 {}} {130 0 0 0-5022 {}} {130 0 0 0-5021 {}} {130 0 0 0-5020 {}} {130 0 0 0-5019 {}} {130 0 0 0-5018 {}} {130 0 0 0-5016 {}} {130 0 0 0-5015 {}} {130 0 0 0-5013 {}} {130 0 0 0-5012 {}} {130 0 0 0-5011 {}} {130 0 0 0-5010 {}} {130 0 0 0-5009 {}} {130 0 0 0-5008 {}} {130 0 0 0-5007 {}} {130 0 0 0-5006 {}} {130 0 0 0-5005 {}} {130 0 0 0-5004 {}} {130 0 0 0-5003 {}} {130 0 0 0-5002 {}} {130 0 0 0-5001 {}} {130 0 0 0-5000 {}} {130 0 0 0-4999 {}} {130 0 0 0-4998 {}} {130 0 0 0-4997 {}} {130 0 0 0-4996 {}} {130 0 0 0-4995 {}} {130 0 0 0-4994 {}} {130 0 0 0-4992 {}} {130 0 0 0-4991 {}} {130 0 0 0-4990 {}} {130 0 0 0-4989 {}} {130 0 0 0-4988 {}} {130 0 0 0-4986 {}} {130 0 0 0-4985 {}} {130 0 0 0-4984 {}} {130 0 0 0-4983 {}} {130 0 0 0-4981 {}} {130 0 0 0-4980 {}} {130 0 0 0-4979 {}} {130 0 0 0-4978 {}} {130 0 0 0-4977 {}} {130 0 0 0-4976 {}} {130 0 0 0-4975 {}} {130 0 0 0-4974 {}} {130 0 0 0-4973 {}} {130 0 0 0-4972 {}} {130 0 0 0-4971 {}} {130 0 0 0-4970 {}} {130 0 0 0-4969 {}} {130 0 0 0-4968 {}} {130 0 0 0-4967 {}} {130 0 0 0-4966 {}} {130 0 0 0-4965 {}} {130 0 0 0-4964 {}} {130 0 0 0-4963 {}} {130 0 0 0-4962 {}} {130 0 0 0-4961 {}} {130 0 0 0-4960 {}} {130 0 0 0-4959 {}} {130 0 0 0-4958 {}} {130 0 0 0-4957 {}} {130 0 0 0-4956 {}} {130 0 0 0-4955 {}} {130 0 0 0-4954 {}} {130 0 0 0-4953 {}} {130 0 0 0-4952 {}} {130 0 0 0-4951 {}} {130 0 0 0-4950 {}} {130 0 0 0-4949 {}} {130 0 0 0-4948 {}} {130 0 0 0-4947 {}} {130 0 0 0-4946 {}} {130 0 0 0-4945 {}} {130 0 0 0-4944 {}} {130 0 0 0-4943 {}} {130 0 0 0-4942 {}} {130 0 0 0-4941 {}} {130 0 0 0-4940 {}} {130 0 0 0-4939 {}} {130 0 0 0-4938 {}} {130 0 0 0-4937 {}} {130 0 0 0-4936 {}} {130 0 0 0-4935 {}} {130 0 0 0-4934 {}} {130 0 0 0-4933 {}} {130 0 0 0-4932 {}} {130 0 0 0-4931 {}} {130 0 0 0-4930 {}} {130 0 0 0-4929 {}} {130 0 0 0-4928 {}} {130 0 0 0-4927 {}} {130 0 0 0-4926 {}} {130 0 0 0-4925 {}} {130 0 0 0-4924 {}} {130 0 0 0-4923 {}} {130 0 0 0-4921 {}} {130 0 0 0-4920 {}} {130 0 0 0-4919 {}} {130 0 0 0-4918 {}} {130 0 0 0-4917 {}} {130 0 0 0-4916 {}} {130 0 0 0-4915 {}} {130 0 0 0-4914 {}} {130 0 0 0-4196 {}}} SUCCS {{128 0 0 0-5110 {}} {128 0 0 0-5111 {}} {128 0 0 0-5112 {}} {64 0 0 0-4197 {}}} CYCLES {}}
set a(0-5044) {AREA_SCORE {} NAME COMP_LOOP:asn#88 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-872 LOC {0 1.0 1 0.0 1 0.0 1 0.0 97 0.7942528249999999} PREDS {} SUCCS {{259 0 0 0-5045 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5045) {AREA_SCORE {} NAME COMP_LOOP-4:slc(VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-873 LOC {0 1.0 1 0.0 1 0.0 97 0.7942528249999999} PREDS {{259 0 0 0-5044 {}}} SUCCS {{258 0 0 0-5049 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5046) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-874 LOC {0 1.0 1 0.0 1 0.0 1 0.0 97 0.7942528249999999} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5047 {}} {130 0 0 0-4197 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5047) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-875 LOC {0 1.0 1 0.0 1 0.0 97 0.7942528249999999} PREDS {{259 0 0 0-5046 {}}} SUCCS {{259 0 0 0-5048 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5048) {AREA_SCORE {} NAME COMP_LOOP:conc#19 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-876 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 97 0.7942528249999999} PREDS {{259 0 0 0-5047 {}}} SUCCS {{259 0 0 0-5049 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5049) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 9 NAME COMP_LOOP-4:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-877 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 97 0.8291185477564101} PREDS {{259 0 0 0-5048 {}} {258 0 0 0-5045 {}}} SUCCS {{259 0 0 0-5050 {}} {258 0 0 0-5052 {}} {258 0 0 0-5054 {}} {258 0 0 0-5056 {}} {258 0 0 0-5058 {}} {258 0 0 0-5060 {}} {258 0 0 0-5062 {}} {258 0 0 0-5064 {}} {258 0 0 0-5066 {}} {258 0 0 0-5068 {}} {258 0 0 0-5069 {}} {258 0 0 0-5070 {}} {258 0 0 0-5072 {}} {258 0 0 0-5073 {}} {258 0 0 0-5074 {}} {258 0 0 0-5077 {}} {258 0 0 0-5078 {}} {258 0 0 0-5079 {}} {258 0 0 0-5082 {}} {258 0 0 0-5083 {}} {258 0 0 0-5084 {}} {258 0 0 0-5087 {}} {258 0 0 0-5088 {}} {258 0 0 0-5089 {}} {258 0 0 0-5092 {}} {258 0 0 0-5093 {}} {258 0 0 0-5094 {}} {258 0 0 0-5097 {}} {258 0 0 0-5098 {}} {258 0 0 0-5099 {}} {258 0 0 0-5102 {}} {258 0 0 0-5103 {}} {258 0 0 0-5104 {}} {130 0 0 0-4197 {}} {258 0 0 0-5207 {}} {258 0 0 0-5209 {}} {258 0 0 0-5211 {}} {258 0 0 0-5213 {}} {258 0 0 0-5215 {}} {258 0 0 0-5217 {}} {258 0 0 0-5219 {}} {258 0 0 0-5221 {}} {258 0 0 0-5223 {}}} CYCLES {}}
set a(0-5050) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-878 LOC {1 0.034865775 1 1.0 1 1.0 97 0.8291185999999999} PREDS {{259 0 0 0-5049 {}}} SUCCS {{259 0 0 0-5051 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5051) {AREA_SCORE {} NAME COMP_LOOP:switch#6 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-879 LOC {1 0.034865775 1 1.0 1 1.0 97 0.8291185999999999} PREDS {{259 0 0 0-5050 {}}} SUCCS {{146 0 0 0-5052 {}} {146 0 0 0-5053 {}} {146 0 0 0-5054 {}} {146 0 0 0-5055 {}} {146 0 0 0-5056 {}} {146 0 0 0-5057 {}} {146 0 0 0-5058 {}} {146 0 0 0-5059 {}} {146 0 0 0-5060 {}} {146 0 0 0-5061 {}} {146 0 0 0-5062 {}} {146 0 0 0-5063 {}} {146 0 0 0-5064 {}} {146 0 0 0-5065 {}} {146 0 0 0-5066 {}} {146 0 0 0-5067 {}}} CYCLES {}}
set a(0-5052) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-880 LOC {1 0.034865775 97 0.8291185999999999 97 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-5051 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5053 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5053) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-881 LOC {97 1.0 97 0.9415 97 1.0 98 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-5052 {}} {146 0 0 0-5051 {}} {258 0 1.564 0-5019 {}} {258 0 1.564 0-4995 {}} {258 0 1.564 0-4790 {}} {258 0 1.564 0-4766 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}} {774 0 1.564 0-5686 {}} {774 0 1.564 0-5662 {}} {774 0 1.564 0-5471 {}} {774 0 1.564 0-5447 {}} {774 0 1.564 0-5234 {}} {774 0 1.564 0-5210 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {772 0 0 0-4766 {}} {772 0 0 0-4790 {}} {772 0 0 0-4995 {}} {772 0 0 0-5019 {}} {258 0 0 0-5106 {}} {130 0 0 0-4197 {}} {256 0 0 0-5210 {}} {256 0 0 0-5234 {}} {256 0 0 0-5447 {}} {256 0 0 0-5471 {}} {256 0 0 0-5662 {}} {256 0 0 0-5686 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-5054) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-882 LOC {1 0.034865775 97 0.8291185999999999 97 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-5051 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5055 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5055) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-883 LOC {97 1.0 97 0.9415 97 1.0 98 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-5054 {}} {146 0 0 0-5051 {}} {258 0 1.564 0-5021 {}} {258 0 1.564 0-4997 {}} {258 0 1.564 0-4792 {}} {258 0 1.564 0-4768 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}} {774 0 1.564 0-5688 {}} {774 0 1.564 0-5664 {}} {774 0 1.564 0-5473 {}} {774 0 1.564 0-5449 {}} {774 0 1.564 0-5236 {}} {774 0 1.564 0-5212 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {772 0 0 0-4768 {}} {772 0 0 0-4792 {}} {772 0 0 0-4997 {}} {772 0 0 0-5021 {}} {258 0 0 0-5106 {}} {130 0 0 0-4197 {}} {256 0 0 0-5212 {}} {256 0 0 0-5236 {}} {256 0 0 0-5449 {}} {256 0 0 0-5473 {}} {256 0 0 0-5664 {}} {256 0 0 0-5688 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-5056) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-884 LOC {1 0.034865775 97 0.8291185999999999 97 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-5051 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5057 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5057) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-885 LOC {97 1.0 97 0.9415 97 1.0 98 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-5056 {}} {146 0 0 0-5051 {}} {258 0 1.564 0-5023 {}} {258 0 1.564 0-4999 {}} {258 0 1.564 0-4794 {}} {258 0 1.564 0-4770 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}} {774 0 1.564 0-5690 {}} {774 0 1.564 0-5666 {}} {774 0 1.564 0-5475 {}} {774 0 1.564 0-5451 {}} {774 0 1.564 0-5238 {}} {774 0 1.564 0-5214 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {772 0 0 0-4770 {}} {772 0 0 0-4794 {}} {772 0 0 0-4999 {}} {772 0 0 0-5023 {}} {258 0 0 0-5106 {}} {130 0 0 0-4197 {}} {256 0 0 0-5214 {}} {256 0 0 0-5238 {}} {256 0 0 0-5451 {}} {256 0 0 0-5475 {}} {256 0 0 0-5666 {}} {256 0 0 0-5690 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-5058) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-886 LOC {1 0.034865775 97 0.8291185999999999 97 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-5051 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5059 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5059) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-887 LOC {97 1.0 97 0.9415 97 1.0 98 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-5058 {}} {146 0 0 0-5051 {}} {258 0 1.564 0-5025 {}} {258 0 1.564 0-5001 {}} {258 0 1.564 0-4796 {}} {258 0 1.564 0-4772 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}} {774 0 1.564 0-5692 {}} {774 0 1.564 0-5668 {}} {774 0 1.564 0-5477 {}} {774 0 1.564 0-5453 {}} {774 0 1.564 0-5240 {}} {774 0 1.564 0-5216 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {772 0 0 0-4772 {}} {772 0 0 0-4796 {}} {772 0 0 0-5001 {}} {772 0 0 0-5025 {}} {258 0 0 0-5106 {}} {130 0 0 0-4197 {}} {256 0 0 0-5216 {}} {256 0 0 0-5240 {}} {256 0 0 0-5453 {}} {256 0 0 0-5477 {}} {256 0 0 0-5668 {}} {256 0 0 0-5692 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-5060) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-888 LOC {1 0.034865775 97 0.8291185999999999 97 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-5051 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5061 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5061) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-889 LOC {97 1.0 97 0.9415 97 1.0 98 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-5060 {}} {146 0 0 0-5051 {}} {258 0 1.564 0-5027 {}} {258 0 1.564 0-5003 {}} {258 0 1.564 0-4798 {}} {258 0 1.564 0-4774 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}} {774 0 1.564 0-5694 {}} {774 0 1.564 0-5670 {}} {774 0 1.564 0-5479 {}} {774 0 1.564 0-5455 {}} {774 0 1.564 0-5242 {}} {774 0 1.564 0-5218 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {772 0 0 0-4774 {}} {772 0 0 0-4798 {}} {772 0 0 0-5003 {}} {772 0 0 0-5027 {}} {258 0 0 0-5106 {}} {130 0 0 0-4197 {}} {256 0 0 0-5218 {}} {256 0 0 0-5242 {}} {256 0 0 0-5455 {}} {256 0 0 0-5479 {}} {256 0 0 0-5670 {}} {256 0 0 0-5694 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-5062) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-890 LOC {1 0.034865775 97 0.8291185999999999 97 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-5051 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5063 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5063) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-891 LOC {97 1.0 97 0.9415 97 1.0 98 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-5062 {}} {146 0 0 0-5051 {}} {258 0 1.564 0-5029 {}} {258 0 1.564 0-5005 {}} {258 0 1.564 0-4800 {}} {258 0 1.564 0-4776 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}} {774 0 1.564 0-5696 {}} {774 0 1.564 0-5672 {}} {774 0 1.564 0-5481 {}} {774 0 1.564 0-5457 {}} {774 0 1.564 0-5244 {}} {774 0 1.564 0-5220 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {772 0 0 0-4776 {}} {772 0 0 0-4800 {}} {772 0 0 0-5005 {}} {772 0 0 0-5029 {}} {258 0 0 0-5106 {}} {130 0 0 0-4197 {}} {256 0 0 0-5220 {}} {256 0 0 0-5244 {}} {256 0 0 0-5457 {}} {256 0 0 0-5481 {}} {256 0 0 0-5672 {}} {256 0 0 0-5696 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-5064) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-892 LOC {1 0.034865775 97 0.8291185999999999 97 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-5051 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5065 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5065) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-893 LOC {97 1.0 97 0.9415 97 1.0 98 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-5064 {}} {146 0 0 0-5051 {}} {258 0 1.564 0-5031 {}} {258 0 1.564 0-5007 {}} {258 0 1.564 0-4802 {}} {258 0 1.564 0-4778 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}} {774 0 1.564 0-5698 {}} {774 0 1.564 0-5674 {}} {774 0 1.564 0-5483 {}} {774 0 1.564 0-5459 {}} {774 0 1.564 0-5246 {}} {774 0 1.564 0-5222 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {772 0 0 0-4778 {}} {772 0 0 0-4802 {}} {772 0 0 0-5007 {}} {772 0 0 0-5031 {}} {258 0 0 0-5106 {}} {130 0 0 0-4197 {}} {256 0 0 0-5222 {}} {256 0 0 0-5246 {}} {256 0 0 0-5459 {}} {256 0 0 0-5483 {}} {256 0 0 0-5674 {}} {256 0 0 0-5698 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-5066) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-894 LOC {1 0.034865775 97 0.8291185999999999 97 0.8291185999999999 97 0.8291185999999999} PREDS {{146 0 0 0-5051 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5067 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5067) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-895 LOC {97 1.0 97 0.9415 97 1.0 98 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.564 0-5066 {}} {146 0 0 0-5051 {}} {258 0 1.564 0-5033 {}} {258 0 1.564 0-5009 {}} {258 0 1.564 0-4804 {}} {258 0 1.564 0-4780 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}} {774 0 1.564 0-5700 {}} {774 0 1.564 0-5676 {}} {774 0 1.564 0-5485 {}} {774 0 1.564 0-5461 {}} {774 0 1.564 0-5248 {}} {774 0 1.564 0-5224 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {772 0 0 0-4780 {}} {772 0 0 0-4804 {}} {772 0 0 0-5009 {}} {772 0 0 0-5033 {}} {258 0 0 0-5106 {}} {130 0 0 0-4197 {}} {256 0 0 0-5224 {}} {256 0 0 0-5248 {}} {256 0 0 0-5461 {}} {256 0 0 0-5485 {}} {256 0 0 0-5676 {}} {256 0 0 0-5700 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-5068) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-896 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5071 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5069) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-897 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5071 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5070) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-898 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{259 0 0 0-5071 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5071) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#12 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-899 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{259 0 0 0-5070 {}} {258 0 0 0-5069 {}} {258 0 0 0-5068 {}}} SUCCS {{258 0 0 0-5106 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5072) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-900 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5076 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5073) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-901 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5075 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5074) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-902 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{259 0 0 0-5075 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5075) {AREA_SCORE {} NAME COMP_LOOP:nor#37 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-903 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{259 0 0 0-5074 {}} {258 0 0 0-5073 {}}} SUCCS {{259 0 0 0-5076 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5076) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#84 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-904 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{259 0 0 0-5075 {}} {258 0 0 0-5072 {}}} SUCCS {{258 0 0 0-5106 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5077) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-905 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5081 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5078) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-906 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5080 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5079) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-907 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{259 0 0 0-5080 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5080) {AREA_SCORE {} NAME COMP_LOOP:nor#38 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-908 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{259 0 0 0-5079 {}} {258 0 0 0-5078 {}}} SUCCS {{259 0 0 0-5081 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5081) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#85 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-909 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{259 0 0 0-5080 {}} {258 0 0 0-5077 {}}} SUCCS {{258 0 0 0-5106 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5082) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-910 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5086 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5083) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-911 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5086 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5084) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-912 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{259 0 0 0-5085 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5085) {AREA_SCORE {} NAME COMP_LOOP:not#70 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-913 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{259 0 0 0-5084 {}}} SUCCS {{259 0 0 0-5086 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5086) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#86 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-914 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{259 0 0 0-5085 {}} {258 0 0 0-5083 {}} {258 0 0 0-5082 {}}} SUCCS {{258 0 0 0-5106 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5087) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-915 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5091 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5088) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-916 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5090 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5089) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-917 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{259 0 0 0-5090 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5090) {AREA_SCORE {} NAME COMP_LOOP:nor#39 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-918 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{259 0 0 0-5089 {}} {258 0 0 0-5088 {}}} SUCCS {{259 0 0 0-5091 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5091) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#87 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-919 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{259 0 0 0-5090 {}} {258 0 0 0-5087 {}}} SUCCS {{258 0 0 0-5106 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5092) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-920 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5096 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5093) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-921 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5096 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5094) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-922 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{259 0 0 0-5095 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5095) {AREA_SCORE {} NAME COMP_LOOP:not#71 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-923 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{259 0 0 0-5094 {}}} SUCCS {{259 0 0 0-5096 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5096) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#88 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-924 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{259 0 0 0-5095 {}} {258 0 0 0-5093 {}} {258 0 0 0-5092 {}}} SUCCS {{258 0 0 0-5106 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5097) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-925 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5101 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5098) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-926 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5101 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5099) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-927 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{259 0 0 0-5100 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5100) {AREA_SCORE {} NAME COMP_LOOP:not#72 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-928 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{259 0 0 0-5099 {}}} SUCCS {{259 0 0 0-5101 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5101) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#89 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-929 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{259 0 0 0-5100 {}} {258 0 0 0-5098 {}} {258 0 0 0-5097 {}}} SUCCS {{258 0 0 0-5106 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5102) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-930 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5105 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5103) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-931 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{258 0 0 0-5105 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5104) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-932 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{258 0 0 0-5049 {}}} SUCCS {{259 0 0 0-5105 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5105) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#90 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-933 LOC {1 0.034865775 1 1.0 1 1.0 98 0.9511217999999999} PREDS {{259 0 0 0-5104 {}} {258 0 0 0-5103 {}} {258 0 0 0-5102 {}}} SUCCS {{259 0 0 0-5106 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5106) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#6 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-934 LOC {98 0.094375 98 0.9511217999999999 98 0.9511217999999999 98 0.999999942628205 98 0.999999942628205} PREDS {{259 0 0 0-5105 {}} {258 0 0 0-5101 {}} {258 0 0 0-5096 {}} {258 0 0 0-5091 {}} {258 0 0 0-5086 {}} {258 0 0 0-5081 {}} {258 0 0 0-5076 {}} {258 0 0 0-5071 {}} {258 0 0 0-5067 {}} {258 0 0 0-5065 {}} {258 0 0 0-5063 {}} {258 0 0 0-5061 {}} {258 0 0 0-5059 {}} {258 0 0 0-5057 {}} {258 0 0 0-5055 {}} {258 0 0 0-5053 {}} {258 0 0 0-4318 {}} {258 0 0 0-4317 {}} {258 0 0 0-4316 {}} {258 0 0 0-4315 {}} {258 0 0 0-4314 {}} {258 0 0 0-4313 {}} {258 0 0 0-4312 {}} {258 0 0 0-4311 {}}} SUCCS {{130 0 0 0-4197 {}} {258 0 0 0-5202 {}} {258 0 0 0-5226 {}}} CYCLES {}}
set a(0-5107) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-935 LOC {0 1.0 98 0.0 98 0.0 98 0.0 98 1.0} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5108 {}} {130 0 0 0-4197 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5108) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-936 LOC {0 1.0 98 0.0 98 0.0 98 1.0} PREDS {{259 0 0 0-5107 {}}} SUCCS {{259 0 0 0-5109 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5109) {AREA_SCORE {} NAME COMP_LOOP-4:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-937 LOC {0 1.0 98 0.0 98 0.0 98 1.0} PREDS {{259 0 0 0-5108 {}}} SUCCS {{259 0 0 0-5110 {}} {130 0 0 0-4197 {}}} CYCLES {}}
set a(0-5110) {AREA_SCORE {} NAME COMP_LOOP:asn#89 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-938 LOC {97 0.0 98 0.0 98 0.0 98 0.0 98 1.0} PREDS {{259 0 0 0-5109 {}} {128 0 0 0-5043 {}} {772 0 0 0-4197 {}}} SUCCS {{258 0 0 0-4197 {}}} CYCLES {}}
set a(0-5111) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-939 LOC {97 0.0 98 1.0 98 1.0 98 1.0 98 1.0} PREDS {{128 0 0 0-5043 {}} {772 0 0 0-5157 {}} {772 0 0 0-4197 {}}} SUCCS {{258 0 0 0-4197 {}}} CYCLES {}}
set a(0-5112) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-4:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-940 LOC {97 0.0 98 1.0 98 1.0 98 1.0 98 1.0} PREDS {{128 0 0 0-5043 {}} {772 0 0 0-4197 {}}} SUCCS {{259 0 0 0-4197 {}}} CYCLES {}}
set a(0-5113) {AREA_SCORE {} NAME modExp_dev#1:while:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-941 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-5131 {}}} SUCCS {{259 0 0 0-5114 {}} {256 0 0 0-5131 {}}} CYCLES {}}
set a(0-5114) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-942 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-5113 {}}} SUCCS {{128 0 0 0-5124 {}} {128 0 0 0-5125 {}} {128 0 0 0-5131 {}}} CYCLES {}}
set a(0-5115) {AREA_SCORE {} NAME modExp_dev#1:while:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-943 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-5125 {}}} SUCCS {{258 0 0 0-5117 {}} {256 0 0 0-5125 {}}} CYCLES {}}
set a(0-5116) {AREA_SCORE {} NAME modExp_dev#1:while:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-944 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-5117 {}}} CYCLES {}}
set a(0-5117) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-945 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-5116 {}} {258 0 0 0-5115 {}}} SUCCS {{259 0 0 0-5118 {}}} CYCLES {}}
set a(0-5118) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base TYPE {C-CORE PORT} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-946 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-5117 {}} {128 0 0 0-5120 {}}} SUCCS {{258 0 0 0-5120 {}}} CYCLES {}}
set a(0-5119) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m TYPE {C-CORE PORT} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-947 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-5120 {}}} SUCCS {{259 0 0 0-5120 {}}} CYCLES {}}
set a(0-5120) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-948 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-5119 {}} {258 0 0 0-5118 {}}} SUCCS {{128 0 0 0-5118 {}} {128 0 0 0-5119 {}} {259 0 0 0-5121 {}}} CYCLES {}}
set a(0-5121) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return TYPE {C-CORE PORT} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-949 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-5120 {}}} SUCCS {{258 0 0 0-5125 {}}} CYCLES {}}
set a(0-5122) {AREA_SCORE {} NAME modExp_dev#1:while:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-950 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-5124 {}}} SUCCS {{259 0 0 0-5123 {}} {256 0 0 0-5124 {}}} CYCLES {}}
set a(0-5123) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-4:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-951 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-5122 {}}} SUCCS {{259 0 0 0-5124 {}} {258 0 0 0-5126 {}}} CYCLES {}}
set a(0-5124) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-952 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-5124 {}} {259 0 0 0-5123 {}} {256 0 0 0-5122 {}} {128 0 0 0-5114 {}}} SUCCS {{774 0 0 0-5122 {}} {772 0 0 0-5124 {}}} CYCLES {}}
set a(0-5125) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-953 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-5125 {}} {258 0 0 0-5121 {}} {256 0 0 0-5115 {}} {128 0 0 0-5114 {}}} SUCCS {{774 0 0 0-5115 {}} {772 0 0 0-5125 {}}} CYCLES {}}
set a(0-5126) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:not TYPE NOT PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-954 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-5123 {}}} SUCCS {{259 0 0 0-5127 {}}} CYCLES {}}
set a(0-5127) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-955 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-5126 {}}} SUCCS {{259 0 0 0-5128 {}}} CYCLES {}}
set a(0-5128) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-4:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-956 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-5127 {}}} SUCCS {{259 0 0 0-5129 {}}} CYCLES {}}
set a(0-5129) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-957 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-5128 {}}} SUCCS {{259 0 0 0-5130 {}}} CYCLES {}}
set a(0-5130) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:while:not TYPE NOT PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-958 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-5129 {}}} SUCCS {{259 0 0 0-5131 {}}} CYCLES {}}
set a(0-5131) {AREA_SCORE {} NAME modExp_dev#1:while:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4197 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-959 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-5131 {}} {259 0 0 0-5130 {}} {128 0 0 0-5114 {}} {256 0 0 0-5113 {}}} SUCCS {{774 0 0 0-5113 {}} {772 0 0 0-5131 {}}} CYCLES {}}
set a(0-4197) {CHI {0-5113 0-5114 0-5115 0-5116 0-5117 0-5118 0-5119 0-5120 0-5121 0-5122 0-5123 0-5124 0-5125 0-5126 0-5127 0-5128 0-5129 0-5130 0-5131} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {8775 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 8775 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 8775 NAME COMP_LOOP-4:modExp_dev#1:while TYPE LOOP DELAY {175520.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-960 LOC {98 1.0 98 1.0 98 1.0 98 1.0} PREDS {{259 0 0 0-5112 {}} {258 0 0 0-5111 {}} {258 0 0 0-5110 {}} {130 0 0 0-5109 {}} {130 0 0 0-5108 {}} {130 0 0 0-5107 {}} {130 0 0 0-5106 {}} {130 0 0 0-5105 {}} {130 0 0 0-5104 {}} {130 0 0 0-5103 {}} {130 0 0 0-5102 {}} {130 0 0 0-5101 {}} {130 0 0 0-5100 {}} {130 0 0 0-5099 {}} {130 0 0 0-5098 {}} {130 0 0 0-5097 {}} {130 0 0 0-5096 {}} {130 0 0 0-5095 {}} {130 0 0 0-5094 {}} {130 0 0 0-5093 {}} {130 0 0 0-5092 {}} {130 0 0 0-5091 {}} {130 0 0 0-5090 {}} {130 0 0 0-5089 {}} {130 0 0 0-5088 {}} {130 0 0 0-5087 {}} {130 0 0 0-5086 {}} {130 0 0 0-5085 {}} {130 0 0 0-5084 {}} {130 0 0 0-5083 {}} {130 0 0 0-5082 {}} {130 0 0 0-5081 {}} {130 0 0 0-5080 {}} {130 0 0 0-5079 {}} {130 0 0 0-5078 {}} {130 0 0 0-5077 {}} {130 0 0 0-5076 {}} {130 0 0 0-5075 {}} {130 0 0 0-5074 {}} {130 0 0 0-5073 {}} {130 0 0 0-5072 {}} {130 0 0 0-5071 {}} {130 0 0 0-5070 {}} {130 0 0 0-5069 {}} {130 0 0 0-5068 {}} {130 0 0 0-5067 {}} {130 0 0 0-5066 {}} {130 0 0 0-5065 {}} {130 0 0 0-5064 {}} {130 0 0 0-5063 {}} {130 0 0 0-5062 {}} {130 0 0 0-5061 {}} {130 0 0 0-5060 {}} {130 0 0 0-5059 {}} {130 0 0 0-5058 {}} {130 0 0 0-5057 {}} {130 0 0 0-5056 {}} {130 0 0 0-5055 {}} {130 0 0 0-5054 {}} {130 0 0 0-5053 {}} {130 0 0 0-5052 {}} {130 0 0 0-5050 {}} {130 0 0 0-5049 {}} {130 0 0 0-5048 {}} {130 0 0 0-5047 {}} {130 0 0 0-5046 {}} {130 0 0 0-5045 {}} {130 0 0 0-5044 {}} {64 0 0 0-5043 {}} {64 0 0 0-4196 {}}} SUCCS {{772 0 0 0-5110 {}} {772 0 0 0-5111 {}} {772 0 0 0-5112 {}} {131 0 0 0-5132 {}} {130 0 0 0-5133 {}} {130 0 0 0-5134 {}} {130 0 0 0-5135 {}} {130 0 0 0-5136 {}} {130 0 0 0-5137 {}} {130 0 0 0-5138 {}} {130 0 0 0-5139 {}} {130 0 0 0-5141 {}} {130 0 0 0-5142 {}} {130 0 0 0-5143 {}} {130 0 0 0-5144 {}} {130 0 0 0-5145 {}} {130 0 0 0-5146 {}} {130 0 0 0-5147 {}} {130 0 0 0-5148 {}} {130 0 0 0-5149 {}} {130 0 0 0-5150 {}} {130 0 0 0-5151 {}} {130 0 0 0-5152 {}} {130 0 0 0-5153 {}} {130 0 0 0-5154 {}} {130 0 0 0-5155 {}} {130 0 0 0-5156 {}} {258 0 0 0-5157 {}} {130 0 0 0-5158 {}} {130 0 0 0-5159 {}} {130 0 0 0-5160 {}} {130 0 0 0-5161 {}} {130 0 0 0-5162 {}} {130 0 0 0-5163 {}} {130 0 0 0-5164 {}} {130 0 0 0-5165 {}} {130 0 0 0-5166 {}} {130 0 0 0-5167 {}} {130 0 0 0-5168 {}} {130 0 0 0-5169 {}} {130 0 0 0-5170 {}} {130 0 0 0-5171 {}} {130 0 0 0-5172 {}} {130 0 0 0-5173 {}} {130 0 0 0-5174 {}} {130 0 0 0-5175 {}} {130 0 0 0-5176 {}} {130 0 0 0-5177 {}} {130 0 0 0-5178 {}} {130 0 0 0-5179 {}} {130 0 0 0-5180 {}} {130 0 0 0-5181 {}} {130 0 0 0-5182 {}} {130 0 0 0-5183 {}} {130 0 0 0-5184 {}} {130 0 0 0-5185 {}} {130 0 0 0-5186 {}} {130 0 0 0-5187 {}} {130 0 0 0-5188 {}} {130 0 0 0-5189 {}} {130 0 0 0-5190 {}} {130 0 0 0-5191 {}} {130 0 0 0-5192 {}} {130 0 0 0-5193 {}} {130 0 0 0-5194 {}} {130 0 0 0-5195 {}} {130 0 0 0-5196 {}} {130 0 0 0-5197 {}} {130 0 0 0-5198 {}} {130 0 0 0-5199 {}} {130 0 0 0-5201 {}} {130 0 0 0-5202 {}} {130 0 0 0-5203 {}} {130 0 0 0-5204 {}} {130 0 0 0-5206 {}} {130 0 0 0-5207 {}} {130 0 0 0-5209 {}} {130 0 0 0-5210 {}} {130 0 0 0-5211 {}} {130 0 0 0-5212 {}} {130 0 0 0-5213 {}} {130 0 0 0-5214 {}} {130 0 0 0-5215 {}} {130 0 0 0-5216 {}} {130 0 0 0-5217 {}} {130 0 0 0-5218 {}} {130 0 0 0-5219 {}} {130 0 0 0-5220 {}} {130 0 0 0-5221 {}} {130 0 0 0-5222 {}} {130 0 0 0-5223 {}} {130 0 0 0-5224 {}} {130 0 0 0-5225 {}} {130 0 0 0-5226 {}} {130 0 0 0-5227 {}} {130 0 0 0-5228 {}} {130 0 0 0-5230 {}} {130 0 0 0-5231 {}} {130 0 0 0-5233 {}} {130 0 0 0-5234 {}} {130 0 0 0-5235 {}} {130 0 0 0-5236 {}} {130 0 0 0-5237 {}} {130 0 0 0-5238 {}} {130 0 0 0-5239 {}} {130 0 0 0-5240 {}} {130 0 0 0-5241 {}} {130 0 0 0-5242 {}} {130 0 0 0-5243 {}} {130 0 0 0-5244 {}} {130 0 0 0-5245 {}} {130 0 0 0-5246 {}} {130 0 0 0-5247 {}} {130 0 0 0-5248 {}} {130 0 0 0-5249 {}} {130 0 0 0-5250 {}} {130 0 0 0-5251 {}} {130 0 0 0-5252 {}} {130 0 0 0-5253 {}} {130 0 0 0-5254 {}} {130 0 0 0-5255 {}} {130 0 0 0-5256 {}} {130 0 0 0-5257 {}} {130 0 0 0-5258 {}} {64 0 0 0-4198 {}}} CYCLES {}}
set a(0-5132) {AREA_SCORE {} NAME COMP_LOOP:asn#90 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-961 LOC {98 1.0 99 0.0 99 0.0 99 0.0 99 0.7766786999999999} PREDS {{131 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5133 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5133) {AREA_SCORE {} NAME COMP_LOOP-4:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-962 LOC {98 1.0 99 0.0 99 0.0 99 0.7766786999999999} PREDS {{259 0 0 0-5132 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5137 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5134) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-963 LOC {98 1.0 99 0.0 99 0.0 99 0.0 99 0.7766786999999999} PREDS {{130 0 0 0-4197 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5135 {}} {130 0 0 0-5258 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5135) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-964 LOC {98 1.0 99 0.0 99 0.0 99 0.7766786999999999} PREDS {{259 0 0 0-5134 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5136 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5136) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-965 LOC {98 1.0 99 0.7766786999999999 99 0.7766786999999999 99 0.7766786999999999} PREDS {{259 0 0 0-5135 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5137 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5137) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 8 NAME COMP_LOOP-4:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-966 LOC {99 0.0 99 0.7766786999999999 99 0.7766786999999999 99 0.8291185413461538 99 0.8291185413461538} PREDS {{259 0 0 0-5136 {}} {258 0 0 0-5133 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5138 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5138) {AREA_SCORE {} NAME COMP_LOOP-4:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-967 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 99 0.8291185999999999} PREDS {{259 0 0 0-5137 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5139 {}} {258 0 0 0-5141 {}} {258 0 0 0-5143 {}} {258 0 0 0-5145 {}} {258 0 0 0-5147 {}} {258 0 0 0-5149 {}} {258 0 0 0-5151 {}} {258 0 0 0-5153 {}} {258 0 0 0-5155 {}} {258 0 0 0-5158 {}} {258 0 0 0-5159 {}} {258 0 0 0-5160 {}} {258 0 0 0-5162 {}} {258 0 0 0-5163 {}} {258 0 0 0-5164 {}} {258 0 0 0-5167 {}} {258 0 0 0-5168 {}} {258 0 0 0-5169 {}} {258 0 0 0-5172 {}} {258 0 0 0-5173 {}} {258 0 0 0-5174 {}} {258 0 0 0-5177 {}} {258 0 0 0-5178 {}} {258 0 0 0-5179 {}} {258 0 0 0-5182 {}} {258 0 0 0-5183 {}} {258 0 0 0-5184 {}} {258 0 0 0-5187 {}} {258 0 0 0-5188 {}} {258 0 0 0-5189 {}} {258 0 0 0-5192 {}} {258 0 0 0-5193 {}} {258 0 0 0-5194 {}} {258 0 0 0-5231 {}} {258 0 0 0-5233 {}} {258 0 0 0-5235 {}} {258 0 0 0-5237 {}} {258 0 0 0-5239 {}} {258 0 0 0-5241 {}} {258 0 0 0-5243 {}} {258 0 0 0-5245 {}} {258 0 0 0-5247 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5139) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-968 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 99 0.8291185999999999} PREDS {{259 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5140 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5140) {AREA_SCORE {} NAME COMP_LOOP:switch#7 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-969 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 99 0.8291185999999999} PREDS {{259 0 0 0-5139 {}}} SUCCS {{146 0 0 0-5141 {}} {146 0 0 0-5142 {}} {146 0 0 0-5143 {}} {146 0 0 0-5144 {}} {146 0 0 0-5145 {}} {146 0 0 0-5146 {}} {146 0 0 0-5147 {}} {146 0 0 0-5148 {}} {146 0 0 0-5149 {}} {146 0 0 0-5150 {}} {146 0 0 0-5151 {}} {146 0 0 0-5152 {}} {146 0 0 0-5153 {}} {146 0 0 0-5154 {}} {146 0 0 0-5155 {}} {146 0 0 0-5156 {}}} CYCLES {}}
set a(0-5141) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-970 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 99 0.8291185999999999} PREDS {{146 0 0 0-5140 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5142 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5142) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-971 LOC {99 1.0 99 0.9415 99 1.0 100 0.09437493750000003 100 0.09437493750000003} PREDS {{259 0 1.564 0-5141 {}} {146 0 0 0-5140 {}} {130 0 0 0-4197 {}} {258 0 1.564 0-5019 {}} {258 0 1.564 0-4995 {}} {258 0 1.564 0-4790 {}} {258 0 1.564 0-4766 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}} {774 0 1.564 0-5686 {}} {774 0 1.564 0-5662 {}} {774 0 1.564 0-5471 {}} {774 0 1.564 0-5447 {}} {774 0 1.564 0-5234 {}} {774 0 1.564 0-5210 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {772 0 0 0-4766 {}} {772 0 0 0-4790 {}} {772 0 0 0-4995 {}} {772 0 0 0-5019 {}} {258 0 0 0-5196 {}} {256 0 0 0-5210 {}} {256 0 0 0-5234 {}} {130 0 0 0-5258 {}} {256 0 0 0-5447 {}} {256 0 0 0-5471 {}} {256 0 0 0-5662 {}} {256 0 0 0-5686 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-5143) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-972 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 99 0.8291185999999999} PREDS {{146 0 0 0-5140 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5144 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5144) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-973 LOC {99 1.0 99 0.9415 99 1.0 100 0.09437493750000003 100 0.09437493750000003} PREDS {{259 0 1.564 0-5143 {}} {146 0 0 0-5140 {}} {130 0 0 0-4197 {}} {258 0 1.564 0-5021 {}} {258 0 1.564 0-4997 {}} {258 0 1.564 0-4792 {}} {258 0 1.564 0-4768 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}} {774 0 1.564 0-5688 {}} {774 0 1.564 0-5664 {}} {774 0 1.564 0-5473 {}} {774 0 1.564 0-5449 {}} {774 0 1.564 0-5236 {}} {774 0 1.564 0-5212 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {772 0 0 0-4768 {}} {772 0 0 0-4792 {}} {772 0 0 0-4997 {}} {772 0 0 0-5021 {}} {258 0 0 0-5196 {}} {256 0 0 0-5212 {}} {256 0 0 0-5236 {}} {130 0 0 0-5258 {}} {256 0 0 0-5449 {}} {256 0 0 0-5473 {}} {256 0 0 0-5664 {}} {256 0 0 0-5688 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-5145) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-974 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 99 0.8291185999999999} PREDS {{146 0 0 0-5140 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5146 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5146) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-975 LOC {99 1.0 99 0.9415 99 1.0 100 0.09437493750000003 100 0.09437493750000003} PREDS {{259 0 1.564 0-5145 {}} {146 0 0 0-5140 {}} {130 0 0 0-4197 {}} {258 0 1.564 0-5023 {}} {258 0 1.564 0-4999 {}} {258 0 1.564 0-4794 {}} {258 0 1.564 0-4770 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}} {774 0 1.564 0-5690 {}} {774 0 1.564 0-5666 {}} {774 0 1.564 0-5475 {}} {774 0 1.564 0-5451 {}} {774 0 1.564 0-5238 {}} {774 0 1.564 0-5214 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {772 0 0 0-4770 {}} {772 0 0 0-4794 {}} {772 0 0 0-4999 {}} {772 0 0 0-5023 {}} {258 0 0 0-5196 {}} {256 0 0 0-5214 {}} {256 0 0 0-5238 {}} {130 0 0 0-5258 {}} {256 0 0 0-5451 {}} {256 0 0 0-5475 {}} {256 0 0 0-5666 {}} {256 0 0 0-5690 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-5147) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-976 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 99 0.8291185999999999} PREDS {{146 0 0 0-5140 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5148 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5148) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-977 LOC {99 1.0 99 0.9415 99 1.0 100 0.09437493750000003 100 0.09437493750000003} PREDS {{259 0 1.564 0-5147 {}} {146 0 0 0-5140 {}} {130 0 0 0-4197 {}} {258 0 1.564 0-5025 {}} {258 0 1.564 0-5001 {}} {258 0 1.564 0-4796 {}} {258 0 1.564 0-4772 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}} {774 0 1.564 0-5692 {}} {774 0 1.564 0-5668 {}} {774 0 1.564 0-5477 {}} {774 0 1.564 0-5453 {}} {774 0 1.564 0-5240 {}} {774 0 1.564 0-5216 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {772 0 0 0-4772 {}} {772 0 0 0-4796 {}} {772 0 0 0-5001 {}} {772 0 0 0-5025 {}} {258 0 0 0-5196 {}} {256 0 0 0-5216 {}} {256 0 0 0-5240 {}} {130 0 0 0-5258 {}} {256 0 0 0-5453 {}} {256 0 0 0-5477 {}} {256 0 0 0-5668 {}} {256 0 0 0-5692 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-5149) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-978 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 99 0.8291185999999999} PREDS {{146 0 0 0-5140 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5150 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5150) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-979 LOC {99 1.0 99 0.9415 99 1.0 100 0.09437493750000003 100 0.09437493750000003} PREDS {{259 0 1.564 0-5149 {}} {146 0 0 0-5140 {}} {130 0 0 0-4197 {}} {258 0 1.564 0-5027 {}} {258 0 1.564 0-5003 {}} {258 0 1.564 0-4798 {}} {258 0 1.564 0-4774 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}} {774 0 1.564 0-5694 {}} {774 0 1.564 0-5670 {}} {774 0 1.564 0-5479 {}} {774 0 1.564 0-5455 {}} {774 0 1.564 0-5242 {}} {774 0 1.564 0-5218 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {772 0 0 0-4774 {}} {772 0 0 0-4798 {}} {772 0 0 0-5003 {}} {772 0 0 0-5027 {}} {258 0 0 0-5196 {}} {256 0 0 0-5218 {}} {256 0 0 0-5242 {}} {130 0 0 0-5258 {}} {256 0 0 0-5455 {}} {256 0 0 0-5479 {}} {256 0 0 0-5670 {}} {256 0 0 0-5694 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-5151) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-980 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 99 0.8291185999999999} PREDS {{146 0 0 0-5140 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5152 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5152) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-981 LOC {99 1.0 99 0.9415 99 1.0 100 0.09437493750000003 100 0.09437493750000003} PREDS {{259 0 1.564 0-5151 {}} {146 0 0 0-5140 {}} {130 0 0 0-4197 {}} {258 0 1.564 0-5029 {}} {258 0 1.564 0-5005 {}} {258 0 1.564 0-4800 {}} {258 0 1.564 0-4776 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}} {774 0 1.564 0-5696 {}} {774 0 1.564 0-5672 {}} {774 0 1.564 0-5481 {}} {774 0 1.564 0-5457 {}} {774 0 1.564 0-5244 {}} {774 0 1.564 0-5220 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {772 0 0 0-4776 {}} {772 0 0 0-4800 {}} {772 0 0 0-5005 {}} {772 0 0 0-5029 {}} {258 0 0 0-5196 {}} {256 0 0 0-5220 {}} {256 0 0 0-5244 {}} {130 0 0 0-5258 {}} {256 0 0 0-5457 {}} {256 0 0 0-5481 {}} {256 0 0 0-5672 {}} {256 0 0 0-5696 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-5153) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-982 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 99 0.8291185999999999} PREDS {{146 0 0 0-5140 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5154 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5154) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-983 LOC {99 1.0 99 0.9415 99 1.0 100 0.09437493750000003 100 0.09437493750000003} PREDS {{259 0 1.564 0-5153 {}} {146 0 0 0-5140 {}} {130 0 0 0-4197 {}} {258 0 1.564 0-5031 {}} {258 0 1.564 0-5007 {}} {258 0 1.564 0-4802 {}} {258 0 1.564 0-4778 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}} {774 0 1.564 0-5698 {}} {774 0 1.564 0-5674 {}} {774 0 1.564 0-5483 {}} {774 0 1.564 0-5459 {}} {774 0 1.564 0-5246 {}} {774 0 1.564 0-5222 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {772 0 0 0-4778 {}} {772 0 0 0-4802 {}} {772 0 0 0-5007 {}} {772 0 0 0-5031 {}} {258 0 0 0-5196 {}} {256 0 0 0-5222 {}} {256 0 0 0-5246 {}} {130 0 0 0-5258 {}} {256 0 0 0-5459 {}} {256 0 0 0-5483 {}} {256 0 0 0-5674 {}} {256 0 0 0-5698 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-5155) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-984 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 99 0.8291185999999999} PREDS {{146 0 0 0-5140 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5156 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5156) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-985 LOC {99 1.0 99 0.9415 99 1.0 100 0.09437493750000003 100 0.09437493750000003} PREDS {{259 0 1.564 0-5155 {}} {146 0 0 0-5140 {}} {130 0 0 0-4197 {}} {258 0 1.564 0-5033 {}} {258 0 1.564 0-5009 {}} {258 0 1.564 0-4804 {}} {258 0 1.564 0-4780 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}} {774 0 1.564 0-5700 {}} {774 0 1.564 0-5676 {}} {774 0 1.564 0-5485 {}} {774 0 1.564 0-5461 {}} {774 0 1.564 0-5248 {}} {774 0 1.564 0-5224 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {772 0 0 0-4780 {}} {772 0 0 0-4804 {}} {772 0 0 0-5009 {}} {772 0 0 0-5033 {}} {258 0 0 0-5196 {}} {256 0 0 0-5224 {}} {256 0 0 0-5248 {}} {130 0 0 0-5258 {}} {256 0 0 0-5461 {}} {256 0 0 0-5485 {}} {256 0 0 0-5676 {}} {256 0 0 0-5700 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-5157) {AREA_SCORE {} NAME COMP_LOOP:asn#91 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-986 LOC {98 1.0 100 0.21615332499999998 100 0.21615332499999998 100 0.21615332499999998 100 0.21615332499999998} PREDS {{258 0 0 0-4197 {}}} SUCCS {{772 0 0 0-5111 {}} {258 0 0 0-5197 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5158) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-987 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5161 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5159) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-988 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5161 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5160) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-989 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5161 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5161) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#13 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-990 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{259 0 0 0-5160 {}} {258 0 0 0-5159 {}} {258 0 0 0-5158 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5196 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5162) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-991 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5166 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5163) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-992 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5165 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5164) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-993 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5165 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5165) {AREA_SCORE {} NAME COMP_LOOP:nor#40 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-994 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{259 0 0 0-5164 {}} {258 0 0 0-5163 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5166 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5166) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#91 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-995 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{259 0 0 0-5165 {}} {258 0 0 0-5162 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5196 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5167) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-996 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5171 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5168) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-997 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5170 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5169) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-998 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5170 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5170) {AREA_SCORE {} NAME COMP_LOOP:nor#41 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-999 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{259 0 0 0-5169 {}} {258 0 0 0-5168 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5171 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5171) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#92 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1000 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{259 0 0 0-5170 {}} {258 0 0 0-5167 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5196 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5172) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1001 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5176 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5173) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1002 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5176 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5174) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1003 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5175 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5175) {AREA_SCORE {} NAME COMP_LOOP:not#73 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1004 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{259 0 0 0-5174 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5176 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5176) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#93 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1005 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{259 0 0 0-5175 {}} {258 0 0 0-5173 {}} {258 0 0 0-5172 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5196 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5177) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1006 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5181 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5178) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1007 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5180 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5179) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1008 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5180 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5180) {AREA_SCORE {} NAME COMP_LOOP:nor#42 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1009 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{259 0 0 0-5179 {}} {258 0 0 0-5178 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5181 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5181) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#94 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1010 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{259 0 0 0-5180 {}} {258 0 0 0-5177 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5196 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5182) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1011 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5186 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5183) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1012 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5186 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5184) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1013 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5185 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5185) {AREA_SCORE {} NAME COMP_LOOP:not#74 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1014 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{259 0 0 0-5184 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5186 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5186) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#95 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1015 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{259 0 0 0-5185 {}} {258 0 0 0-5183 {}} {258 0 0 0-5182 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5196 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5187) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1016 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5191 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5188) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1017 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5191 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5189) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1018 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5190 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5190) {AREA_SCORE {} NAME COMP_LOOP:not#75 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1019 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{259 0 0 0-5189 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5191 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5191) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#96 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1020 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{259 0 0 0-5190 {}} {258 0 0 0-5188 {}} {258 0 0 0-5187 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5196 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5192) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1021 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5195 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5193) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1022 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5195 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5194) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1023 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5195 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5195) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#97 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1024 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 100 0.167275125} PREDS {{259 0 0 0-5194 {}} {258 0 0 0-5193 {}} {258 0 0 0-5192 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5196 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5196) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#7 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1025 LOC {100 0.094375 100 0.167275125 100 0.167275125 100 0.21615326762820514 100 0.21615326762820514} PREDS {{259 0 0 0-5195 {}} {258 0 0 0-5191 {}} {258 0 0 0-5186 {}} {258 0 0 0-5181 {}} {258 0 0 0-5176 {}} {258 0 0 0-5171 {}} {258 0 0 0-5166 {}} {258 0 0 0-5161 {}} {258 0 0 0-5156 {}} {258 0 0 0-5154 {}} {258 0 0 0-5152 {}} {258 0 0 0-5150 {}} {258 0 0 0-5148 {}} {258 0 0 0-5146 {}} {258 0 0 0-5144 {}} {258 0 0 0-5142 {}} {130 0 0 0-4197 {}} {258 0 0 0-4310 {}} {258 0 0 0-4309 {}} {258 0 0 0-4308 {}} {258 0 0 0-4307 {}} {258 0 0 0-4306 {}} {258 0 0 0-4305 {}} {258 0 0 0-4304 {}} {258 0 0 0-4303 {}}} SUCCS {{259 0 0 0-5197 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5197) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:mul TYPE MUL DELAY {12.54 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1026 LOC {100 0.1432532 100 0.21615332499999998 100 0.21615332499999998 100 0.9999999388496399 100 0.9999999388496399} PREDS {{259 0 0 0-5196 {}} {258 0 0 0-5157 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5198 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5198) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1027 LOC {101 0.0 101 0.6009625 101 0.6009625 101 0.6009625} PREDS {{259 0 0 0-5197 {}} {130 0 0 0-4197 {}} {128 0 0 0-5200 {}}} SUCCS {{258 0 0 0-5200 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5199) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1028 LOC {101 0.0 101 0.6009625 101 0.6009625 101 0.6009625} PREDS {{130 0 0 0-4197 {}} {128 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5200 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5200) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1029 LOC {101 1.0 101 0.681 101 1.0 114 0.0064061875000001045 114 0.0064061875000001045} PREDS {{259 0 0 0-5199 {}} {258 0 0 0-5198 {}}} SUCCS {{128 0 0 0-5198 {}} {128 0 0 0-5199 {}} {259 0 0 0-5201 {}}} CYCLES {}}
set a(0-5201) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1030 LOC {114 0.006406225 114 0.5525751 114 0.5525751 114 0.5525751} PREDS {{259 0 0 0-5200 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5202 {}} {258 0 0 0-5225 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5202) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-4:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1031 LOC {114 0.006406225 114 0.5525751 114 0.5525751 114 0.6009624573717949 114 0.6009624573717949} PREDS {{259 0 0 0-5201 {}} {130 0 0 0-4197 {}} {258 0 0 0-5106 {}}} SUCCS {{259 0 0 0-5203 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5203) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1032 LOC {114 0.054793625 114 0.6009625 114 0.6009625 114 0.6009625} PREDS {{259 0 0 0-5202 {}} {130 0 0 0-4197 {}} {128 0 0 0-5205 {}}} SUCCS {{258 0 0 0-5205 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5204) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1033 LOC {114 0.0 114 0.6009625 114 0.6009625 114 0.6009625} PREDS {{130 0 0 0-4197 {}} {128 0 0 0-5205 {}}} SUCCS {{259 0 0 0-5205 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5205) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1034 LOC {114 1.0 114 0.681 114 1.0 127 0.0064061875000001045 127 0.0064061875000001045} PREDS {{259 0 0 0-5204 {}} {258 0 0 0-5203 {}}} SUCCS {{128 0 0 0-5203 {}} {128 0 0 0-5204 {}} {259 0 0 0-5206 {}}} CYCLES {}}
set a(0-5206) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1035 LOC {127 0.006406225 127 0.8291185999999999 127 0.8291185999999999 127 0.8291185999999999} PREDS {{259 0 0 0-5205 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 1.564 0-5210 {}} {258 0 1.564 0-5212 {}} {258 0 1.564 0-5214 {}} {258 0 1.564 0-5216 {}} {258 0 1.564 0-5218 {}} {258 0 1.564 0-5220 {}} {258 0 1.564 0-5222 {}} {258 0 1.564 0-5224 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5207) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(2-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1036 LOC {98 1.0 98 1.0 98 1.0 127 0.8291185999999999} PREDS {{130 0 0 0-4197 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 0 0-5208 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5208) {AREA_SCORE {} NAME COMP_LOOP:switch#22 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1037 LOC {98 1.0 98 1.0 98 1.0 127 0.8291185999999999} PREDS {{259 0 0 0-5207 {}}} SUCCS {{146 0 0 0-5209 {}} {130 0 0 0-5210 {}} {146 0 0 0-5211 {}} {130 0 0 0-5212 {}} {146 0 0 0-5213 {}} {130 0 0 0-5214 {}} {146 0 0 0-5215 {}} {130 0 0 0-5216 {}} {146 0 0 0-5217 {}} {130 0 0 0-5218 {}} {146 0 0 0-5219 {}} {130 0 0 0-5220 {}} {146 0 0 0-5221 {}} {130 0 0 0-5222 {}} {146 0 0 0-5223 {}} {130 0 0 0-5224 {}}} CYCLES {}}
set a(0-5209) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1038 LOC {98 1.0 127 0.0 127 0.0 127 0.8291185999999999} PREDS {{146 0 0 0-5208 {}} {130 0 0 0-4197 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5210 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5210) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1039 LOC {127 1.0 127 0.9415 127 1.0 128 0.006249937500000025 128 0.006249937500000025} PREDS {{774 0 0 0-5210 {}} {259 0 1.564 0-5209 {}} {130 0 0 0-5208 {}} {258 0 1.564 0-5206 {}} {256 0 0 0-5142 {}} {130 0 0 0-4197 {}} {256 0 0 0-5053 {}} {258 0 0 0-5019 {}} {258 0 0 0-4995 {}} {256 0 0 0-4924 {}} {256 0 0 0-4827 {}} {258 0 0 0-4790 {}} {258 0 0 0-4766 {}} {256 0 0 0-4698 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}} {774 0 0 0-5915 {}} {774 0 0 0-5891 {}} {772 0 0 0-5820 {}} {772 0 0 0-5723 {}} {774 0 0 0-5686 {}} {774 0 0 0-5662 {}} {772 0 0 0-5594 {}} {772 0 0 0-5505 {}} {774 0 0 0-5471 {}} {774 0 0 0-5447 {}} {772 0 0 0-5376 {}} {772 0 0 0-5271 {}} {774 0 0 0-5234 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {774 0 0 0-4790 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4924 {}} {774 0 0 0-4995 {}} {774 0 0 0-5019 {}} {774 0 1.564 0-5053 {}} {774 0 1.564 0-5142 {}} {774 0 0 0-5210 {}} {258 0 0 0-5234 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5271 {}} {258 0 1.564 0-5376 {}} {258 0 0 0-5447 {}} {258 0 0 0-5471 {}} {258 0 1.564 0-5505 {}} {258 0 1.564 0-5594 {}} {258 0 0 0-5662 {}} {258 0 0 0-5686 {}} {258 0 1.564 0-5723 {}} {258 0 1.564 0-5820 {}} {258 0 0 0-5891 {}} {258 0 0 0-5915 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-5211) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1040 LOC {98 1.0 127 0.0 127 0.0 127 0.8291185999999999} PREDS {{146 0 0 0-5208 {}} {130 0 0 0-4197 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5212 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5212) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1041 LOC {127 1.0 127 0.9415 127 1.0 128 0.006249937500000025 128 0.006249937500000025} PREDS {{774 0 0 0-5212 {}} {259 0 1.564 0-5211 {}} {130 0 0 0-5208 {}} {258 0 1.564 0-5206 {}} {256 0 0 0-5144 {}} {130 0 0 0-4197 {}} {256 0 0 0-5055 {}} {258 0 0 0-5021 {}} {258 0 0 0-4997 {}} {256 0 0 0-4926 {}} {256 0 0 0-4829 {}} {258 0 0 0-4792 {}} {258 0 0 0-4768 {}} {256 0 0 0-4700 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}} {774 0 0 0-5917 {}} {774 0 0 0-5893 {}} {772 0 0 0-5822 {}} {772 0 0 0-5725 {}} {774 0 0 0-5688 {}} {774 0 0 0-5664 {}} {772 0 0 0-5596 {}} {772 0 0 0-5507 {}} {774 0 0 0-5473 {}} {774 0 0 0-5449 {}} {772 0 0 0-5378 {}} {772 0 0 0-5273 {}} {774 0 0 0-5236 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {774 0 0 0-4792 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4926 {}} {774 0 0 0-4997 {}} {774 0 0 0-5021 {}} {774 0 1.564 0-5055 {}} {774 0 1.564 0-5144 {}} {774 0 0 0-5212 {}} {258 0 0 0-5236 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5273 {}} {258 0 1.564 0-5378 {}} {258 0 0 0-5449 {}} {258 0 0 0-5473 {}} {258 0 1.564 0-5507 {}} {258 0 1.564 0-5596 {}} {258 0 0 0-5664 {}} {258 0 0 0-5688 {}} {258 0 1.564 0-5725 {}} {258 0 1.564 0-5822 {}} {258 0 0 0-5893 {}} {258 0 0 0-5917 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-5213) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1042 LOC {98 1.0 127 0.0 127 0.0 127 0.8291185999999999} PREDS {{146 0 0 0-5208 {}} {130 0 0 0-4197 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5214 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5214) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1043 LOC {127 1.0 127 0.9415 127 1.0 128 0.006249937500000025 128 0.006249937500000025} PREDS {{774 0 0 0-5214 {}} {259 0 1.564 0-5213 {}} {130 0 0 0-5208 {}} {258 0 1.564 0-5206 {}} {256 0 0 0-5146 {}} {130 0 0 0-4197 {}} {256 0 0 0-5057 {}} {258 0 0 0-5023 {}} {258 0 0 0-4999 {}} {256 0 0 0-4928 {}} {256 0 0 0-4831 {}} {258 0 0 0-4794 {}} {258 0 0 0-4770 {}} {256 0 0 0-4702 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}} {774 0 0 0-5919 {}} {774 0 0 0-5895 {}} {772 0 0 0-5824 {}} {772 0 0 0-5727 {}} {774 0 0 0-5690 {}} {774 0 0 0-5666 {}} {772 0 0 0-5598 {}} {772 0 0 0-5509 {}} {774 0 0 0-5475 {}} {774 0 0 0-5451 {}} {772 0 0 0-5380 {}} {772 0 0 0-5275 {}} {774 0 0 0-5238 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {774 0 0 0-4794 {}} {774 0 1.564 0-4831 {}} {774 0 1.564 0-4928 {}} {774 0 0 0-4999 {}} {774 0 0 0-5023 {}} {774 0 1.564 0-5057 {}} {774 0 1.564 0-5146 {}} {774 0 0 0-5214 {}} {258 0 0 0-5238 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5275 {}} {258 0 1.564 0-5380 {}} {258 0 0 0-5451 {}} {258 0 0 0-5475 {}} {258 0 1.564 0-5509 {}} {258 0 1.564 0-5598 {}} {258 0 0 0-5666 {}} {258 0 0 0-5690 {}} {258 0 1.564 0-5727 {}} {258 0 1.564 0-5824 {}} {258 0 0 0-5895 {}} {258 0 0 0-5919 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-5215) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1044 LOC {98 1.0 127 0.0 127 0.0 127 0.8291185999999999} PREDS {{146 0 0 0-5208 {}} {130 0 0 0-4197 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5216 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5216) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1045 LOC {127 1.0 127 0.9415 127 1.0 128 0.006249937500000025 128 0.006249937500000025} PREDS {{774 0 0 0-5216 {}} {259 0 1.564 0-5215 {}} {130 0 0 0-5208 {}} {258 0 1.564 0-5206 {}} {256 0 0 0-5148 {}} {130 0 0 0-4197 {}} {256 0 0 0-5059 {}} {258 0 0 0-5025 {}} {258 0 0 0-5001 {}} {256 0 0 0-4930 {}} {256 0 0 0-4833 {}} {258 0 0 0-4796 {}} {258 0 0 0-4772 {}} {256 0 0 0-4704 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}} {774 0 0 0-5921 {}} {774 0 0 0-5897 {}} {772 0 0 0-5826 {}} {772 0 0 0-5729 {}} {774 0 0 0-5692 {}} {774 0 0 0-5668 {}} {772 0 0 0-5600 {}} {772 0 0 0-5511 {}} {774 0 0 0-5477 {}} {774 0 0 0-5453 {}} {772 0 0 0-5382 {}} {772 0 0 0-5277 {}} {774 0 0 0-5240 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {774 0 0 0-4796 {}} {774 0 1.564 0-4833 {}} {774 0 1.564 0-4930 {}} {774 0 0 0-5001 {}} {774 0 0 0-5025 {}} {774 0 1.564 0-5059 {}} {774 0 1.564 0-5148 {}} {774 0 0 0-5216 {}} {258 0 0 0-5240 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5277 {}} {258 0 1.564 0-5382 {}} {258 0 0 0-5453 {}} {258 0 0 0-5477 {}} {258 0 1.564 0-5511 {}} {258 0 1.564 0-5600 {}} {258 0 0 0-5668 {}} {258 0 0 0-5692 {}} {258 0 1.564 0-5729 {}} {258 0 1.564 0-5826 {}} {258 0 0 0-5897 {}} {258 0 0 0-5921 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-5217) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1046 LOC {98 1.0 127 0.0 127 0.0 127 0.8291185999999999} PREDS {{146 0 0 0-5208 {}} {130 0 0 0-4197 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5218 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5218) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1047 LOC {127 1.0 127 0.9415 127 1.0 128 0.006249937500000025 128 0.006249937500000025} PREDS {{774 0 0 0-5218 {}} {259 0 1.564 0-5217 {}} {130 0 0 0-5208 {}} {258 0 1.564 0-5206 {}} {256 0 0 0-5150 {}} {130 0 0 0-4197 {}} {256 0 0 0-5061 {}} {258 0 0 0-5027 {}} {258 0 0 0-5003 {}} {256 0 0 0-4932 {}} {256 0 0 0-4835 {}} {258 0 0 0-4798 {}} {258 0 0 0-4774 {}} {256 0 0 0-4706 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}} {774 0 0 0-5923 {}} {774 0 0 0-5899 {}} {772 0 0 0-5828 {}} {772 0 0 0-5731 {}} {774 0 0 0-5694 {}} {774 0 0 0-5670 {}} {772 0 0 0-5602 {}} {772 0 0 0-5513 {}} {774 0 0 0-5479 {}} {774 0 0 0-5455 {}} {772 0 0 0-5384 {}} {772 0 0 0-5279 {}} {774 0 0 0-5242 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {774 0 0 0-4798 {}} {774 0 1.564 0-4835 {}} {774 0 1.564 0-4932 {}} {774 0 0 0-5003 {}} {774 0 0 0-5027 {}} {774 0 1.564 0-5061 {}} {774 0 1.564 0-5150 {}} {774 0 0 0-5218 {}} {258 0 0 0-5242 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5279 {}} {258 0 1.564 0-5384 {}} {258 0 0 0-5455 {}} {258 0 0 0-5479 {}} {258 0 1.564 0-5513 {}} {258 0 1.564 0-5602 {}} {258 0 0 0-5670 {}} {258 0 0 0-5694 {}} {258 0 1.564 0-5731 {}} {258 0 1.564 0-5828 {}} {258 0 0 0-5899 {}} {258 0 0 0-5923 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-5219) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1048 LOC {98 1.0 127 0.0 127 0.0 127 0.8291185999999999} PREDS {{146 0 0 0-5208 {}} {130 0 0 0-4197 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5220 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5220) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1049 LOC {127 1.0 127 0.9415 127 1.0 128 0.006249937500000025 128 0.006249937500000025} PREDS {{774 0 0 0-5220 {}} {259 0 1.564 0-5219 {}} {130 0 0 0-5208 {}} {258 0 1.564 0-5206 {}} {256 0 0 0-5152 {}} {130 0 0 0-4197 {}} {256 0 0 0-5063 {}} {258 0 0 0-5029 {}} {258 0 0 0-5005 {}} {256 0 0 0-4934 {}} {256 0 0 0-4837 {}} {258 0 0 0-4800 {}} {258 0 0 0-4776 {}} {256 0 0 0-4708 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}} {774 0 0 0-5925 {}} {774 0 0 0-5901 {}} {772 0 0 0-5830 {}} {772 0 0 0-5733 {}} {774 0 0 0-5696 {}} {774 0 0 0-5672 {}} {772 0 0 0-5604 {}} {772 0 0 0-5515 {}} {774 0 0 0-5481 {}} {774 0 0 0-5457 {}} {772 0 0 0-5386 {}} {772 0 0 0-5281 {}} {774 0 0 0-5244 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {774 0 0 0-4800 {}} {774 0 1.564 0-4837 {}} {774 0 1.564 0-4934 {}} {774 0 0 0-5005 {}} {774 0 0 0-5029 {}} {774 0 1.564 0-5063 {}} {774 0 1.564 0-5152 {}} {774 0 0 0-5220 {}} {258 0 0 0-5244 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5281 {}} {258 0 1.564 0-5386 {}} {258 0 0 0-5457 {}} {258 0 0 0-5481 {}} {258 0 1.564 0-5515 {}} {258 0 1.564 0-5604 {}} {258 0 0 0-5672 {}} {258 0 0 0-5696 {}} {258 0 1.564 0-5733 {}} {258 0 1.564 0-5830 {}} {258 0 0 0-5901 {}} {258 0 0 0-5925 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-5221) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1050 LOC {98 1.0 127 0.0 127 0.0 127 0.8291185999999999} PREDS {{146 0 0 0-5208 {}} {130 0 0 0-4197 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5222 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5222) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1051 LOC {127 1.0 127 0.9415 127 1.0 128 0.006249937500000025 128 0.006249937500000025} PREDS {{774 0 0 0-5222 {}} {259 0 1.564 0-5221 {}} {130 0 0 0-5208 {}} {258 0 1.564 0-5206 {}} {256 0 0 0-5154 {}} {130 0 0 0-4197 {}} {256 0 0 0-5065 {}} {258 0 0 0-5031 {}} {258 0 0 0-5007 {}} {256 0 0 0-4936 {}} {256 0 0 0-4839 {}} {258 0 0 0-4802 {}} {258 0 0 0-4778 {}} {256 0 0 0-4710 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}} {774 0 0 0-5927 {}} {774 0 0 0-5903 {}} {772 0 0 0-5832 {}} {772 0 0 0-5735 {}} {774 0 0 0-5698 {}} {774 0 0 0-5674 {}} {772 0 0 0-5606 {}} {772 0 0 0-5517 {}} {774 0 0 0-5483 {}} {774 0 0 0-5459 {}} {772 0 0 0-5388 {}} {772 0 0 0-5283 {}} {774 0 0 0-5246 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {774 0 0 0-4802 {}} {774 0 1.564 0-4839 {}} {774 0 1.564 0-4936 {}} {774 0 0 0-5007 {}} {774 0 0 0-5031 {}} {774 0 1.564 0-5065 {}} {774 0 1.564 0-5154 {}} {774 0 0 0-5222 {}} {258 0 0 0-5246 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5283 {}} {258 0 1.564 0-5388 {}} {258 0 0 0-5459 {}} {258 0 0 0-5483 {}} {258 0 1.564 0-5517 {}} {258 0 1.564 0-5606 {}} {258 0 0 0-5674 {}} {258 0 0 0-5698 {}} {258 0 1.564 0-5735 {}} {258 0 1.564 0-5832 {}} {258 0 0 0-5903 {}} {258 0 0 0-5927 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-5223) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#4)(9-3)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1052 LOC {98 1.0 127 0.0 127 0.0 127 0.8291185999999999} PREDS {{146 0 0 0-5208 {}} {130 0 0 0-4197 {}} {258 0 0 0-5049 {}}} SUCCS {{259 0 1.564 0-5224 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5224) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1053 LOC {127 1.0 127 0.9415 127 1.0 128 0.006249937500000025 128 0.006249937500000025} PREDS {{774 0 0 0-5224 {}} {259 0 1.564 0-5223 {}} {130 0 0 0-5208 {}} {258 0 1.564 0-5206 {}} {256 0 0 0-5156 {}} {130 0 0 0-4197 {}} {256 0 0 0-5067 {}} {258 0 0 0-5033 {}} {258 0 0 0-5009 {}} {256 0 0 0-4938 {}} {256 0 0 0-4841 {}} {258 0 0 0-4804 {}} {258 0 0 0-4780 {}} {256 0 0 0-4712 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}} {774 0 0 0-5929 {}} {774 0 0 0-5905 {}} {772 0 0 0-5834 {}} {772 0 0 0-5737 {}} {774 0 0 0-5700 {}} {774 0 0 0-5676 {}} {772 0 0 0-5608 {}} {772 0 0 0-5519 {}} {774 0 0 0-5485 {}} {774 0 0 0-5461 {}} {772 0 0 0-5390 {}} {772 0 0 0-5285 {}} {774 0 0 0-5248 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {774 0 0 0-4804 {}} {774 0 1.564 0-4841 {}} {774 0 1.564 0-4938 {}} {774 0 0 0-5009 {}} {774 0 0 0-5033 {}} {774 0 1.564 0-5067 {}} {774 0 1.564 0-5156 {}} {774 0 0 0-5224 {}} {258 0 0 0-5248 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5285 {}} {258 0 1.564 0-5390 {}} {258 0 0 0-5461 {}} {258 0 0 0-5485 {}} {258 0 1.564 0-5519 {}} {258 0 1.564 0-5608 {}} {258 0 0 0-5676 {}} {258 0 0 0-5700 {}} {258 0 1.564 0-5737 {}} {258 0 1.564 0-5834 {}} {258 0 0 0-5905 {}} {258 0 0 0-5929 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-5225) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1054 LOC {114 0.006406225 114 0.9516125999999999 114 0.9516125999999999 115 0.5525751} PREDS {{258 0 0 0-5201 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5226 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5226) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-4:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1055 LOC {114 0.006406225 114 0.9516125999999999 114 0.9516125999999999 114 0.9999999573717948 115 0.6009624573717949} PREDS {{259 0 0 0-5225 {}} {130 0 0 0-4197 {}} {258 0 0 0-5106 {}}} SUCCS {{259 0 0 0-5227 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5227) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1056 LOC {114 0.054793625 115 0.6009625 115 0.6009625 115 0.6009625} PREDS {{259 0 0 0-5226 {}} {130 0 0 0-4197 {}} {128 0 0 0-5229 {}}} SUCCS {{258 0 0 0-5229 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5228) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1057 LOC {114 0.0 115 0.6009625 115 0.6009625 115 0.6009625} PREDS {{130 0 0 0-4197 {}} {128 0 0 0-5229 {}}} SUCCS {{259 0 0 0-5229 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5229) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1058 LOC {114 1.0 115 0.681 115 1.0 128 0.0064061875000001045 128 0.0064061875000001045} PREDS {{259 0 0 0-5228 {}} {258 0 0 0-5227 {}}} SUCCS {{128 0 0 0-5227 {}} {128 0 0 0-5228 {}} {259 0 0 0-5230 {}}} CYCLES {}}
set a(0-5230) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1059 LOC {127 0.006406225 128 0.8291185999999999 128 0.8291185999999999 128 0.8291185999999999} PREDS {{259 0 0 0-5229 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 1.564 0-5234 {}} {258 0 1.564 0-5236 {}} {258 0 1.564 0-5238 {}} {258 0 1.564 0-5240 {}} {258 0 1.564 0-5242 {}} {258 0 1.564 0-5244 {}} {258 0 1.564 0-5246 {}} {258 0 1.564 0-5248 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5231) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(2-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1060 LOC {99 0.0524399 99 0.8291185999999999 99 0.8291185999999999 128 0.8291185999999999} PREDS {{258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5232 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5232) {AREA_SCORE {} NAME COMP_LOOP:switch#23 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1061 LOC {99 0.0524399 99 1.0 99 1.0 128 0.8291185999999999} PREDS {{259 0 0 0-5231 {}}} SUCCS {{146 0 0 0-5233 {}} {130 0 0 0-5234 {}} {146 0 0 0-5235 {}} {130 0 0 0-5236 {}} {146 0 0 0-5237 {}} {130 0 0 0-5238 {}} {146 0 0 0-5239 {}} {130 0 0 0-5240 {}} {146 0 0 0-5241 {}} {130 0 0 0-5242 {}} {146 0 0 0-5243 {}} {130 0 0 0-5244 {}} {146 0 0 0-5245 {}} {130 0 0 0-5246 {}} {146 0 0 0-5247 {}} {130 0 0 0-5248 {}}} CYCLES {}}
set a(0-5233) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1062 LOC {99 0.0524399 128 0.0 128 0.0 128 0.8291185999999999} PREDS {{146 0 0 0-5232 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5234 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5234) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1063 LOC {128 1.0 128 0.9415 128 1.0 129 0.006249937500000025 129 0.006249937500000025} PREDS {{774 0 0 0-5234 {}} {259 0 1.564 0-5233 {}} {130 0 0 0-5232 {}} {258 0 1.564 0-5230 {}} {258 0 0 0-5210 {}} {256 0 0 0-5142 {}} {130 0 0 0-4197 {}} {256 0 0 0-5053 {}} {258 0 0 0-5019 {}} {258 0 0 0-4995 {}} {256 0 0 0-4924 {}} {256 0 0 0-4827 {}} {258 0 0 0-4790 {}} {258 0 0 0-4766 {}} {256 0 0 0-4698 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}} {774 0 0 0-5915 {}} {774 0 0 0-5891 {}} {772 0 0 0-5820 {}} {772 0 0 0-5723 {}} {774 0 0 0-5686 {}} {774 0 0 0-5662 {}} {772 0 0 0-5594 {}} {772 0 0 0-5505 {}} {774 0 0 0-5471 {}} {774 0 0 0-5447 {}} {772 0 0 0-5376 {}} {772 0 0 0-5271 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {774 0 0 0-4790 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4924 {}} {774 0 0 0-4995 {}} {774 0 0 0-5019 {}} {774 0 1.564 0-5053 {}} {774 0 1.564 0-5142 {}} {774 0 0 0-5210 {}} {774 0 0 0-5234 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5271 {}} {258 0 1.564 0-5376 {}} {258 0 0 0-5447 {}} {258 0 0 0-5471 {}} {258 0 1.564 0-5505 {}} {258 0 1.564 0-5594 {}} {258 0 0 0-5662 {}} {258 0 0 0-5686 {}} {258 0 1.564 0-5723 {}} {258 0 1.564 0-5820 {}} {258 0 0 0-5891 {}} {258 0 0 0-5915 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-5235) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1064 LOC {99 0.0524399 128 0.0 128 0.0 128 0.8291185999999999} PREDS {{146 0 0 0-5232 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5236 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5236) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1065 LOC {128 1.0 128 0.9415 128 1.0 129 0.006249937500000025 129 0.006249937500000025} PREDS {{774 0 0 0-5236 {}} {259 0 1.564 0-5235 {}} {130 0 0 0-5232 {}} {258 0 1.564 0-5230 {}} {258 0 0 0-5212 {}} {256 0 0 0-5144 {}} {130 0 0 0-4197 {}} {256 0 0 0-5055 {}} {258 0 0 0-5021 {}} {258 0 0 0-4997 {}} {256 0 0 0-4926 {}} {256 0 0 0-4829 {}} {258 0 0 0-4792 {}} {258 0 0 0-4768 {}} {256 0 0 0-4700 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}} {774 0 0 0-5917 {}} {774 0 0 0-5893 {}} {772 0 0 0-5822 {}} {772 0 0 0-5725 {}} {774 0 0 0-5688 {}} {774 0 0 0-5664 {}} {772 0 0 0-5596 {}} {772 0 0 0-5507 {}} {774 0 0 0-5473 {}} {774 0 0 0-5449 {}} {772 0 0 0-5378 {}} {772 0 0 0-5273 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {774 0 0 0-4792 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4926 {}} {774 0 0 0-4997 {}} {774 0 0 0-5021 {}} {774 0 1.564 0-5055 {}} {774 0 1.564 0-5144 {}} {774 0 0 0-5212 {}} {774 0 0 0-5236 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5273 {}} {258 0 1.564 0-5378 {}} {258 0 0 0-5449 {}} {258 0 0 0-5473 {}} {258 0 1.564 0-5507 {}} {258 0 1.564 0-5596 {}} {258 0 0 0-5664 {}} {258 0 0 0-5688 {}} {258 0 1.564 0-5725 {}} {258 0 1.564 0-5822 {}} {258 0 0 0-5893 {}} {258 0 0 0-5917 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-5237) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1066 LOC {99 0.0524399 128 0.0 128 0.0 128 0.8291185999999999} PREDS {{146 0 0 0-5232 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5238 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5238) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1067 LOC {128 1.0 128 0.9415 128 1.0 129 0.006249937500000025 129 0.006249937500000025} PREDS {{774 0 0 0-5238 {}} {259 0 1.564 0-5237 {}} {130 0 0 0-5232 {}} {258 0 1.564 0-5230 {}} {258 0 0 0-5214 {}} {256 0 0 0-5146 {}} {130 0 0 0-4197 {}} {256 0 0 0-5057 {}} {258 0 0 0-5023 {}} {258 0 0 0-4999 {}} {256 0 0 0-4928 {}} {256 0 0 0-4831 {}} {258 0 0 0-4794 {}} {258 0 0 0-4770 {}} {256 0 0 0-4702 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}} {774 0 0 0-5919 {}} {774 0 0 0-5895 {}} {772 0 0 0-5824 {}} {772 0 0 0-5727 {}} {774 0 0 0-5690 {}} {774 0 0 0-5666 {}} {772 0 0 0-5598 {}} {772 0 0 0-5509 {}} {774 0 0 0-5475 {}} {774 0 0 0-5451 {}} {772 0 0 0-5380 {}} {772 0 0 0-5275 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {774 0 0 0-4794 {}} {774 0 1.564 0-4831 {}} {774 0 1.564 0-4928 {}} {774 0 0 0-4999 {}} {774 0 0 0-5023 {}} {774 0 1.564 0-5057 {}} {774 0 1.564 0-5146 {}} {774 0 0 0-5214 {}} {774 0 0 0-5238 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5275 {}} {258 0 1.564 0-5380 {}} {258 0 0 0-5451 {}} {258 0 0 0-5475 {}} {258 0 1.564 0-5509 {}} {258 0 1.564 0-5598 {}} {258 0 0 0-5666 {}} {258 0 0 0-5690 {}} {258 0 1.564 0-5727 {}} {258 0 1.564 0-5824 {}} {258 0 0 0-5895 {}} {258 0 0 0-5919 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-5239) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1068 LOC {99 0.0524399 128 0.0 128 0.0 128 0.8291185999999999} PREDS {{146 0 0 0-5232 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5240 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5240) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1069 LOC {128 1.0 128 0.9415 128 1.0 129 0.006249937500000025 129 0.006249937500000025} PREDS {{774 0 0 0-5240 {}} {259 0 1.564 0-5239 {}} {130 0 0 0-5232 {}} {258 0 1.564 0-5230 {}} {258 0 0 0-5216 {}} {256 0 0 0-5148 {}} {130 0 0 0-4197 {}} {256 0 0 0-5059 {}} {258 0 0 0-5025 {}} {258 0 0 0-5001 {}} {256 0 0 0-4930 {}} {256 0 0 0-4833 {}} {258 0 0 0-4796 {}} {258 0 0 0-4772 {}} {256 0 0 0-4704 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}} {774 0 0 0-5921 {}} {774 0 0 0-5897 {}} {772 0 0 0-5826 {}} {772 0 0 0-5729 {}} {774 0 0 0-5692 {}} {774 0 0 0-5668 {}} {772 0 0 0-5600 {}} {772 0 0 0-5511 {}} {774 0 0 0-5477 {}} {774 0 0 0-5453 {}} {772 0 0 0-5382 {}} {772 0 0 0-5277 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {774 0 0 0-4796 {}} {774 0 1.564 0-4833 {}} {774 0 1.564 0-4930 {}} {774 0 0 0-5001 {}} {774 0 0 0-5025 {}} {774 0 1.564 0-5059 {}} {774 0 1.564 0-5148 {}} {774 0 0 0-5216 {}} {774 0 0 0-5240 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5277 {}} {258 0 1.564 0-5382 {}} {258 0 0 0-5453 {}} {258 0 0 0-5477 {}} {258 0 1.564 0-5511 {}} {258 0 1.564 0-5600 {}} {258 0 0 0-5668 {}} {258 0 0 0-5692 {}} {258 0 1.564 0-5729 {}} {258 0 1.564 0-5826 {}} {258 0 0 0-5897 {}} {258 0 0 0-5921 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-5241) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1070 LOC {99 0.0524399 128 0.0 128 0.0 128 0.8291185999999999} PREDS {{146 0 0 0-5232 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5242 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5242) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1071 LOC {128 1.0 128 0.9415 128 1.0 129 0.006249937500000025 129 0.006249937500000025} PREDS {{774 0 0 0-5242 {}} {259 0 1.564 0-5241 {}} {130 0 0 0-5232 {}} {258 0 1.564 0-5230 {}} {258 0 0 0-5218 {}} {256 0 0 0-5150 {}} {130 0 0 0-4197 {}} {256 0 0 0-5061 {}} {258 0 0 0-5027 {}} {258 0 0 0-5003 {}} {256 0 0 0-4932 {}} {256 0 0 0-4835 {}} {258 0 0 0-4798 {}} {258 0 0 0-4774 {}} {256 0 0 0-4706 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}} {774 0 0 0-5923 {}} {774 0 0 0-5899 {}} {772 0 0 0-5828 {}} {772 0 0 0-5731 {}} {774 0 0 0-5694 {}} {774 0 0 0-5670 {}} {772 0 0 0-5602 {}} {772 0 0 0-5513 {}} {774 0 0 0-5479 {}} {774 0 0 0-5455 {}} {772 0 0 0-5384 {}} {772 0 0 0-5279 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {774 0 0 0-4798 {}} {774 0 1.564 0-4835 {}} {774 0 1.564 0-4932 {}} {774 0 0 0-5003 {}} {774 0 0 0-5027 {}} {774 0 1.564 0-5061 {}} {774 0 1.564 0-5150 {}} {774 0 0 0-5218 {}} {774 0 0 0-5242 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5279 {}} {258 0 1.564 0-5384 {}} {258 0 0 0-5455 {}} {258 0 0 0-5479 {}} {258 0 1.564 0-5513 {}} {258 0 1.564 0-5602 {}} {258 0 0 0-5670 {}} {258 0 0 0-5694 {}} {258 0 1.564 0-5731 {}} {258 0 1.564 0-5828 {}} {258 0 0 0-5899 {}} {258 0 0 0-5923 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-5243) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1072 LOC {99 0.0524399 128 0.0 128 0.0 128 0.8291185999999999} PREDS {{146 0 0 0-5232 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5244 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5244) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1073 LOC {128 1.0 128 0.9415 128 1.0 129 0.006249937500000025 129 0.006249937500000025} PREDS {{774 0 0 0-5244 {}} {259 0 1.564 0-5243 {}} {130 0 0 0-5232 {}} {258 0 1.564 0-5230 {}} {258 0 0 0-5220 {}} {256 0 0 0-5152 {}} {130 0 0 0-4197 {}} {256 0 0 0-5063 {}} {258 0 0 0-5029 {}} {258 0 0 0-5005 {}} {256 0 0 0-4934 {}} {256 0 0 0-4837 {}} {258 0 0 0-4800 {}} {258 0 0 0-4776 {}} {256 0 0 0-4708 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}} {774 0 0 0-5925 {}} {774 0 0 0-5901 {}} {772 0 0 0-5830 {}} {772 0 0 0-5733 {}} {774 0 0 0-5696 {}} {774 0 0 0-5672 {}} {772 0 0 0-5604 {}} {772 0 0 0-5515 {}} {774 0 0 0-5481 {}} {774 0 0 0-5457 {}} {772 0 0 0-5386 {}} {772 0 0 0-5281 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {774 0 0 0-4800 {}} {774 0 1.564 0-4837 {}} {774 0 1.564 0-4934 {}} {774 0 0 0-5005 {}} {774 0 0 0-5029 {}} {774 0 1.564 0-5063 {}} {774 0 1.564 0-5152 {}} {774 0 0 0-5220 {}} {774 0 0 0-5244 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5281 {}} {258 0 1.564 0-5386 {}} {258 0 0 0-5457 {}} {258 0 0 0-5481 {}} {258 0 1.564 0-5515 {}} {258 0 1.564 0-5604 {}} {258 0 0 0-5672 {}} {258 0 0 0-5696 {}} {258 0 1.564 0-5733 {}} {258 0 1.564 0-5830 {}} {258 0 0 0-5901 {}} {258 0 0 0-5925 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-5245) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1074 LOC {99 0.0524399 128 0.0 128 0.0 128 0.8291185999999999} PREDS {{146 0 0 0-5232 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5246 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5246) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1075 LOC {128 1.0 128 0.9415 128 1.0 129 0.006249937500000025 129 0.006249937500000025} PREDS {{774 0 0 0-5246 {}} {259 0 1.564 0-5245 {}} {130 0 0 0-5232 {}} {258 0 1.564 0-5230 {}} {258 0 0 0-5222 {}} {256 0 0 0-5154 {}} {130 0 0 0-4197 {}} {256 0 0 0-5065 {}} {258 0 0 0-5031 {}} {258 0 0 0-5007 {}} {256 0 0 0-4936 {}} {256 0 0 0-4839 {}} {258 0 0 0-4802 {}} {258 0 0 0-4778 {}} {256 0 0 0-4710 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}} {774 0 0 0-5927 {}} {774 0 0 0-5903 {}} {772 0 0 0-5832 {}} {772 0 0 0-5735 {}} {774 0 0 0-5698 {}} {774 0 0 0-5674 {}} {772 0 0 0-5606 {}} {772 0 0 0-5517 {}} {774 0 0 0-5483 {}} {774 0 0 0-5459 {}} {772 0 0 0-5388 {}} {772 0 0 0-5283 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {774 0 0 0-4802 {}} {774 0 1.564 0-4839 {}} {774 0 1.564 0-4936 {}} {774 0 0 0-5007 {}} {774 0 0 0-5031 {}} {774 0 1.564 0-5065 {}} {774 0 1.564 0-5154 {}} {774 0 0 0-5222 {}} {774 0 0 0-5246 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5283 {}} {258 0 1.564 0-5388 {}} {258 0 0 0-5459 {}} {258 0 0 0-5483 {}} {258 0 1.564 0-5517 {}} {258 0 1.564 0-5606 {}} {258 0 0 0-5674 {}} {258 0 0 0-5698 {}} {258 0 1.564 0-5735 {}} {258 0 1.564 0-5832 {}} {258 0 0 0-5903 {}} {258 0 0 0-5927 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-5247) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#4)(9-3)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1076 LOC {99 0.0524399 128 0.0 128 0.0 128 0.8291185999999999} PREDS {{146 0 0 0-5232 {}} {258 0 0 0-5138 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 1.564 0-5248 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5248) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1077 LOC {128 1.0 128 0.9415 128 1.0 129 0.006249937500000025 129 0.006249937500000025} PREDS {{774 0 0 0-5248 {}} {259 0 1.564 0-5247 {}} {130 0 0 0-5232 {}} {258 0 1.564 0-5230 {}} {258 0 0 0-5224 {}} {256 0 0 0-5156 {}} {130 0 0 0-4197 {}} {256 0 0 0-5067 {}} {258 0 0 0-5033 {}} {258 0 0 0-5009 {}} {256 0 0 0-4938 {}} {256 0 0 0-4841 {}} {258 0 0 0-4804 {}} {258 0 0 0-4780 {}} {256 0 0 0-4712 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}} {774 0 0 0-5929 {}} {774 0 0 0-5905 {}} {772 0 0 0-5834 {}} {772 0 0 0-5737 {}} {774 0 0 0-5700 {}} {774 0 0 0-5676 {}} {772 0 0 0-5608 {}} {772 0 0 0-5519 {}} {774 0 0 0-5485 {}} {774 0 0 0-5461 {}} {772 0 0 0-5390 {}} {772 0 0 0-5285 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {774 0 0 0-4804 {}} {774 0 1.564 0-4841 {}} {774 0 1.564 0-4938 {}} {774 0 0 0-5009 {}} {774 0 0 0-5033 {}} {774 0 1.564 0-5067 {}} {774 0 1.564 0-5156 {}} {774 0 0 0-5224 {}} {774 0 0 0-5248 {}} {130 0 0 0-5258 {}} {258 0 1.564 0-5285 {}} {258 0 1.564 0-5390 {}} {258 0 0 0-5461 {}} {258 0 0 0-5485 {}} {258 0 1.564 0-5519 {}} {258 0 1.564 0-5608 {}} {258 0 0 0-5676 {}} {258 0 0 0-5700 {}} {258 0 1.564 0-5737 {}} {258 0 1.564 0-5834 {}} {258 0 0 0-5905 {}} {258 0 0 0-5929 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-5249) {AREA_SCORE {} NAME COMP_LOOP-5:slc(STAGE_LOOP:lshift.psp)(9-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1078 LOC {98 1.0 99 0.9651342249999999 99 0.9651342249999999 130 0.9651342249999999} PREDS {{130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5250 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5250) {AREA_SCORE {} NAME COMP_LOOP-5:not#3 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1079 LOC {98 1.0 99 0.9651342249999999 99 0.9651342249999999 130 0.9651342249999999} PREDS {{259 0 0 0-5249 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5251 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5251) {AREA_SCORE {} NAME COMP_LOOP-5:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1080 LOC {98 1.0 99 0.9651342249999999 99 0.9651342249999999 130 0.9651342249999999} PREDS {{259 0 0 0-5250 {}} {130 0 0 0-4197 {}}} SUCCS {{258 0 0 0-5255 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5252) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1081 LOC {98 1.0 99 0.0 99 0.0 99 0.0 130 0.9651342249999999} PREDS {{130 0 0 0-4197 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5253 {}} {130 0 0 0-5258 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5253) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1082 LOC {98 1.0 99 0.0 99 0.0 130 0.9651342249999999} PREDS {{259 0 0 0-5252 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5254 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5254) {AREA_SCORE {} NAME COMP_LOOP:conc#24 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1083 LOC {98 1.0 99 0.9651342249999999 99 0.9651342249999999 130 0.9651342249999999} PREDS {{259 0 0 0-5253 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5255 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5255) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 9 NAME COMP_LOOP-5:acc TYPE ACCU DELAY {0.56 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1084 LOC {99 0.0 99 0.9651342249999999 99 0.9651342249999999 99 0.9999999477564101 130 0.9999999477564101} PREDS {{259 0 0 0-5254 {}} {258 0 0 0-5251 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5256 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5256) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc)(9) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1085 LOC {99 0.034865775 99 1.0 99 1.0 130 1.0} PREDS {{259 0 0 0-5255 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5257 {}} {130 0 0 0-5258 {}}} CYCLES {}}
set a(0-5257) {AREA_SCORE {} NAME COMP_LOOP-5:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1086 LOC {99 0.034865775 129 1.0 129 1.0 130 1.0} PREDS {{259 0 0 0-5256 {}} {130 0 0 0-4197 {}}} SUCCS {{259 0 0 0-5258 {}}} CYCLES {}}
set a(0-5258) {AREA_SCORE {} NAME COMP_LOOP-5:break(COMP_LOOP) TYPE TERMINATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1087 LOC {129 0.0062499999999999995 129 1.0 129 1.0 130 1.0} PREDS {{259 0 0 0-5257 {}} {130 0 0 0-5256 {}} {130 0 0 0-5255 {}} {130 0 0 0-5254 {}} {130 0 0 0-5253 {}} {130 0 0 0-5252 {}} {130 0 0 0-5251 {}} {130 0 0 0-5250 {}} {130 0 0 0-5249 {}} {130 0 0 0-5248 {}} {130 0 0 0-5247 {}} {130 0 0 0-5246 {}} {130 0 0 0-5245 {}} {130 0 0 0-5244 {}} {130 0 0 0-5243 {}} {130 0 0 0-5242 {}} {130 0 0 0-5241 {}} {130 0 0 0-5240 {}} {130 0 0 0-5239 {}} {130 0 0 0-5238 {}} {130 0 0 0-5237 {}} {130 0 0 0-5236 {}} {130 0 0 0-5235 {}} {130 0 0 0-5234 {}} {130 0 0 0-5233 {}} {130 0 0 0-5231 {}} {130 0 0 0-5230 {}} {130 0 0 0-5228 {}} {130 0 0 0-5227 {}} {130 0 0 0-5226 {}} {130 0 0 0-5225 {}} {130 0 0 0-5224 {}} {130 0 0 0-5223 {}} {130 0 0 0-5222 {}} {130 0 0 0-5221 {}} {130 0 0 0-5220 {}} {130 0 0 0-5219 {}} {130 0 0 0-5218 {}} {130 0 0 0-5217 {}} {130 0 0 0-5216 {}} {130 0 0 0-5215 {}} {130 0 0 0-5214 {}} {130 0 0 0-5213 {}} {130 0 0 0-5212 {}} {130 0 0 0-5211 {}} {130 0 0 0-5210 {}} {130 0 0 0-5209 {}} {130 0 0 0-5207 {}} {130 0 0 0-5206 {}} {130 0 0 0-5204 {}} {130 0 0 0-5203 {}} {130 0 0 0-5202 {}} {130 0 0 0-5201 {}} {130 0 0 0-5199 {}} {130 0 0 0-5198 {}} {130 0 0 0-5197 {}} {130 0 0 0-5196 {}} {130 0 0 0-5195 {}} {130 0 0 0-5194 {}} {130 0 0 0-5193 {}} {130 0 0 0-5192 {}} {130 0 0 0-5191 {}} {130 0 0 0-5190 {}} {130 0 0 0-5189 {}} {130 0 0 0-5188 {}} {130 0 0 0-5187 {}} {130 0 0 0-5186 {}} {130 0 0 0-5185 {}} {130 0 0 0-5184 {}} {130 0 0 0-5183 {}} {130 0 0 0-5182 {}} {130 0 0 0-5181 {}} {130 0 0 0-5180 {}} {130 0 0 0-5179 {}} {130 0 0 0-5178 {}} {130 0 0 0-5177 {}} {130 0 0 0-5176 {}} {130 0 0 0-5175 {}} {130 0 0 0-5174 {}} {130 0 0 0-5173 {}} {130 0 0 0-5172 {}} {130 0 0 0-5171 {}} {130 0 0 0-5170 {}} {130 0 0 0-5169 {}} {130 0 0 0-5168 {}} {130 0 0 0-5167 {}} {130 0 0 0-5166 {}} {130 0 0 0-5165 {}} {130 0 0 0-5164 {}} {130 0 0 0-5163 {}} {130 0 0 0-5162 {}} {130 0 0 0-5161 {}} {130 0 0 0-5160 {}} {130 0 0 0-5159 {}} {130 0 0 0-5158 {}} {130 0 0 0-5157 {}} {130 0 0 0-5156 {}} {130 0 0 0-5155 {}} {130 0 0 0-5154 {}} {130 0 0 0-5153 {}} {130 0 0 0-5152 {}} {130 0 0 0-5151 {}} {130 0 0 0-5150 {}} {130 0 0 0-5149 {}} {130 0 0 0-5148 {}} {130 0 0 0-5147 {}} {130 0 0 0-5146 {}} {130 0 0 0-5145 {}} {130 0 0 0-5144 {}} {130 0 0 0-5143 {}} {130 0 0 0-5142 {}} {130 0 0 0-5141 {}} {130 0 0 0-5139 {}} {130 0 0 0-5138 {}} {130 0 0 0-5137 {}} {130 0 0 0-5136 {}} {130 0 0 0-5135 {}} {130 0 0 0-5134 {}} {130 0 0 0-5133 {}} {130 0 0 0-5132 {}} {130 0 0 0-4197 {}}} SUCCS {{128 0 0 0-5344 {}} {128 0 0 0-5345 {}} {128 0 0 0-5346 {}} {64 0 0 0-4198 {}}} CYCLES {}}
set a(0-5259) {AREA_SCORE {} NAME COMP_LOOP:asn#92 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1088 LOC {0 1.0 1 0.0 1 0.0 1 0.0 129 0.794753625} PREDS {} SUCCS {{259 0 0 0-5260 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5260) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(9-2) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1089 LOC {0 1.0 1 0.0 1 0.0 129 0.794753625} PREDS {{259 0 0 0-5259 {}}} SUCCS {{258 0 0 0-5264 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5261) {AREA_SCORE {} NAME COMP_LOOP:k:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1090 LOC {0 1.0 1 0.0 1 0.0 1 0.0 129 0.794753625} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5262 {}} {130 0 0 0-4198 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5262) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1091 LOC {0 1.0 1 0.0 1 0.0 129 0.794753625} PREDS {{259 0 0 0-5261 {}}} SUCCS {{259 0 0 0-5263 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5263) {AREA_SCORE {} NAME COMP_LOOP:conc#25 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1092 LOC {0 1.0 1 0.965635025 1 0.965635025 129 0.794753625} PREDS {{259 0 0 0-5262 {}}} SUCCS {{259 0 0 0-5264 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5264) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,7,0,8) QUANTITY 2 NAME COMP_LOOP:acc#13 TYPE ACCU DELAY {0.55 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1093 LOC {1 0.0 1 0.965635025 1 0.965635025 1 0.999999946474359 129 0.829118546474359} PREDS {{259 0 0 0-5263 {}} {258 0 0 0-5260 {}}} SUCCS {{259 0 0 0-5265 {}} {258 0 0 0-5270 {}} {258 0 0 0-5272 {}} {258 0 0 0-5274 {}} {258 0 0 0-5276 {}} {258 0 0 0-5278 {}} {258 0 0 0-5280 {}} {258 0 0 0-5282 {}} {258 0 0 0-5284 {}} {258 0 0 0-5286 {}} {258 0 0 0-5294 {}} {258 0 0 0-5301 {}} {258 0 0 0-5310 {}} {258 0 0 0-5313 {}} {258 0 0 0-5320 {}} {258 0 0 0-5327 {}} {258 0 0 0-5334 {}} {130 0 0 0-4198 {}} {258 0 0 0-5441 {}} {258 0 0 0-5446 {}} {258 0 0 0-5448 {}} {258 0 0 0-5450 {}} {258 0 0 0-5452 {}} {258 0 0 0-5454 {}} {258 0 0 0-5456 {}} {258 0 0 0-5458 {}} {258 0 0 0-5460 {}}} CYCLES {}}
set a(0-5265) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1094 LOC {1 0.034364975 1 1.0 1 1.0 129 0.8291185999999999} PREDS {{259 0 0 0-5264 {}}} SUCCS {{258 0 0 0-5268 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5266) {AREA_SCORE {} NAME COMP_LOOP:asn#93 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1095 LOC {0 1.0 1 0.0 1 0.0 1 0.0 129 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-5267 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5267) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1096 LOC {0 1.0 1 0.0 1 0.0 129 0.8291185999999999} PREDS {{259 0 0 0-5266 {}}} SUCCS {{259 0 0 0-5268 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5268) {AREA_SCORE {} NAME COMP_LOOP:conc#157 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1097 LOC {1 0.034364975 1 1.0 1 1.0 129 0.8291185999999999} PREDS {{259 0 0 0-5267 {}} {258 0 0 0-5265 {}}} SUCCS {{259 0 0 0-5269 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5269) {AREA_SCORE {} NAME COMP_LOOP:switch#8 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1098 LOC {1 0.034364975 1 1.0 1 1.0 129 0.8291185999999999} PREDS {{259 0 0 0-5268 {}}} SUCCS {{146 0 0 0-5270 {}} {146 0 0 0-5271 {}} {146 0 0 0-5272 {}} {146 0 0 0-5273 {}} {146 0 0 0-5274 {}} {146 0 0 0-5275 {}} {146 0 0 0-5276 {}} {146 0 0 0-5277 {}} {146 0 0 0-5278 {}} {146 0 0 0-5279 {}} {146 0 0 0-5280 {}} {146 0 0 0-5281 {}} {146 0 0 0-5282 {}} {146 0 0 0-5283 {}} {146 0 0 0-5284 {}} {146 0 0 0-5285 {}}} CYCLES {}}
set a(0-5270) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1099 LOC {1 0.034364975 129 0.8291185999999999 129 0.8291185999999999 129 0.8291185999999999} PREDS {{146 0 0 0-5269 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5271 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5271) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1100 LOC {129 1.0 129 0.9415 129 1.0 130 0.09437493750000003 130 0.09437493750000003} PREDS {{259 0 1.564 0-5270 {}} {146 0 0 0-5269 {}} {258 0 1.564 0-5234 {}} {258 0 1.564 0-5210 {}} {258 0 1.564 0-5019 {}} {258 0 1.564 0-4995 {}} {258 0 1.564 0-4790 {}} {258 0 1.564 0-4766 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}} {774 0 1.564 0-5686 {}} {774 0 1.564 0-5662 {}} {774 0 1.564 0-5471 {}} {774 0 1.564 0-5447 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {772 0 0 0-4766 {}} {772 0 0 0-4790 {}} {772 0 0 0-4995 {}} {772 0 0 0-5019 {}} {772 0 0 0-5210 {}} {772 0 0 0-5234 {}} {258 0 0 0-5340 {}} {130 0 0 0-4198 {}} {256 0 0 0-5447 {}} {256 0 0 0-5471 {}} {256 0 0 0-5662 {}} {256 0 0 0-5686 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-5272) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1101 LOC {1 0.034364975 129 0.8291185999999999 129 0.8291185999999999 129 0.8291185999999999} PREDS {{146 0 0 0-5269 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5273 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5273) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1102 LOC {129 1.0 129 0.9415 129 1.0 130 0.09437493750000003 130 0.09437493750000003} PREDS {{259 0 1.564 0-5272 {}} {146 0 0 0-5269 {}} {258 0 1.564 0-5236 {}} {258 0 1.564 0-5212 {}} {258 0 1.564 0-5021 {}} {258 0 1.564 0-4997 {}} {258 0 1.564 0-4792 {}} {258 0 1.564 0-4768 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}} {774 0 1.564 0-5688 {}} {774 0 1.564 0-5664 {}} {774 0 1.564 0-5473 {}} {774 0 1.564 0-5449 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {772 0 0 0-4768 {}} {772 0 0 0-4792 {}} {772 0 0 0-4997 {}} {772 0 0 0-5021 {}} {772 0 0 0-5212 {}} {772 0 0 0-5236 {}} {258 0 0 0-5340 {}} {130 0 0 0-4198 {}} {256 0 0 0-5449 {}} {256 0 0 0-5473 {}} {256 0 0 0-5664 {}} {256 0 0 0-5688 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-5274) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1103 LOC {1 0.034364975 129 0.8291185999999999 129 0.8291185999999999 129 0.8291185999999999} PREDS {{146 0 0 0-5269 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5275 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5275) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1104 LOC {129 1.0 129 0.9415 129 1.0 130 0.09437493750000003 130 0.09437493750000003} PREDS {{259 0 1.564 0-5274 {}} {146 0 0 0-5269 {}} {258 0 1.564 0-5238 {}} {258 0 1.564 0-5214 {}} {258 0 1.564 0-5023 {}} {258 0 1.564 0-4999 {}} {258 0 1.564 0-4794 {}} {258 0 1.564 0-4770 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}} {774 0 1.564 0-5690 {}} {774 0 1.564 0-5666 {}} {774 0 1.564 0-5475 {}} {774 0 1.564 0-5451 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {772 0 0 0-4770 {}} {772 0 0 0-4794 {}} {772 0 0 0-4999 {}} {772 0 0 0-5023 {}} {772 0 0 0-5214 {}} {772 0 0 0-5238 {}} {258 0 0 0-5340 {}} {130 0 0 0-4198 {}} {256 0 0 0-5451 {}} {256 0 0 0-5475 {}} {256 0 0 0-5666 {}} {256 0 0 0-5690 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-5276) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1105 LOC {1 0.034364975 129 0.8291185999999999 129 0.8291185999999999 129 0.8291185999999999} PREDS {{146 0 0 0-5269 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5277 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5277) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1106 LOC {129 1.0 129 0.9415 129 1.0 130 0.09437493750000003 130 0.09437493750000003} PREDS {{259 0 1.564 0-5276 {}} {146 0 0 0-5269 {}} {258 0 1.564 0-5240 {}} {258 0 1.564 0-5216 {}} {258 0 1.564 0-5025 {}} {258 0 1.564 0-5001 {}} {258 0 1.564 0-4796 {}} {258 0 1.564 0-4772 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}} {774 0 1.564 0-5692 {}} {774 0 1.564 0-5668 {}} {774 0 1.564 0-5477 {}} {774 0 1.564 0-5453 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {772 0 0 0-4772 {}} {772 0 0 0-4796 {}} {772 0 0 0-5001 {}} {772 0 0 0-5025 {}} {772 0 0 0-5216 {}} {772 0 0 0-5240 {}} {258 0 0 0-5340 {}} {130 0 0 0-4198 {}} {256 0 0 0-5453 {}} {256 0 0 0-5477 {}} {256 0 0 0-5668 {}} {256 0 0 0-5692 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-5278) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1107 LOC {1 0.034364975 129 0.8291185999999999 129 0.8291185999999999 129 0.8291185999999999} PREDS {{146 0 0 0-5269 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5279 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5279) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1108 LOC {129 1.0 129 0.9415 129 1.0 130 0.09437493750000003 130 0.09437493750000003} PREDS {{259 0 1.564 0-5278 {}} {146 0 0 0-5269 {}} {258 0 1.564 0-5242 {}} {258 0 1.564 0-5218 {}} {258 0 1.564 0-5027 {}} {258 0 1.564 0-5003 {}} {258 0 1.564 0-4798 {}} {258 0 1.564 0-4774 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}} {774 0 1.564 0-5694 {}} {774 0 1.564 0-5670 {}} {774 0 1.564 0-5479 {}} {774 0 1.564 0-5455 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {772 0 0 0-4774 {}} {772 0 0 0-4798 {}} {772 0 0 0-5003 {}} {772 0 0 0-5027 {}} {772 0 0 0-5218 {}} {772 0 0 0-5242 {}} {258 0 0 0-5340 {}} {130 0 0 0-4198 {}} {256 0 0 0-5455 {}} {256 0 0 0-5479 {}} {256 0 0 0-5670 {}} {256 0 0 0-5694 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-5280) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1109 LOC {1 0.034364975 129 0.8291185999999999 129 0.8291185999999999 129 0.8291185999999999} PREDS {{146 0 0 0-5269 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5281 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5281) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1110 LOC {129 1.0 129 0.9415 129 1.0 130 0.09437493750000003 130 0.09437493750000003} PREDS {{259 0 1.564 0-5280 {}} {146 0 0 0-5269 {}} {258 0 1.564 0-5244 {}} {258 0 1.564 0-5220 {}} {258 0 1.564 0-5029 {}} {258 0 1.564 0-5005 {}} {258 0 1.564 0-4800 {}} {258 0 1.564 0-4776 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}} {774 0 1.564 0-5696 {}} {774 0 1.564 0-5672 {}} {774 0 1.564 0-5481 {}} {774 0 1.564 0-5457 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {772 0 0 0-4776 {}} {772 0 0 0-4800 {}} {772 0 0 0-5005 {}} {772 0 0 0-5029 {}} {772 0 0 0-5220 {}} {772 0 0 0-5244 {}} {258 0 0 0-5340 {}} {130 0 0 0-4198 {}} {256 0 0 0-5457 {}} {256 0 0 0-5481 {}} {256 0 0 0-5672 {}} {256 0 0 0-5696 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-5282) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1111 LOC {1 0.034364975 129 0.8291185999999999 129 0.8291185999999999 129 0.8291185999999999} PREDS {{146 0 0 0-5269 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5283 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5283) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1112 LOC {129 1.0 129 0.9415 129 1.0 130 0.09437493750000003 130 0.09437493750000003} PREDS {{259 0 1.564 0-5282 {}} {146 0 0 0-5269 {}} {258 0 1.564 0-5246 {}} {258 0 1.564 0-5222 {}} {258 0 1.564 0-5031 {}} {258 0 1.564 0-5007 {}} {258 0 1.564 0-4802 {}} {258 0 1.564 0-4778 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}} {774 0 1.564 0-5698 {}} {774 0 1.564 0-5674 {}} {774 0 1.564 0-5483 {}} {774 0 1.564 0-5459 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {772 0 0 0-4778 {}} {772 0 0 0-4802 {}} {772 0 0 0-5007 {}} {772 0 0 0-5031 {}} {772 0 0 0-5222 {}} {772 0 0 0-5246 {}} {258 0 0 0-5340 {}} {130 0 0 0-4198 {}} {256 0 0 0-5459 {}} {256 0 0 0-5483 {}} {256 0 0 0-5674 {}} {256 0 0 0-5698 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-5284) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1113 LOC {1 0.034364975 129 0.8291185999999999 129 0.8291185999999999 129 0.8291185999999999} PREDS {{146 0 0 0-5269 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5285 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5285) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#8 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1114 LOC {129 1.0 129 0.9415 129 1.0 130 0.09437493750000003 130 0.09437493750000003} PREDS {{259 0 1.564 0-5284 {}} {146 0 0 0-5269 {}} {258 0 1.564 0-5248 {}} {258 0 1.564 0-5224 {}} {258 0 1.564 0-5033 {}} {258 0 1.564 0-5009 {}} {258 0 1.564 0-4804 {}} {258 0 1.564 0-4780 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}} {774 0 1.564 0-5700 {}} {774 0 1.564 0-5676 {}} {774 0 1.564 0-5485 {}} {774 0 1.564 0-5461 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {772 0 0 0-4780 {}} {772 0 0 0-4804 {}} {772 0 0 0-5009 {}} {772 0 0 0-5033 {}} {772 0 0 0-5224 {}} {772 0 0 0-5248 {}} {258 0 0 0-5340 {}} {130 0 0 0-4198 {}} {256 0 0 0-5461 {}} {256 0 0 0-5485 {}} {256 0 0 0-5676 {}} {256 0 0 0-5700 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-5286) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1115 LOC {1 0.034364975 1 1.0 1 1.0 130 0.9511217999999999} PREDS {{258 0 0 0-5264 {}}} SUCCS {{258 0 0 0-5291 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5287) {AREA_SCORE {} NAME COMP_LOOP:asn#94 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1116 LOC {0 1.0 1 0.0 1 0.0 1 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5288 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5288) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1117 LOC {0 1.0 1 0.0 1 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5287 {}}} SUCCS {{258 0 0 0-5291 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5289) {AREA_SCORE {} NAME COMP_LOOP:asn#95 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1118 LOC {0 1.0 1 0.0 1 0.0 1 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5290 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5290) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1119 LOC {0 1.0 1 0.0 1 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5289 {}}} SUCCS {{259 0 0 0-5291 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5291) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#16 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1120 LOC {1 0.034364975 1 1.0 1 1.0 130 0.9511217999999999} PREDS {{259 0 0 0-5290 {}} {258 0 0 0-5288 {}} {258 0 0 0-5286 {}}} SUCCS {{258 0 0 0-5340 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5292) {AREA_SCORE {} NAME COMP_LOOP:asn#96 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1121 LOC {0 1.0 130 0.0 130 0.0 130 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5293 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5293) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1122 LOC {0 1.0 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5292 {}}} SUCCS {{258 0 0 0-5298 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5294) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1123 LOC {1 0.034364975 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{258 0 0 0-5264 {}}} SUCCS {{258 0 0 0-5297 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5295) {AREA_SCORE {} NAME COMP_LOOP:asn#97 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1124 LOC {0 1.0 130 0.0 130 0.0 130 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5296 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5296) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1125 LOC {0 1.0 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5295 {}}} SUCCS {{259 0 0 0-5297 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5297) {AREA_SCORE {} NAME COMP_LOOP:nor#49 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1126 LOC {1 0.034364975 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5296 {}} {258 0 0 0-5294 {}}} SUCCS {{259 0 0 0-5298 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5298) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#112 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1127 LOC {1 0.034364975 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5297 {}} {258 0 0 0-5293 {}}} SUCCS {{258 0 0 0-5340 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5299) {AREA_SCORE {} NAME COMP_LOOP:asn#98 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1128 LOC {0 1.0 130 0.0 130 0.0 130 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5300 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5300) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1129 LOC {0 1.0 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5299 {}}} SUCCS {{258 0 0 0-5305 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5301) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1130 LOC {1 0.034364975 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{258 0 0 0-5264 {}}} SUCCS {{258 0 0 0-5304 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5302) {AREA_SCORE {} NAME COMP_LOOP:asn#99 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1131 LOC {0 1.0 130 0.0 130 0.0 130 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5303 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5303) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1132 LOC {0 1.0 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5302 {}}} SUCCS {{259 0 0 0-5304 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5304) {AREA_SCORE {} NAME COMP_LOOP:nor#50 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1133 LOC {1 0.034364975 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5303 {}} {258 0 0 0-5301 {}}} SUCCS {{259 0 0 0-5305 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5305) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#113 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1134 LOC {1 0.034364975 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5304 {}} {258 0 0 0-5300 {}}} SUCCS {{258 0 0 0-5340 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5306) {AREA_SCORE {} NAME COMP_LOOP:asn#100 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1135 LOC {0 1.0 64 0.0 64 0.0 64 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5307 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5307) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1136 LOC {0 1.0 64 0.0 64 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5306 {}}} SUCCS {{258 0 0 0-5312 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5308) {AREA_SCORE {} NAME COMP_LOOP:asn#101 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1137 LOC {0 1.0 1 0.0 1 0.0 1 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5309 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5309) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1138 LOC {0 1.0 1 0.0 1 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5308 {}}} SUCCS {{258 0 0 0-5312 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5310) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1139 LOC {1 0.034364975 1 1.0 1 1.0 130 0.9511217999999999} PREDS {{258 0 0 0-5264 {}}} SUCCS {{259 0 0 0-5311 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5311) {AREA_SCORE {} NAME COMP_LOOP:not#82 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1140 LOC {1 0.034364975 1 1.0 1 1.0 130 0.9511217999999999} PREDS {{259 0 0 0-5310 {}}} SUCCS {{259 0 0 0-5312 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5312) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#114 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1141 LOC {1 0.034364975 64 0.0 64 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5311 {}} {258 0 0 0-5309 {}} {258 0 0 0-5307 {}}} SUCCS {{258 0 0 0-5340 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5313) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1142 LOC {1 0.034364975 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{258 0 0 0-5264 {}}} SUCCS {{258 0 0 0-5319 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5314) {AREA_SCORE {} NAME COMP_LOOP:asn#102 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1143 LOC {0 1.0 130 0.0 130 0.0 130 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5315 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5315) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1144 LOC {0 1.0 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5314 {}}} SUCCS {{258 0 0 0-5318 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5316) {AREA_SCORE {} NAME COMP_LOOP:asn#103 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1145 LOC {0 1.0 130 0.0 130 0.0 130 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5317 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5317) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1146 LOC {0 1.0 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5316 {}}} SUCCS {{259 0 0 0-5318 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5318) {AREA_SCORE {} NAME COMP_LOOP:nor#51 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1147 LOC {1 0.0 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5317 {}} {258 0 0 0-5315 {}}} SUCCS {{259 0 0 0-5319 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5319) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#115 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1148 LOC {1 0.034364975 130 0.0 130 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5318 {}} {258 0 0 0-5313 {}}} SUCCS {{258 0 0 0-5340 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5320) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1149 LOC {1 0.034364975 1 1.0 1 1.0 130 0.9511217999999999} PREDS {{258 0 0 0-5264 {}}} SUCCS {{258 0 0 0-5326 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5321) {AREA_SCORE {} NAME COMP_LOOP:asn#104 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1150 LOC {0 1.0 1 0.0 1 0.0 1 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5322 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5322) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1151 LOC {0 1.0 1 0.0 1 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5321 {}}} SUCCS {{258 0 0 0-5326 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5323) {AREA_SCORE {} NAME COMP_LOOP:asn#105 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1152 LOC {0 1.0 1 0.0 1 0.0 1 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5324 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5324) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1153 LOC {0 1.0 1 0.0 1 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5323 {}}} SUCCS {{259 0 0 0-5325 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5325) {AREA_SCORE {} NAME COMP_LOOP:not#83 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1154 LOC {1 0.0 1 1.0 1 1.0 130 0.9511217999999999} PREDS {{259 0 0 0-5324 {}}} SUCCS {{259 0 0 0-5326 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5326) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#116 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1155 LOC {1 0.034364975 1 1.0 1 1.0 130 0.9511217999999999} PREDS {{259 0 0 0-5325 {}} {258 0 0 0-5322 {}} {258 0 0 0-5320 {}}} SUCCS {{258 0 0 0-5340 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5327) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1156 LOC {1 0.034364975 3 0.0 3 0.0 130 0.9511217999999999} PREDS {{258 0 0 0-5264 {}}} SUCCS {{258 0 0 0-5333 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5328) {AREA_SCORE {} NAME COMP_LOOP:asn#106 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1157 LOC {0 1.0 66 0.0 66 0.0 66 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5329 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5329) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1158 LOC {0 1.0 66 0.0 66 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5328 {}}} SUCCS {{258 0 0 0-5333 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5330) {AREA_SCORE {} NAME COMP_LOOP:asn#107 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1159 LOC {0 1.0 3 0.0 3 0.0 3 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5331 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5331) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1160 LOC {0 1.0 3 0.0 3 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5330 {}}} SUCCS {{259 0 0 0-5332 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5332) {AREA_SCORE {} NAME COMP_LOOP:not#84 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1161 LOC {1 0.0 3 0.0 3 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5331 {}}} SUCCS {{259 0 0 0-5333 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5333) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#117 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1162 LOC {1 0.034364975 66 0.0 66 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5332 {}} {258 0 0 0-5329 {}} {258 0 0 0-5327 {}}} SUCCS {{258 0 0 0-5340 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5334) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#3.idiv(9:2))(0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1163 LOC {1 0.034364975 3 0.0 3 0.0 130 0.9511217999999999} PREDS {{258 0 0 0-5264 {}}} SUCCS {{258 0 0 0-5339 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5335) {AREA_SCORE {} NAME COMP_LOOP:asn#108 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1164 LOC {0 1.0 3 0.0 3 0.0 3 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5336 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5336) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1165 LOC {0 1.0 3 0.0 3 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5335 {}}} SUCCS {{258 0 0 0-5339 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5337) {AREA_SCORE {} NAME COMP_LOOP:asn#109 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1166 LOC {0 1.0 11 0.0 11 0.0 11 0.0 130 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5338 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5338) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1167 LOC {0 1.0 11 0.0 11 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5337 {}}} SUCCS {{259 0 0 0-5339 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5339) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#118 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1168 LOC {1 0.034364975 11 0.0 11 0.0 130 0.9511217999999999} PREDS {{259 0 0 0-5338 {}} {258 0 0 0-5336 {}} {258 0 0 0-5334 {}}} SUCCS {{259 0 0 0-5340 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5340) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#8 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1169 LOC {130 0.094375 130 0.9511217999999999 130 0.9511217999999999 130 0.999999942628205 130 0.999999942628205} PREDS {{259 0 0 0-5339 {}} {258 0 0 0-5333 {}} {258 0 0 0-5326 {}} {258 0 0 0-5319 {}} {258 0 0 0-5312 {}} {258 0 0 0-5305 {}} {258 0 0 0-5298 {}} {258 0 0 0-5291 {}} {258 0 0 0-5285 {}} {258 0 0 0-5283 {}} {258 0 0 0-5281 {}} {258 0 0 0-5279 {}} {258 0 0 0-5277 {}} {258 0 0 0-5275 {}} {258 0 0 0-5273 {}} {258 0 0 0-5271 {}} {258 0 0 0-4302 {}} {258 0 0 0-4301 {}} {258 0 0 0-4300 {}} {258 0 0 0-4299 {}} {258 0 0 0-4298 {}} {258 0 0 0-4297 {}} {258 0 0 0-4296 {}} {258 0 0 0-4295 {}}} SUCCS {{130 0 0 0-4198 {}} {258 0 0 0-5436 {}} {258 0 0 0-5463 {}}} CYCLES {}}
set a(0-5341) {AREA_SCORE {} NAME COMP_LOOP:k:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1170 LOC {0 1.0 130 0.0 130 0.0 130 0.0 130 1.0} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5342 {}} {130 0 0 0-4198 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5342) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1171 LOC {0 1.0 130 0.0 130 0.0 130 1.0} PREDS {{259 0 0 0-5341 {}}} SUCCS {{259 0 0 0-5343 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5343) {AREA_SCORE {} NAME COMP_LOOP-5:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1172 LOC {0 1.0 130 0.0 130 0.0 130 1.0} PREDS {{259 0 0 0-5342 {}}} SUCCS {{259 0 0 0-5344 {}} {130 0 0 0-4198 {}}} CYCLES {}}
set a(0-5344) {AREA_SCORE {} NAME COMP_LOOP:asn#110 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1173 LOC {129 0.0 130 0.0 130 0.0 130 0.0 130 1.0} PREDS {{259 0 0 0-5343 {}} {128 0 0 0-5258 {}} {772 0 0 0-4198 {}}} SUCCS {{258 0 0 0-4198 {}}} CYCLES {}}
set a(0-5345) {AREA_SCORE {} NAME COMP_LOOP-5:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1174 LOC {129 0.0 130 1.0 130 1.0 130 1.0 130 1.0} PREDS {{128 0 0 0-5258 {}} {772 0 0 0-5391 {}} {772 0 0 0-4198 {}}} SUCCS {{258 0 0 0-4198 {}}} CYCLES {}}
set a(0-5346) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-5:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1175 LOC {129 0.0 130 1.0 130 1.0 130 1.0 130 1.0} PREDS {{128 0 0 0-5258 {}} {772 0 0 0-4198 {}}} SUCCS {{259 0 0 0-4198 {}}} CYCLES {}}
set a(0-5347) {AREA_SCORE {} NAME modExp_dev#1:while:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1176 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-5365 {}}} SUCCS {{259 0 0 0-5348 {}} {256 0 0 0-5365 {}}} CYCLES {}}
set a(0-5348) {AREA_SCORE {} NAME COMP_LOOP-5:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1177 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-5347 {}}} SUCCS {{128 0 0 0-5358 {}} {128 0 0 0-5359 {}} {128 0 0 0-5365 {}}} CYCLES {}}
set a(0-5349) {AREA_SCORE {} NAME modExp_dev#1:while:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1178 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-5359 {}}} SUCCS {{258 0 0 0-5351 {}} {256 0 0 0-5359 {}}} CYCLES {}}
set a(0-5350) {AREA_SCORE {} NAME modExp_dev#1:while:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1179 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-5351 {}}} CYCLES {}}
set a(0-5351) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-5:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1180 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-5350 {}} {258 0 0 0-5349 {}}} SUCCS {{259 0 0 0-5352 {}}} CYCLES {}}
set a(0-5352) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.base TYPE {C-CORE PORT} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1181 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-5351 {}} {128 0 0 0-5354 {}}} SUCCS {{258 0 0 0-5354 {}}} CYCLES {}}
set a(0-5353) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.m TYPE {C-CORE PORT} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1182 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-5354 {}}} SUCCS {{259 0 0 0-5354 {}}} CYCLES {}}
set a(0-5354) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-5:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1183 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-5353 {}} {258 0 0 0-5352 {}}} SUCCS {{128 0 0 0-5352 {}} {128 0 0 0-5353 {}} {259 0 0 0-5355 {}}} CYCLES {}}
set a(0-5355) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.return TYPE {C-CORE PORT} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1184 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-5354 {}}} SUCCS {{258 0 0 0-5359 {}}} CYCLES {}}
set a(0-5356) {AREA_SCORE {} NAME modExp_dev#1:while:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1185 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-5358 {}}} SUCCS {{259 0 0 0-5357 {}} {256 0 0 0-5358 {}}} CYCLES {}}
set a(0-5357) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-5:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1186 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-5356 {}}} SUCCS {{259 0 0 0-5358 {}} {258 0 0 0-5360 {}}} CYCLES {}}
set a(0-5358) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1187 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-5358 {}} {259 0 0 0-5357 {}} {256 0 0 0-5356 {}} {128 0 0 0-5348 {}}} SUCCS {{774 0 0 0-5356 {}} {772 0 0 0-5358 {}}} CYCLES {}}
set a(0-5359) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1188 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-5359 {}} {258 0 0 0-5355 {}} {256 0 0 0-5349 {}} {128 0 0 0-5348 {}}} SUCCS {{774 0 0 0-5349 {}} {772 0 0 0-5359 {}}} CYCLES {}}
set a(0-5360) {AREA_SCORE {} NAME COMP_LOOP-5:operator><64,false>#1:not TYPE NOT PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1189 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-5357 {}}} SUCCS {{259 0 0 0-5361 {}}} CYCLES {}}
set a(0-5361) {AREA_SCORE {} NAME COMP_LOOP-5:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1190 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-5360 {}}} SUCCS {{259 0 0 0-5362 {}}} CYCLES {}}
set a(0-5362) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-5:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1191 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-5361 {}}} SUCCS {{259 0 0 0-5363 {}}} CYCLES {}}
set a(0-5363) {AREA_SCORE {} NAME COMP_LOOP-5:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1192 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-5362 {}}} SUCCS {{259 0 0 0-5364 {}}} CYCLES {}}
set a(0-5364) {AREA_SCORE {} NAME COMP_LOOP-5:modExp_dev#1:while:not TYPE NOT PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1193 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-5363 {}}} SUCCS {{259 0 0 0-5365 {}}} CYCLES {}}
set a(0-5365) {AREA_SCORE {} NAME modExp_dev#1:while:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4198 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1194 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-5365 {}} {259 0 0 0-5364 {}} {128 0 0 0-5348 {}} {256 0 0 0-5347 {}}} SUCCS {{774 0 0 0-5347 {}} {772 0 0 0-5365 {}}} CYCLES {}}
set a(0-4198) {CHI {0-5347 0-5348 0-5349 0-5350 0-5351 0-5352 0-5353 0-5354 0-5355 0-5356 0-5357 0-5358 0-5359 0-5360 0-5361 0-5362 0-5363 0-5364 0-5365} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {8775 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 8775 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 8775 NAME COMP_LOOP-5:modExp_dev#1:while TYPE LOOP DELAY {175520.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1195 LOC {130 1.0 130 1.0 130 1.0 130 1.0} PREDS {{259 0 0 0-5346 {}} {258 0 0 0-5345 {}} {258 0 0 0-5344 {}} {130 0 0 0-5343 {}} {130 0 0 0-5342 {}} {130 0 0 0-5341 {}} {130 0 0 0-5340 {}} {130 0 0 0-5339 {}} {130 0 0 0-5338 {}} {130 0 0 0-5337 {}} {130 0 0 0-5336 {}} {130 0 0 0-5335 {}} {130 0 0 0-5334 {}} {130 0 0 0-5333 {}} {130 0 0 0-5332 {}} {130 0 0 0-5331 {}} {130 0 0 0-5330 {}} {130 0 0 0-5329 {}} {130 0 0 0-5328 {}} {130 0 0 0-5327 {}} {130 0 0 0-5326 {}} {130 0 0 0-5325 {}} {130 0 0 0-5324 {}} {130 0 0 0-5323 {}} {130 0 0 0-5322 {}} {130 0 0 0-5321 {}} {130 0 0 0-5320 {}} {130 0 0 0-5319 {}} {130 0 0 0-5318 {}} {130 0 0 0-5317 {}} {130 0 0 0-5316 {}} {130 0 0 0-5315 {}} {130 0 0 0-5314 {}} {130 0 0 0-5313 {}} {130 0 0 0-5312 {}} {130 0 0 0-5311 {}} {130 0 0 0-5310 {}} {130 0 0 0-5309 {}} {130 0 0 0-5308 {}} {130 0 0 0-5307 {}} {130 0 0 0-5306 {}} {130 0 0 0-5305 {}} {130 0 0 0-5304 {}} {130 0 0 0-5303 {}} {130 0 0 0-5302 {}} {130 0 0 0-5301 {}} {130 0 0 0-5300 {}} {130 0 0 0-5299 {}} {130 0 0 0-5298 {}} {130 0 0 0-5297 {}} {130 0 0 0-5296 {}} {130 0 0 0-5295 {}} {130 0 0 0-5294 {}} {130 0 0 0-5293 {}} {130 0 0 0-5292 {}} {130 0 0 0-5291 {}} {130 0 0 0-5290 {}} {130 0 0 0-5289 {}} {130 0 0 0-5288 {}} {130 0 0 0-5287 {}} {130 0 0 0-5286 {}} {130 0 0 0-5285 {}} {130 0 0 0-5284 {}} {130 0 0 0-5283 {}} {130 0 0 0-5282 {}} {130 0 0 0-5281 {}} {130 0 0 0-5280 {}} {130 0 0 0-5279 {}} {130 0 0 0-5278 {}} {130 0 0 0-5277 {}} {130 0 0 0-5276 {}} {130 0 0 0-5275 {}} {130 0 0 0-5274 {}} {130 0 0 0-5273 {}} {130 0 0 0-5272 {}} {130 0 0 0-5271 {}} {130 0 0 0-5270 {}} {130 0 0 0-5268 {}} {130 0 0 0-5267 {}} {130 0 0 0-5266 {}} {130 0 0 0-5265 {}} {130 0 0 0-5264 {}} {130 0 0 0-5263 {}} {130 0 0 0-5262 {}} {130 0 0 0-5261 {}} {130 0 0 0-5260 {}} {130 0 0 0-5259 {}} {64 0 0 0-5258 {}} {64 0 0 0-4197 {}}} SUCCS {{772 0 0 0-5344 {}} {772 0 0 0-5345 {}} {772 0 0 0-5346 {}} {131 0 0 0-5366 {}} {130 0 0 0-5367 {}} {130 0 0 0-5368 {}} {130 0 0 0-5369 {}} {130 0 0 0-5370 {}} {130 0 0 0-5371 {}} {130 0 0 0-5372 {}} {130 0 0 0-5373 {}} {130 0 0 0-5375 {}} {130 0 0 0-5376 {}} {130 0 0 0-5377 {}} {130 0 0 0-5378 {}} {130 0 0 0-5379 {}} {130 0 0 0-5380 {}} {130 0 0 0-5381 {}} {130 0 0 0-5382 {}} {130 0 0 0-5383 {}} {130 0 0 0-5384 {}} {130 0 0 0-5385 {}} {130 0 0 0-5386 {}} {130 0 0 0-5387 {}} {130 0 0 0-5388 {}} {130 0 0 0-5389 {}} {130 0 0 0-5390 {}} {258 0 0 0-5391 {}} {130 0 0 0-5392 {}} {130 0 0 0-5393 {}} {130 0 0 0-5394 {}} {130 0 0 0-5395 {}} {130 0 0 0-5396 {}} {130 0 0 0-5397 {}} {130 0 0 0-5398 {}} {130 0 0 0-5399 {}} {130 0 0 0-5400 {}} {130 0 0 0-5401 {}} {130 0 0 0-5402 {}} {130 0 0 0-5403 {}} {130 0 0 0-5404 {}} {130 0 0 0-5405 {}} {130 0 0 0-5406 {}} {130 0 0 0-5407 {}} {130 0 0 0-5408 {}} {130 0 0 0-5409 {}} {130 0 0 0-5410 {}} {130 0 0 0-5411 {}} {130 0 0 0-5412 {}} {130 0 0 0-5413 {}} {130 0 0 0-5414 {}} {130 0 0 0-5415 {}} {130 0 0 0-5416 {}} {130 0 0 0-5417 {}} {130 0 0 0-5418 {}} {130 0 0 0-5419 {}} {130 0 0 0-5420 {}} {130 0 0 0-5421 {}} {130 0 0 0-5422 {}} {130 0 0 0-5423 {}} {130 0 0 0-5424 {}} {130 0 0 0-5425 {}} {130 0 0 0-5426 {}} {130 0 0 0-5427 {}} {130 0 0 0-5428 {}} {130 0 0 0-5429 {}} {130 0 0 0-5430 {}} {130 0 0 0-5431 {}} {130 0 0 0-5432 {}} {130 0 0 0-5433 {}} {130 0 0 0-5435 {}} {130 0 0 0-5436 {}} {130 0 0 0-5437 {}} {130 0 0 0-5438 {}} {130 0 0 0-5440 {}} {130 0 0 0-5441 {}} {130 0 0 0-5442 {}} {130 0 0 0-5443 {}} {130 0 0 0-5444 {}} {130 0 0 0-5446 {}} {130 0 0 0-5447 {}} {130 0 0 0-5448 {}} {130 0 0 0-5449 {}} {130 0 0 0-5450 {}} {130 0 0 0-5451 {}} {130 0 0 0-5452 {}} {130 0 0 0-5453 {}} {130 0 0 0-5454 {}} {130 0 0 0-5455 {}} {130 0 0 0-5456 {}} {130 0 0 0-5457 {}} {130 0 0 0-5458 {}} {130 0 0 0-5459 {}} {130 0 0 0-5460 {}} {130 0 0 0-5461 {}} {130 0 0 0-5462 {}} {130 0 0 0-5463 {}} {130 0 0 0-5464 {}} {130 0 0 0-5465 {}} {130 0 0 0-5467 {}} {130 0 0 0-5468 {}} {130 0 0 0-5470 {}} {130 0 0 0-5471 {}} {130 0 0 0-5472 {}} {130 0 0 0-5473 {}} {130 0 0 0-5474 {}} {130 0 0 0-5475 {}} {130 0 0 0-5476 {}} {130 0 0 0-5477 {}} {130 0 0 0-5478 {}} {130 0 0 0-5479 {}} {130 0 0 0-5480 {}} {130 0 0 0-5481 {}} {130 0 0 0-5482 {}} {130 0 0 0-5483 {}} {130 0 0 0-5484 {}} {130 0 0 0-5485 {}} {130 0 0 0-5486 {}} {130 0 0 0-5487 {}} {130 0 0 0-5488 {}} {130 0 0 0-5489 {}} {130 0 0 0-5490 {}} {130 0 0 0-5491 {}} {130 0 0 0-5492 {}} {130 0 0 0-5493 {}} {130 0 0 0-5494 {}} {130 0 0 0-5495 {}} {64 0 0 0-4199 {}}} CYCLES {}}
set a(0-5366) {AREA_SCORE {} NAME COMP_LOOP:asn#111 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1196 LOC {130 1.0 131 0.0 131 0.0 131 0.0 131 0.7766786999999999} PREDS {{131 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5367 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5367) {AREA_SCORE {} NAME COMP_LOOP-5:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1197 LOC {130 1.0 131 0.0 131 0.0 131 0.7766786999999999} PREDS {{259 0 0 0-5366 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5371 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5368) {AREA_SCORE {} NAME COMP_LOOP:k:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1198 LOC {130 1.0 131 0.0 131 0.0 131 0.0 131 0.7766786999999999} PREDS {{130 0 0 0-4198 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5369 {}} {130 0 0 0-5495 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5369) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1199 LOC {130 1.0 131 0.0 131 0.0 131 0.7766786999999999} PREDS {{259 0 0 0-5368 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5370 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5370) {AREA_SCORE {} NAME COMP_LOOP:conc#27 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1200 LOC {130 1.0 131 0.7766786999999999 131 0.7766786999999999 131 0.7766786999999999} PREDS {{259 0 0 0-5369 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5371 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5371) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 8 NAME COMP_LOOP-5:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1201 LOC {131 0.0 131 0.7766786999999999 131 0.7766786999999999 131 0.8291185413461538 131 0.8291185413461538} PREDS {{259 0 0 0-5370 {}} {258 0 0 0-5367 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5372 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5372) {AREA_SCORE {} NAME COMP_LOOP-5:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1202 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 131 0.8291185999999999} PREDS {{259 0 0 0-5371 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5373 {}} {258 0 0 0-5375 {}} {258 0 0 0-5377 {}} {258 0 0 0-5379 {}} {258 0 0 0-5381 {}} {258 0 0 0-5383 {}} {258 0 0 0-5385 {}} {258 0 0 0-5387 {}} {258 0 0 0-5389 {}} {258 0 0 0-5392 {}} {258 0 0 0-5393 {}} {258 0 0 0-5394 {}} {258 0 0 0-5396 {}} {258 0 0 0-5397 {}} {258 0 0 0-5398 {}} {258 0 0 0-5401 {}} {258 0 0 0-5402 {}} {258 0 0 0-5403 {}} {258 0 0 0-5406 {}} {258 0 0 0-5407 {}} {258 0 0 0-5408 {}} {258 0 0 0-5411 {}} {258 0 0 0-5412 {}} {258 0 0 0-5413 {}} {258 0 0 0-5416 {}} {258 0 0 0-5417 {}} {258 0 0 0-5418 {}} {258 0 0 0-5421 {}} {258 0 0 0-5422 {}} {258 0 0 0-5423 {}} {258 0 0 0-5426 {}} {258 0 0 0-5427 {}} {258 0 0 0-5428 {}} {258 0 0 0-5468 {}} {258 0 0 0-5470 {}} {258 0 0 0-5472 {}} {258 0 0 0-5474 {}} {258 0 0 0-5476 {}} {258 0 0 0-5478 {}} {258 0 0 0-5480 {}} {258 0 0 0-5482 {}} {258 0 0 0-5484 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5373) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1203 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 131 0.8291185999999999} PREDS {{259 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5374 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5374) {AREA_SCORE {} NAME COMP_LOOP:switch#9 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1204 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 131 0.8291185999999999} PREDS {{259 0 0 0-5373 {}}} SUCCS {{146 0 0 0-5375 {}} {146 0 0 0-5376 {}} {146 0 0 0-5377 {}} {146 0 0 0-5378 {}} {146 0 0 0-5379 {}} {146 0 0 0-5380 {}} {146 0 0 0-5381 {}} {146 0 0 0-5382 {}} {146 0 0 0-5383 {}} {146 0 0 0-5384 {}} {146 0 0 0-5385 {}} {146 0 0 0-5386 {}} {146 0 0 0-5387 {}} {146 0 0 0-5388 {}} {146 0 0 0-5389 {}} {146 0 0 0-5390 {}}} CYCLES {}}
set a(0-5375) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1205 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 131 0.8291185999999999} PREDS {{146 0 0 0-5374 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5376 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5376) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1206 LOC {131 1.0 131 0.9415 131 1.0 132 0.09437493750000003 132 0.09437493750000003} PREDS {{259 0 1.564 0-5375 {}} {146 0 0 0-5374 {}} {130 0 0 0-4198 {}} {258 0 1.564 0-5234 {}} {258 0 1.564 0-5210 {}} {258 0 1.564 0-5019 {}} {258 0 1.564 0-4995 {}} {258 0 1.564 0-4790 {}} {258 0 1.564 0-4766 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}} {774 0 1.564 0-5686 {}} {774 0 1.564 0-5662 {}} {774 0 1.564 0-5471 {}} {774 0 1.564 0-5447 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {772 0 0 0-4766 {}} {772 0 0 0-4790 {}} {772 0 0 0-4995 {}} {772 0 0 0-5019 {}} {772 0 0 0-5210 {}} {772 0 0 0-5234 {}} {258 0 0 0-5430 {}} {256 0 0 0-5447 {}} {256 0 0 0-5471 {}} {130 0 0 0-5495 {}} {256 0 0 0-5662 {}} {256 0 0 0-5686 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-5377) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1207 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 131 0.8291185999999999} PREDS {{146 0 0 0-5374 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5378 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5378) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1208 LOC {131 1.0 131 0.9415 131 1.0 132 0.09437493750000003 132 0.09437493750000003} PREDS {{259 0 1.564 0-5377 {}} {146 0 0 0-5374 {}} {130 0 0 0-4198 {}} {258 0 1.564 0-5236 {}} {258 0 1.564 0-5212 {}} {258 0 1.564 0-5021 {}} {258 0 1.564 0-4997 {}} {258 0 1.564 0-4792 {}} {258 0 1.564 0-4768 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}} {774 0 1.564 0-5688 {}} {774 0 1.564 0-5664 {}} {774 0 1.564 0-5473 {}} {774 0 1.564 0-5449 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {772 0 0 0-4768 {}} {772 0 0 0-4792 {}} {772 0 0 0-4997 {}} {772 0 0 0-5021 {}} {772 0 0 0-5212 {}} {772 0 0 0-5236 {}} {258 0 0 0-5430 {}} {256 0 0 0-5449 {}} {256 0 0 0-5473 {}} {130 0 0 0-5495 {}} {256 0 0 0-5664 {}} {256 0 0 0-5688 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-5379) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1209 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 131 0.8291185999999999} PREDS {{146 0 0 0-5374 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5380 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5380) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1210 LOC {131 1.0 131 0.9415 131 1.0 132 0.09437493750000003 132 0.09437493750000003} PREDS {{259 0 1.564 0-5379 {}} {146 0 0 0-5374 {}} {130 0 0 0-4198 {}} {258 0 1.564 0-5238 {}} {258 0 1.564 0-5214 {}} {258 0 1.564 0-5023 {}} {258 0 1.564 0-4999 {}} {258 0 1.564 0-4794 {}} {258 0 1.564 0-4770 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}} {774 0 1.564 0-5690 {}} {774 0 1.564 0-5666 {}} {774 0 1.564 0-5475 {}} {774 0 1.564 0-5451 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {772 0 0 0-4770 {}} {772 0 0 0-4794 {}} {772 0 0 0-4999 {}} {772 0 0 0-5023 {}} {772 0 0 0-5214 {}} {772 0 0 0-5238 {}} {258 0 0 0-5430 {}} {256 0 0 0-5451 {}} {256 0 0 0-5475 {}} {130 0 0 0-5495 {}} {256 0 0 0-5666 {}} {256 0 0 0-5690 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-5381) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1211 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 131 0.8291185999999999} PREDS {{146 0 0 0-5374 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5382 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5382) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1212 LOC {131 1.0 131 0.9415 131 1.0 132 0.09437493750000003 132 0.09437493750000003} PREDS {{259 0 1.564 0-5381 {}} {146 0 0 0-5374 {}} {130 0 0 0-4198 {}} {258 0 1.564 0-5240 {}} {258 0 1.564 0-5216 {}} {258 0 1.564 0-5025 {}} {258 0 1.564 0-5001 {}} {258 0 1.564 0-4796 {}} {258 0 1.564 0-4772 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}} {774 0 1.564 0-5692 {}} {774 0 1.564 0-5668 {}} {774 0 1.564 0-5477 {}} {774 0 1.564 0-5453 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {772 0 0 0-4772 {}} {772 0 0 0-4796 {}} {772 0 0 0-5001 {}} {772 0 0 0-5025 {}} {772 0 0 0-5216 {}} {772 0 0 0-5240 {}} {258 0 0 0-5430 {}} {256 0 0 0-5453 {}} {256 0 0 0-5477 {}} {130 0 0 0-5495 {}} {256 0 0 0-5668 {}} {256 0 0 0-5692 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-5383) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1213 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 131 0.8291185999999999} PREDS {{146 0 0 0-5374 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5384 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5384) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1214 LOC {131 1.0 131 0.9415 131 1.0 132 0.09437493750000003 132 0.09437493750000003} PREDS {{259 0 1.564 0-5383 {}} {146 0 0 0-5374 {}} {130 0 0 0-4198 {}} {258 0 1.564 0-5242 {}} {258 0 1.564 0-5218 {}} {258 0 1.564 0-5027 {}} {258 0 1.564 0-5003 {}} {258 0 1.564 0-4798 {}} {258 0 1.564 0-4774 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}} {774 0 1.564 0-5694 {}} {774 0 1.564 0-5670 {}} {774 0 1.564 0-5479 {}} {774 0 1.564 0-5455 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {772 0 0 0-4774 {}} {772 0 0 0-4798 {}} {772 0 0 0-5003 {}} {772 0 0 0-5027 {}} {772 0 0 0-5218 {}} {772 0 0 0-5242 {}} {258 0 0 0-5430 {}} {256 0 0 0-5455 {}} {256 0 0 0-5479 {}} {130 0 0 0-5495 {}} {256 0 0 0-5670 {}} {256 0 0 0-5694 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-5385) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1215 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 131 0.8291185999999999} PREDS {{146 0 0 0-5374 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5386 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5386) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1216 LOC {131 1.0 131 0.9415 131 1.0 132 0.09437493750000003 132 0.09437493750000003} PREDS {{259 0 1.564 0-5385 {}} {146 0 0 0-5374 {}} {130 0 0 0-4198 {}} {258 0 1.564 0-5244 {}} {258 0 1.564 0-5220 {}} {258 0 1.564 0-5029 {}} {258 0 1.564 0-5005 {}} {258 0 1.564 0-4800 {}} {258 0 1.564 0-4776 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}} {774 0 1.564 0-5696 {}} {774 0 1.564 0-5672 {}} {774 0 1.564 0-5481 {}} {774 0 1.564 0-5457 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {772 0 0 0-4776 {}} {772 0 0 0-4800 {}} {772 0 0 0-5005 {}} {772 0 0 0-5029 {}} {772 0 0 0-5220 {}} {772 0 0 0-5244 {}} {258 0 0 0-5430 {}} {256 0 0 0-5457 {}} {256 0 0 0-5481 {}} {130 0 0 0-5495 {}} {256 0 0 0-5672 {}} {256 0 0 0-5696 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-5387) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1217 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 131 0.8291185999999999} PREDS {{146 0 0 0-5374 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5388 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5388) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1218 LOC {131 1.0 131 0.9415 131 1.0 132 0.09437493750000003 132 0.09437493750000003} PREDS {{259 0 1.564 0-5387 {}} {146 0 0 0-5374 {}} {130 0 0 0-4198 {}} {258 0 1.564 0-5246 {}} {258 0 1.564 0-5222 {}} {258 0 1.564 0-5031 {}} {258 0 1.564 0-5007 {}} {258 0 1.564 0-4802 {}} {258 0 1.564 0-4778 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}} {774 0 1.564 0-5698 {}} {774 0 1.564 0-5674 {}} {774 0 1.564 0-5483 {}} {774 0 1.564 0-5459 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {772 0 0 0-4778 {}} {772 0 0 0-4802 {}} {772 0 0 0-5007 {}} {772 0 0 0-5031 {}} {772 0 0 0-5222 {}} {772 0 0 0-5246 {}} {258 0 0 0-5430 {}} {256 0 0 0-5459 {}} {256 0 0 0-5483 {}} {130 0 0 0-5495 {}} {256 0 0 0-5674 {}} {256 0 0 0-5698 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-5389) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1219 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 131 0.8291185999999999} PREDS {{146 0 0 0-5374 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5390 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5390) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#9 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1220 LOC {131 1.0 131 0.9415 131 1.0 132 0.09437493750000003 132 0.09437493750000003} PREDS {{259 0 1.564 0-5389 {}} {146 0 0 0-5374 {}} {130 0 0 0-4198 {}} {258 0 1.564 0-5248 {}} {258 0 1.564 0-5224 {}} {258 0 1.564 0-5033 {}} {258 0 1.564 0-5009 {}} {258 0 1.564 0-4804 {}} {258 0 1.564 0-4780 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}} {774 0 1.564 0-5700 {}} {774 0 1.564 0-5676 {}} {774 0 1.564 0-5485 {}} {774 0 1.564 0-5461 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {772 0 0 0-4780 {}} {772 0 0 0-4804 {}} {772 0 0 0-5009 {}} {772 0 0 0-5033 {}} {772 0 0 0-5224 {}} {772 0 0 0-5248 {}} {258 0 0 0-5430 {}} {256 0 0 0-5461 {}} {256 0 0 0-5485 {}} {130 0 0 0-5495 {}} {256 0 0 0-5676 {}} {256 0 0 0-5700 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-5391) {AREA_SCORE {} NAME COMP_LOOP:asn#112 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1221 LOC {130 1.0 132 0.21615332499999998 132 0.21615332499999998 132 0.21615332499999998 132 0.21615332499999998} PREDS {{258 0 0 0-4198 {}}} SUCCS {{772 0 0 0-5345 {}} {258 0 0 0-5431 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5392) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1222 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5395 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5393) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1223 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5395 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5394) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1224 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5395 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5395) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#17 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1225 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{259 0 0 0-5394 {}} {258 0 0 0-5393 {}} {258 0 0 0-5392 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5430 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5396) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1226 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5400 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5397) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1227 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5399 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5398) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1228 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5399 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5399) {AREA_SCORE {} NAME COMP_LOOP:nor#52 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1229 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{259 0 0 0-5398 {}} {258 0 0 0-5397 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5400 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5400) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#119 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1230 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{259 0 0 0-5399 {}} {258 0 0 0-5396 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5430 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5401) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1231 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5405 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5402) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1232 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5404 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5403) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1233 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5404 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5404) {AREA_SCORE {} NAME COMP_LOOP:nor#53 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1234 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{259 0 0 0-5403 {}} {258 0 0 0-5402 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5405 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5405) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#120 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1235 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{259 0 0 0-5404 {}} {258 0 0 0-5401 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5430 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5406) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1236 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5410 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5407) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1237 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5410 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5408) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1238 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5409 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5409) {AREA_SCORE {} NAME COMP_LOOP:not#85 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1239 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{259 0 0 0-5408 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5410 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5410) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#121 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1240 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{259 0 0 0-5409 {}} {258 0 0 0-5407 {}} {258 0 0 0-5406 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5430 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5411) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1241 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5415 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5412) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1242 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5414 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5413) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1243 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5414 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5414) {AREA_SCORE {} NAME COMP_LOOP:nor#54 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1244 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{259 0 0 0-5413 {}} {258 0 0 0-5412 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5415 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5415) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#122 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1245 LOC {131 0.0524399 132 0.0 132 0.0 132 0.167275125} PREDS {{259 0 0 0-5414 {}} {258 0 0 0-5411 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5430 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5416) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1246 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5420 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5417) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1247 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5420 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5418) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1248 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5419 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5419) {AREA_SCORE {} NAME COMP_LOOP:not#86 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1249 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{259 0 0 0-5418 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5420 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5420) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#123 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1250 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{259 0 0 0-5419 {}} {258 0 0 0-5417 {}} {258 0 0 0-5416 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5430 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5421) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1251 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5425 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5422) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1252 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5425 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5423) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1253 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5424 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5424) {AREA_SCORE {} NAME COMP_LOOP:not#87 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1254 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{259 0 0 0-5423 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5425 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5425) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#124 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1255 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{259 0 0 0-5424 {}} {258 0 0 0-5422 {}} {258 0 0 0-5421 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5430 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5426) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1256 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5429 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5427) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1257 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5429 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5428) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1258 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5429 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5429) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#125 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1259 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 132 0.167275125} PREDS {{259 0 0 0-5428 {}} {258 0 0 0-5427 {}} {258 0 0 0-5426 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5430 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5430) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#9 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1260 LOC {132 0.094375 132 0.167275125 132 0.167275125 132 0.21615326762820514 132 0.21615326762820514} PREDS {{259 0 0 0-5429 {}} {258 0 0 0-5425 {}} {258 0 0 0-5420 {}} {258 0 0 0-5415 {}} {258 0 0 0-5410 {}} {258 0 0 0-5405 {}} {258 0 0 0-5400 {}} {258 0 0 0-5395 {}} {258 0 0 0-5390 {}} {258 0 0 0-5388 {}} {258 0 0 0-5386 {}} {258 0 0 0-5384 {}} {258 0 0 0-5382 {}} {258 0 0 0-5380 {}} {258 0 0 0-5378 {}} {258 0 0 0-5376 {}} {130 0 0 0-4198 {}} {258 0 0 0-4294 {}} {258 0 0 0-4293 {}} {258 0 0 0-4292 {}} {258 0 0 0-4291 {}} {258 0 0 0-4290 {}} {258 0 0 0-4289 {}} {258 0 0 0-4288 {}} {258 0 0 0-4287 {}}} SUCCS {{259 0 0 0-5431 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5431) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-5:mul TYPE MUL DELAY {12.54 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1261 LOC {132 0.1432532 132 0.21615332499999998 132 0.21615332499999998 132 0.9999999388496399 132 0.9999999388496399} PREDS {{259 0 0 0-5430 {}} {258 0 0 0-5391 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5432 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5432) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1262 LOC {133 0.0 133 0.6009625 133 0.6009625 133 0.6009625} PREDS {{259 0 0 0-5431 {}} {130 0 0 0-4198 {}} {128 0 0 0-5434 {}}} SUCCS {{258 0 0 0-5434 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5433) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1263 LOC {133 0.0 133 0.6009625 133 0.6009625 133 0.6009625} PREDS {{130 0 0 0-4198 {}} {128 0 0 0-5434 {}}} SUCCS {{259 0 0 0-5434 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5434) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-5:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1264 LOC {133 1.0 133 0.681 133 1.0 146 0.0064061875000001045 146 0.0064061875000001045} PREDS {{259 0 0 0-5433 {}} {258 0 0 0-5432 {}}} SUCCS {{128 0 0 0-5432 {}} {128 0 0 0-5433 {}} {259 0 0 0-5435 {}}} CYCLES {}}
set a(0-5435) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1265 LOC {146 0.006406225 146 0.5525751 146 0.5525751 146 0.5525751} PREDS {{259 0 0 0-5434 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5436 {}} {258 0 0 0-5462 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5436) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-5:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1266 LOC {146 0.006406225 146 0.5525751 146 0.5525751 146 0.6009624573717949 146 0.6009624573717949} PREDS {{259 0 0 0-5435 {}} {130 0 0 0-4198 {}} {258 0 0 0-5340 {}}} SUCCS {{259 0 0 0-5437 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5437) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1267 LOC {146 0.054793625 146 0.6009625 146 0.6009625 146 0.6009625} PREDS {{259 0 0 0-5436 {}} {130 0 0 0-4198 {}} {128 0 0 0-5439 {}}} SUCCS {{258 0 0 0-5439 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5438) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1268 LOC {146 0.0 146 0.6009625 146 0.6009625 146 0.6009625} PREDS {{130 0 0 0-4198 {}} {128 0 0 0-5439 {}}} SUCCS {{259 0 0 0-5439 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5439) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-5:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1269 LOC {146 1.0 146 0.681 146 1.0 159 0.0064061875000001045 159 0.0064061875000001045} PREDS {{259 0 0 0-5438 {}} {258 0 0 0-5437 {}}} SUCCS {{128 0 0 0-5437 {}} {128 0 0 0-5438 {}} {259 0 0 0-5440 {}}} CYCLES {}}
set a(0-5440) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1270 LOC {159 0.006406225 159 0.8291185999999999 159 0.8291185999999999 159 0.8291185999999999} PREDS {{259 0 0 0-5439 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 1.564 0-5447 {}} {258 0 1.564 0-5449 {}} {258 0 1.564 0-5451 {}} {258 0 1.564 0-5453 {}} {258 0 1.564 0-5455 {}} {258 0 1.564 0-5457 {}} {258 0 1.564 0-5459 {}} {258 0 1.564 0-5461 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5441) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-5:COMP_LOOP:conc#1.idiv(9:2))(0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1271 LOC {130 1.0 130 1.0 130 1.0 159 0.8291185999999999} PREDS {{130 0 0 0-4198 {}} {258 0 0 0-5264 {}}} SUCCS {{258 0 0 0-5444 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5442) {AREA_SCORE {} NAME COMP_LOOP:asn#113 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1272 LOC {130 1.0 130 1.0 130 1.0 130 1.0 159 0.8291185999999999} PREDS {{130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5443 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5443) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1273 LOC {130 1.0 130 1.0 130 1.0 159 0.8291185999999999} PREDS {{259 0 0 0-5442 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5444 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5444) {AREA_SCORE {} NAME COMP_LOOP:conc#105 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1274 LOC {130 1.0 130 1.0 130 1.0 159 0.8291185999999999} PREDS {{259 0 0 0-5443 {}} {258 0 0 0-5441 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5445 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5445) {AREA_SCORE {} NAME COMP_LOOP:switch#24 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1275 LOC {130 1.0 130 1.0 130 1.0 159 0.8291185999999999} PREDS {{259 0 0 0-5444 {}}} SUCCS {{146 0 0 0-5446 {}} {130 0 0 0-5447 {}} {146 0 0 0-5448 {}} {130 0 0 0-5449 {}} {146 0 0 0-5450 {}} {130 0 0 0-5451 {}} {146 0 0 0-5452 {}} {130 0 0 0-5453 {}} {146 0 0 0-5454 {}} {130 0 0 0-5455 {}} {146 0 0 0-5456 {}} {130 0 0 0-5457 {}} {146 0 0 0-5458 {}} {130 0 0 0-5459 {}} {146 0 0 0-5460 {}} {130 0 0 0-5461 {}}} CYCLES {}}
set a(0-5446) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1276 LOC {130 1.0 159 0.0 159 0.0 159 0.8291185999999999} PREDS {{146 0 0 0-5445 {}} {130 0 0 0-4198 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5447 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5447) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1277 LOC {159 1.0 159 0.9415 159 1.0 160 0.006249937500000025 160 0.006249937500000025} PREDS {{774 0 0 0-5447 {}} {259 0 1.564 0-5446 {}} {130 0 0 0-5445 {}} {258 0 1.564 0-5440 {}} {256 0 0 0-5376 {}} {130 0 0 0-4198 {}} {256 0 0 0-5271 {}} {258 0 0 0-5234 {}} {258 0 0 0-5210 {}} {256 0 0 0-5142 {}} {256 0 0 0-5053 {}} {258 0 0 0-5019 {}} {258 0 0 0-4995 {}} {256 0 0 0-4924 {}} {256 0 0 0-4827 {}} {258 0 0 0-4790 {}} {258 0 0 0-4766 {}} {256 0 0 0-4698 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}} {774 0 0 0-5915 {}} {774 0 0 0-5891 {}} {772 0 0 0-5820 {}} {772 0 0 0-5723 {}} {774 0 0 0-5686 {}} {774 0 0 0-5662 {}} {772 0 0 0-5594 {}} {772 0 0 0-5505 {}} {774 0 0 0-5471 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {774 0 0 0-4790 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4924 {}} {774 0 0 0-4995 {}} {774 0 0 0-5019 {}} {774 0 1.564 0-5053 {}} {774 0 1.564 0-5142 {}} {774 0 0 0-5210 {}} {774 0 0 0-5234 {}} {774 0 1.564 0-5271 {}} {774 0 1.564 0-5376 {}} {774 0 0 0-5447 {}} {258 0 0 0-5471 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5505 {}} {258 0 1.564 0-5594 {}} {258 0 0 0-5662 {}} {258 0 0 0-5686 {}} {258 0 1.564 0-5723 {}} {258 0 1.564 0-5820 {}} {258 0 0 0-5891 {}} {258 0 0 0-5915 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-5448) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1278 LOC {130 1.0 159 0.0 159 0.0 159 0.8291185999999999} PREDS {{146 0 0 0-5445 {}} {130 0 0 0-4198 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5449 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5449) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1279 LOC {159 1.0 159 0.9415 159 1.0 160 0.006249937500000025 160 0.006249937500000025} PREDS {{774 0 0 0-5449 {}} {259 0 1.564 0-5448 {}} {130 0 0 0-5445 {}} {258 0 1.564 0-5440 {}} {256 0 0 0-5378 {}} {130 0 0 0-4198 {}} {256 0 0 0-5273 {}} {258 0 0 0-5236 {}} {258 0 0 0-5212 {}} {256 0 0 0-5144 {}} {256 0 0 0-5055 {}} {258 0 0 0-5021 {}} {258 0 0 0-4997 {}} {256 0 0 0-4926 {}} {256 0 0 0-4829 {}} {258 0 0 0-4792 {}} {258 0 0 0-4768 {}} {256 0 0 0-4700 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}} {774 0 0 0-5917 {}} {774 0 0 0-5893 {}} {772 0 0 0-5822 {}} {772 0 0 0-5725 {}} {774 0 0 0-5688 {}} {774 0 0 0-5664 {}} {772 0 0 0-5596 {}} {772 0 0 0-5507 {}} {774 0 0 0-5473 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {774 0 0 0-4792 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4926 {}} {774 0 0 0-4997 {}} {774 0 0 0-5021 {}} {774 0 1.564 0-5055 {}} {774 0 1.564 0-5144 {}} {774 0 0 0-5212 {}} {774 0 0 0-5236 {}} {774 0 1.564 0-5273 {}} {774 0 1.564 0-5378 {}} {774 0 0 0-5449 {}} {258 0 0 0-5473 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5507 {}} {258 0 1.564 0-5596 {}} {258 0 0 0-5664 {}} {258 0 0 0-5688 {}} {258 0 1.564 0-5725 {}} {258 0 1.564 0-5822 {}} {258 0 0 0-5893 {}} {258 0 0 0-5917 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-5450) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1280 LOC {130 1.0 159 0.0 159 0.0 159 0.8291185999999999} PREDS {{146 0 0 0-5445 {}} {130 0 0 0-4198 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5451 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5451) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1281 LOC {159 1.0 159 0.9415 159 1.0 160 0.006249937500000025 160 0.006249937500000025} PREDS {{774 0 0 0-5451 {}} {259 0 1.564 0-5450 {}} {130 0 0 0-5445 {}} {258 0 1.564 0-5440 {}} {256 0 0 0-5380 {}} {130 0 0 0-4198 {}} {256 0 0 0-5275 {}} {258 0 0 0-5238 {}} {258 0 0 0-5214 {}} {256 0 0 0-5146 {}} {256 0 0 0-5057 {}} {258 0 0 0-5023 {}} {258 0 0 0-4999 {}} {256 0 0 0-4928 {}} {256 0 0 0-4831 {}} {258 0 0 0-4794 {}} {258 0 0 0-4770 {}} {256 0 0 0-4702 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}} {774 0 0 0-5919 {}} {774 0 0 0-5895 {}} {772 0 0 0-5824 {}} {772 0 0 0-5727 {}} {774 0 0 0-5690 {}} {774 0 0 0-5666 {}} {772 0 0 0-5598 {}} {772 0 0 0-5509 {}} {774 0 0 0-5475 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {774 0 0 0-4794 {}} {774 0 1.564 0-4831 {}} {774 0 1.564 0-4928 {}} {774 0 0 0-4999 {}} {774 0 0 0-5023 {}} {774 0 1.564 0-5057 {}} {774 0 1.564 0-5146 {}} {774 0 0 0-5214 {}} {774 0 0 0-5238 {}} {774 0 1.564 0-5275 {}} {774 0 1.564 0-5380 {}} {774 0 0 0-5451 {}} {258 0 0 0-5475 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5509 {}} {258 0 1.564 0-5598 {}} {258 0 0 0-5666 {}} {258 0 0 0-5690 {}} {258 0 1.564 0-5727 {}} {258 0 1.564 0-5824 {}} {258 0 0 0-5895 {}} {258 0 0 0-5919 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-5452) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1282 LOC {130 1.0 159 0.0 159 0.0 159 0.8291185999999999} PREDS {{146 0 0 0-5445 {}} {130 0 0 0-4198 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5453 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5453) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1283 LOC {159 1.0 159 0.9415 159 1.0 160 0.006249937500000025 160 0.006249937500000025} PREDS {{774 0 0 0-5453 {}} {259 0 1.564 0-5452 {}} {130 0 0 0-5445 {}} {258 0 1.564 0-5440 {}} {256 0 0 0-5382 {}} {130 0 0 0-4198 {}} {256 0 0 0-5277 {}} {258 0 0 0-5240 {}} {258 0 0 0-5216 {}} {256 0 0 0-5148 {}} {256 0 0 0-5059 {}} {258 0 0 0-5025 {}} {258 0 0 0-5001 {}} {256 0 0 0-4930 {}} {256 0 0 0-4833 {}} {258 0 0 0-4796 {}} {258 0 0 0-4772 {}} {256 0 0 0-4704 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}} {774 0 0 0-5921 {}} {774 0 0 0-5897 {}} {772 0 0 0-5826 {}} {772 0 0 0-5729 {}} {774 0 0 0-5692 {}} {774 0 0 0-5668 {}} {772 0 0 0-5600 {}} {772 0 0 0-5511 {}} {774 0 0 0-5477 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {774 0 0 0-4796 {}} {774 0 1.564 0-4833 {}} {774 0 1.564 0-4930 {}} {774 0 0 0-5001 {}} {774 0 0 0-5025 {}} {774 0 1.564 0-5059 {}} {774 0 1.564 0-5148 {}} {774 0 0 0-5216 {}} {774 0 0 0-5240 {}} {774 0 1.564 0-5277 {}} {774 0 1.564 0-5382 {}} {774 0 0 0-5453 {}} {258 0 0 0-5477 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5511 {}} {258 0 1.564 0-5600 {}} {258 0 0 0-5668 {}} {258 0 0 0-5692 {}} {258 0 1.564 0-5729 {}} {258 0 1.564 0-5826 {}} {258 0 0 0-5897 {}} {258 0 0 0-5921 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-5454) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1284 LOC {130 1.0 159 0.0 159 0.0 159 0.8291185999999999} PREDS {{146 0 0 0-5445 {}} {130 0 0 0-4198 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5455 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5455) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1285 LOC {159 1.0 159 0.9415 159 1.0 160 0.006249937500000025 160 0.006249937500000025} PREDS {{774 0 0 0-5455 {}} {259 0 1.564 0-5454 {}} {130 0 0 0-5445 {}} {258 0 1.564 0-5440 {}} {256 0 0 0-5384 {}} {130 0 0 0-4198 {}} {256 0 0 0-5279 {}} {258 0 0 0-5242 {}} {258 0 0 0-5218 {}} {256 0 0 0-5150 {}} {256 0 0 0-5061 {}} {258 0 0 0-5027 {}} {258 0 0 0-5003 {}} {256 0 0 0-4932 {}} {256 0 0 0-4835 {}} {258 0 0 0-4798 {}} {258 0 0 0-4774 {}} {256 0 0 0-4706 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}} {774 0 0 0-5923 {}} {774 0 0 0-5899 {}} {772 0 0 0-5828 {}} {772 0 0 0-5731 {}} {774 0 0 0-5694 {}} {774 0 0 0-5670 {}} {772 0 0 0-5602 {}} {772 0 0 0-5513 {}} {774 0 0 0-5479 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {774 0 0 0-4798 {}} {774 0 1.564 0-4835 {}} {774 0 1.564 0-4932 {}} {774 0 0 0-5003 {}} {774 0 0 0-5027 {}} {774 0 1.564 0-5061 {}} {774 0 1.564 0-5150 {}} {774 0 0 0-5218 {}} {774 0 0 0-5242 {}} {774 0 1.564 0-5279 {}} {774 0 1.564 0-5384 {}} {774 0 0 0-5455 {}} {258 0 0 0-5479 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5513 {}} {258 0 1.564 0-5602 {}} {258 0 0 0-5670 {}} {258 0 0 0-5694 {}} {258 0 1.564 0-5731 {}} {258 0 1.564 0-5828 {}} {258 0 0 0-5899 {}} {258 0 0 0-5923 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-5456) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1286 LOC {130 1.0 159 0.0 159 0.0 159 0.8291185999999999} PREDS {{146 0 0 0-5445 {}} {130 0 0 0-4198 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5457 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5457) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1287 LOC {159 1.0 159 0.9415 159 1.0 160 0.006249937500000025 160 0.006249937500000025} PREDS {{774 0 0 0-5457 {}} {259 0 1.564 0-5456 {}} {130 0 0 0-5445 {}} {258 0 1.564 0-5440 {}} {256 0 0 0-5386 {}} {130 0 0 0-4198 {}} {256 0 0 0-5281 {}} {258 0 0 0-5244 {}} {258 0 0 0-5220 {}} {256 0 0 0-5152 {}} {256 0 0 0-5063 {}} {258 0 0 0-5029 {}} {258 0 0 0-5005 {}} {256 0 0 0-4934 {}} {256 0 0 0-4837 {}} {258 0 0 0-4800 {}} {258 0 0 0-4776 {}} {256 0 0 0-4708 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}} {774 0 0 0-5925 {}} {774 0 0 0-5901 {}} {772 0 0 0-5830 {}} {772 0 0 0-5733 {}} {774 0 0 0-5696 {}} {774 0 0 0-5672 {}} {772 0 0 0-5604 {}} {772 0 0 0-5515 {}} {774 0 0 0-5481 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {774 0 0 0-4800 {}} {774 0 1.564 0-4837 {}} {774 0 1.564 0-4934 {}} {774 0 0 0-5005 {}} {774 0 0 0-5029 {}} {774 0 1.564 0-5063 {}} {774 0 1.564 0-5152 {}} {774 0 0 0-5220 {}} {774 0 0 0-5244 {}} {774 0 1.564 0-5281 {}} {774 0 1.564 0-5386 {}} {774 0 0 0-5457 {}} {258 0 0 0-5481 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5515 {}} {258 0 1.564 0-5604 {}} {258 0 0 0-5672 {}} {258 0 0 0-5696 {}} {258 0 1.564 0-5733 {}} {258 0 1.564 0-5830 {}} {258 0 0 0-5901 {}} {258 0 0 0-5925 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-5458) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1288 LOC {130 1.0 159 0.0 159 0.0 159 0.8291185999999999} PREDS {{146 0 0 0-5445 {}} {130 0 0 0-4198 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5459 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5459) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1289 LOC {159 1.0 159 0.9415 159 1.0 160 0.006249937500000025 160 0.006249937500000025} PREDS {{774 0 0 0-5459 {}} {259 0 1.564 0-5458 {}} {130 0 0 0-5445 {}} {258 0 1.564 0-5440 {}} {256 0 0 0-5388 {}} {130 0 0 0-4198 {}} {256 0 0 0-5283 {}} {258 0 0 0-5246 {}} {258 0 0 0-5222 {}} {256 0 0 0-5154 {}} {256 0 0 0-5065 {}} {258 0 0 0-5031 {}} {258 0 0 0-5007 {}} {256 0 0 0-4936 {}} {256 0 0 0-4839 {}} {258 0 0 0-4802 {}} {258 0 0 0-4778 {}} {256 0 0 0-4710 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}} {774 0 0 0-5927 {}} {774 0 0 0-5903 {}} {772 0 0 0-5832 {}} {772 0 0 0-5735 {}} {774 0 0 0-5698 {}} {774 0 0 0-5674 {}} {772 0 0 0-5606 {}} {772 0 0 0-5517 {}} {774 0 0 0-5483 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {774 0 0 0-4802 {}} {774 0 1.564 0-4839 {}} {774 0 1.564 0-4936 {}} {774 0 0 0-5007 {}} {774 0 0 0-5031 {}} {774 0 1.564 0-5065 {}} {774 0 1.564 0-5154 {}} {774 0 0 0-5222 {}} {774 0 0 0-5246 {}} {774 0 1.564 0-5283 {}} {774 0 1.564 0-5388 {}} {774 0 0 0-5459 {}} {258 0 0 0-5483 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5517 {}} {258 0 1.564 0-5606 {}} {258 0 0 0-5674 {}} {258 0 0 0-5698 {}} {258 0 1.564 0-5735 {}} {258 0 1.564 0-5832 {}} {258 0 0 0-5903 {}} {258 0 0 0-5927 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-5460) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#13.psp)(7-1)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1290 LOC {130 1.0 159 0.0 159 0.0 159 0.8291185999999999} PREDS {{146 0 0 0-5445 {}} {130 0 0 0-4198 {}} {258 0 0 0-5264 {}}} SUCCS {{259 0 1.564 0-5461 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5461) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1291 LOC {159 1.0 159 0.9415 159 1.0 160 0.006249937500000025 160 0.006249937500000025} PREDS {{774 0 0 0-5461 {}} {259 0 1.564 0-5460 {}} {130 0 0 0-5445 {}} {258 0 1.564 0-5440 {}} {256 0 0 0-5390 {}} {130 0 0 0-4198 {}} {256 0 0 0-5285 {}} {258 0 0 0-5248 {}} {258 0 0 0-5224 {}} {256 0 0 0-5156 {}} {256 0 0 0-5067 {}} {258 0 0 0-5033 {}} {258 0 0 0-5009 {}} {256 0 0 0-4938 {}} {256 0 0 0-4841 {}} {258 0 0 0-4804 {}} {258 0 0 0-4780 {}} {256 0 0 0-4712 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}} {774 0 0 0-5929 {}} {774 0 0 0-5905 {}} {772 0 0 0-5834 {}} {772 0 0 0-5737 {}} {774 0 0 0-5700 {}} {774 0 0 0-5676 {}} {772 0 0 0-5608 {}} {772 0 0 0-5519 {}} {774 0 0 0-5485 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {774 0 0 0-4804 {}} {774 0 1.564 0-4841 {}} {774 0 1.564 0-4938 {}} {774 0 0 0-5009 {}} {774 0 0 0-5033 {}} {774 0 1.564 0-5067 {}} {774 0 1.564 0-5156 {}} {774 0 0 0-5224 {}} {774 0 0 0-5248 {}} {774 0 1.564 0-5285 {}} {774 0 1.564 0-5390 {}} {774 0 0 0-5461 {}} {258 0 0 0-5485 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5519 {}} {258 0 1.564 0-5608 {}} {258 0 0 0-5676 {}} {258 0 0 0-5700 {}} {258 0 1.564 0-5737 {}} {258 0 1.564 0-5834 {}} {258 0 0 0-5905 {}} {258 0 0 0-5929 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-5462) {AREA_SCORE {} NAME COMP_LOOP-5:factor2:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1292 LOC {146 0.006406225 146 0.9516125999999999 146 0.9516125999999999 147 0.5525751} PREDS {{258 0 0 0-5435 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5463 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5463) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-5:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1293 LOC {146 0.006406225 146 0.9516125999999999 146 0.9516125999999999 146 0.9999999573717948 147 0.6009624573717949} PREDS {{259 0 0 0-5462 {}} {130 0 0 0-4198 {}} {258 0 0 0-5340 {}}} SUCCS {{259 0 0 0-5464 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5464) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1294 LOC {146 0.054793625 147 0.6009625 147 0.6009625 147 0.6009625} PREDS {{259 0 0 0-5463 {}} {130 0 0 0-4198 {}} {128 0 0 0-5466 {}}} SUCCS {{258 0 0 0-5466 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5465) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1295 LOC {146 0.0 147 0.6009625 147 0.6009625 147 0.6009625} PREDS {{130 0 0 0-4198 {}} {128 0 0 0-5466 {}}} SUCCS {{259 0 0 0-5466 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5466) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-5:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1296 LOC {146 1.0 147 0.681 147 1.0 160 0.0064061875000001045 160 0.0064061875000001045} PREDS {{259 0 0 0-5465 {}} {258 0 0 0-5464 {}}} SUCCS {{128 0 0 0-5464 {}} {128 0 0 0-5465 {}} {259 0 0 0-5467 {}}} CYCLES {}}
set a(0-5467) {AREA_SCORE {} NAME COMP_LOOP-5:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1297 LOC {159 0.006406225 160 0.8291185999999999 160 0.8291185999999999 160 0.8291185999999999} PREDS {{259 0 0 0-5466 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 1.564 0-5471 {}} {258 0 1.564 0-5473 {}} {258 0 1.564 0-5475 {}} {258 0 1.564 0-5477 {}} {258 0 1.564 0-5479 {}} {258 0 1.564 0-5481 {}} {258 0 1.564 0-5483 {}} {258 0 1.564 0-5485 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5468) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(2-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1298 LOC {131 0.0524399 131 0.8291185999999999 131 0.8291185999999999 160 0.8291185999999999} PREDS {{258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5469 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5469) {AREA_SCORE {} NAME COMP_LOOP:switch#25 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1299 LOC {131 0.0524399 131 1.0 131 1.0 160 0.8291185999999999} PREDS {{259 0 0 0-5468 {}}} SUCCS {{146 0 0 0-5470 {}} {130 0 0 0-5471 {}} {146 0 0 0-5472 {}} {130 0 0 0-5473 {}} {146 0 0 0-5474 {}} {130 0 0 0-5475 {}} {146 0 0 0-5476 {}} {130 0 0 0-5477 {}} {146 0 0 0-5478 {}} {130 0 0 0-5479 {}} {146 0 0 0-5480 {}} {130 0 0 0-5481 {}} {146 0 0 0-5482 {}} {130 0 0 0-5483 {}} {146 0 0 0-5484 {}} {130 0 0 0-5485 {}}} CYCLES {}}
set a(0-5470) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1300 LOC {131 0.0524399 160 0.0 160 0.0 160 0.8291185999999999} PREDS {{146 0 0 0-5469 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5471 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5471) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1301 LOC {160 1.0 160 0.9415 160 1.0 161 0.006249937500000025 161 0.006249937500000025} PREDS {{774 0 0 0-5471 {}} {259 0 1.564 0-5470 {}} {130 0 0 0-5469 {}} {258 0 1.564 0-5467 {}} {258 0 0 0-5447 {}} {256 0 0 0-5376 {}} {130 0 0 0-4198 {}} {256 0 0 0-5271 {}} {258 0 0 0-5234 {}} {258 0 0 0-5210 {}} {256 0 0 0-5142 {}} {256 0 0 0-5053 {}} {258 0 0 0-5019 {}} {258 0 0 0-4995 {}} {256 0 0 0-4924 {}} {256 0 0 0-4827 {}} {258 0 0 0-4790 {}} {258 0 0 0-4766 {}} {256 0 0 0-4698 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}} {774 0 0 0-5915 {}} {774 0 0 0-5891 {}} {772 0 0 0-5820 {}} {772 0 0 0-5723 {}} {774 0 0 0-5686 {}} {774 0 0 0-5662 {}} {772 0 0 0-5594 {}} {772 0 0 0-5505 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {774 0 0 0-4790 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4924 {}} {774 0 0 0-4995 {}} {774 0 0 0-5019 {}} {774 0 1.564 0-5053 {}} {774 0 1.564 0-5142 {}} {774 0 0 0-5210 {}} {774 0 0 0-5234 {}} {774 0 1.564 0-5271 {}} {774 0 1.564 0-5376 {}} {774 0 0 0-5447 {}} {774 0 0 0-5471 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5505 {}} {258 0 1.564 0-5594 {}} {258 0 0 0-5662 {}} {258 0 0 0-5686 {}} {258 0 1.564 0-5723 {}} {258 0 1.564 0-5820 {}} {258 0 0 0-5891 {}} {258 0 0 0-5915 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-5472) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1302 LOC {131 0.0524399 160 0.0 160 0.0 160 0.8291185999999999} PREDS {{146 0 0 0-5469 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5473 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5473) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1303 LOC {160 1.0 160 0.9415 160 1.0 161 0.006249937500000025 161 0.006249937500000025} PREDS {{774 0 0 0-5473 {}} {259 0 1.564 0-5472 {}} {130 0 0 0-5469 {}} {258 0 1.564 0-5467 {}} {258 0 0 0-5449 {}} {256 0 0 0-5378 {}} {130 0 0 0-4198 {}} {256 0 0 0-5273 {}} {258 0 0 0-5236 {}} {258 0 0 0-5212 {}} {256 0 0 0-5144 {}} {256 0 0 0-5055 {}} {258 0 0 0-5021 {}} {258 0 0 0-4997 {}} {256 0 0 0-4926 {}} {256 0 0 0-4829 {}} {258 0 0 0-4792 {}} {258 0 0 0-4768 {}} {256 0 0 0-4700 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}} {774 0 0 0-5917 {}} {774 0 0 0-5893 {}} {772 0 0 0-5822 {}} {772 0 0 0-5725 {}} {774 0 0 0-5688 {}} {774 0 0 0-5664 {}} {772 0 0 0-5596 {}} {772 0 0 0-5507 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {774 0 0 0-4792 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4926 {}} {774 0 0 0-4997 {}} {774 0 0 0-5021 {}} {774 0 1.564 0-5055 {}} {774 0 1.564 0-5144 {}} {774 0 0 0-5212 {}} {774 0 0 0-5236 {}} {774 0 1.564 0-5273 {}} {774 0 1.564 0-5378 {}} {774 0 0 0-5449 {}} {774 0 0 0-5473 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5507 {}} {258 0 1.564 0-5596 {}} {258 0 0 0-5664 {}} {258 0 0 0-5688 {}} {258 0 1.564 0-5725 {}} {258 0 1.564 0-5822 {}} {258 0 0 0-5893 {}} {258 0 0 0-5917 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-5474) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1304 LOC {131 0.0524399 160 0.0 160 0.0 160 0.8291185999999999} PREDS {{146 0 0 0-5469 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5475 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5475) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1305 LOC {160 1.0 160 0.9415 160 1.0 161 0.006249937500000025 161 0.006249937500000025} PREDS {{774 0 0 0-5475 {}} {259 0 1.564 0-5474 {}} {130 0 0 0-5469 {}} {258 0 1.564 0-5467 {}} {258 0 0 0-5451 {}} {256 0 0 0-5380 {}} {130 0 0 0-4198 {}} {256 0 0 0-5275 {}} {258 0 0 0-5238 {}} {258 0 0 0-5214 {}} {256 0 0 0-5146 {}} {256 0 0 0-5057 {}} {258 0 0 0-5023 {}} {258 0 0 0-4999 {}} {256 0 0 0-4928 {}} {256 0 0 0-4831 {}} {258 0 0 0-4794 {}} {258 0 0 0-4770 {}} {256 0 0 0-4702 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}} {774 0 0 0-5919 {}} {774 0 0 0-5895 {}} {772 0 0 0-5824 {}} {772 0 0 0-5727 {}} {774 0 0 0-5690 {}} {774 0 0 0-5666 {}} {772 0 0 0-5598 {}} {772 0 0 0-5509 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {774 0 0 0-4794 {}} {774 0 1.564 0-4831 {}} {774 0 1.564 0-4928 {}} {774 0 0 0-4999 {}} {774 0 0 0-5023 {}} {774 0 1.564 0-5057 {}} {774 0 1.564 0-5146 {}} {774 0 0 0-5214 {}} {774 0 0 0-5238 {}} {774 0 1.564 0-5275 {}} {774 0 1.564 0-5380 {}} {774 0 0 0-5451 {}} {774 0 0 0-5475 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5509 {}} {258 0 1.564 0-5598 {}} {258 0 0 0-5666 {}} {258 0 0 0-5690 {}} {258 0 1.564 0-5727 {}} {258 0 1.564 0-5824 {}} {258 0 0 0-5895 {}} {258 0 0 0-5919 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-5476) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1306 LOC {131 0.0524399 160 0.0 160 0.0 160 0.8291185999999999} PREDS {{146 0 0 0-5469 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5477 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5477) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1307 LOC {160 1.0 160 0.9415 160 1.0 161 0.006249937500000025 161 0.006249937500000025} PREDS {{774 0 0 0-5477 {}} {259 0 1.564 0-5476 {}} {130 0 0 0-5469 {}} {258 0 1.564 0-5467 {}} {258 0 0 0-5453 {}} {256 0 0 0-5382 {}} {130 0 0 0-4198 {}} {256 0 0 0-5277 {}} {258 0 0 0-5240 {}} {258 0 0 0-5216 {}} {256 0 0 0-5148 {}} {256 0 0 0-5059 {}} {258 0 0 0-5025 {}} {258 0 0 0-5001 {}} {256 0 0 0-4930 {}} {256 0 0 0-4833 {}} {258 0 0 0-4796 {}} {258 0 0 0-4772 {}} {256 0 0 0-4704 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}} {774 0 0 0-5921 {}} {774 0 0 0-5897 {}} {772 0 0 0-5826 {}} {772 0 0 0-5729 {}} {774 0 0 0-5692 {}} {774 0 0 0-5668 {}} {772 0 0 0-5600 {}} {772 0 0 0-5511 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {774 0 0 0-4796 {}} {774 0 1.564 0-4833 {}} {774 0 1.564 0-4930 {}} {774 0 0 0-5001 {}} {774 0 0 0-5025 {}} {774 0 1.564 0-5059 {}} {774 0 1.564 0-5148 {}} {774 0 0 0-5216 {}} {774 0 0 0-5240 {}} {774 0 1.564 0-5277 {}} {774 0 1.564 0-5382 {}} {774 0 0 0-5453 {}} {774 0 0 0-5477 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5511 {}} {258 0 1.564 0-5600 {}} {258 0 0 0-5668 {}} {258 0 0 0-5692 {}} {258 0 1.564 0-5729 {}} {258 0 1.564 0-5826 {}} {258 0 0 0-5897 {}} {258 0 0 0-5921 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-5478) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1308 LOC {131 0.0524399 160 0.0 160 0.0 160 0.8291185999999999} PREDS {{146 0 0 0-5469 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5479 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5479) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1309 LOC {160 1.0 160 0.9415 160 1.0 161 0.006249937500000025 161 0.006249937500000025} PREDS {{774 0 0 0-5479 {}} {259 0 1.564 0-5478 {}} {130 0 0 0-5469 {}} {258 0 1.564 0-5467 {}} {258 0 0 0-5455 {}} {256 0 0 0-5384 {}} {130 0 0 0-4198 {}} {256 0 0 0-5279 {}} {258 0 0 0-5242 {}} {258 0 0 0-5218 {}} {256 0 0 0-5150 {}} {256 0 0 0-5061 {}} {258 0 0 0-5027 {}} {258 0 0 0-5003 {}} {256 0 0 0-4932 {}} {256 0 0 0-4835 {}} {258 0 0 0-4798 {}} {258 0 0 0-4774 {}} {256 0 0 0-4706 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}} {774 0 0 0-5923 {}} {774 0 0 0-5899 {}} {772 0 0 0-5828 {}} {772 0 0 0-5731 {}} {774 0 0 0-5694 {}} {774 0 0 0-5670 {}} {772 0 0 0-5602 {}} {772 0 0 0-5513 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {774 0 0 0-4798 {}} {774 0 1.564 0-4835 {}} {774 0 1.564 0-4932 {}} {774 0 0 0-5003 {}} {774 0 0 0-5027 {}} {774 0 1.564 0-5061 {}} {774 0 1.564 0-5150 {}} {774 0 0 0-5218 {}} {774 0 0 0-5242 {}} {774 0 1.564 0-5279 {}} {774 0 1.564 0-5384 {}} {774 0 0 0-5455 {}} {774 0 0 0-5479 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5513 {}} {258 0 1.564 0-5602 {}} {258 0 0 0-5670 {}} {258 0 0 0-5694 {}} {258 0 1.564 0-5731 {}} {258 0 1.564 0-5828 {}} {258 0 0 0-5899 {}} {258 0 0 0-5923 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-5480) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1310 LOC {131 0.0524399 160 0.0 160 0.0 160 0.8291185999999999} PREDS {{146 0 0 0-5469 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5481 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5481) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1311 LOC {160 1.0 160 0.9415 160 1.0 161 0.006249937500000025 161 0.006249937500000025} PREDS {{774 0 0 0-5481 {}} {259 0 1.564 0-5480 {}} {130 0 0 0-5469 {}} {258 0 1.564 0-5467 {}} {258 0 0 0-5457 {}} {256 0 0 0-5386 {}} {130 0 0 0-4198 {}} {256 0 0 0-5281 {}} {258 0 0 0-5244 {}} {258 0 0 0-5220 {}} {256 0 0 0-5152 {}} {256 0 0 0-5063 {}} {258 0 0 0-5029 {}} {258 0 0 0-5005 {}} {256 0 0 0-4934 {}} {256 0 0 0-4837 {}} {258 0 0 0-4800 {}} {258 0 0 0-4776 {}} {256 0 0 0-4708 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}} {774 0 0 0-5925 {}} {774 0 0 0-5901 {}} {772 0 0 0-5830 {}} {772 0 0 0-5733 {}} {774 0 0 0-5696 {}} {774 0 0 0-5672 {}} {772 0 0 0-5604 {}} {772 0 0 0-5515 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {774 0 0 0-4800 {}} {774 0 1.564 0-4837 {}} {774 0 1.564 0-4934 {}} {774 0 0 0-5005 {}} {774 0 0 0-5029 {}} {774 0 1.564 0-5063 {}} {774 0 1.564 0-5152 {}} {774 0 0 0-5220 {}} {774 0 0 0-5244 {}} {774 0 1.564 0-5281 {}} {774 0 1.564 0-5386 {}} {774 0 0 0-5457 {}} {774 0 0 0-5481 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5515 {}} {258 0 1.564 0-5604 {}} {258 0 0 0-5672 {}} {258 0 0 0-5696 {}} {258 0 1.564 0-5733 {}} {258 0 1.564 0-5830 {}} {258 0 0 0-5901 {}} {258 0 0 0-5925 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-5482) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1312 LOC {131 0.0524399 160 0.0 160 0.0 160 0.8291185999999999} PREDS {{146 0 0 0-5469 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5483 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5483) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1313 LOC {160 1.0 160 0.9415 160 1.0 161 0.006249937500000025 161 0.006249937500000025} PREDS {{774 0 0 0-5483 {}} {259 0 1.564 0-5482 {}} {130 0 0 0-5469 {}} {258 0 1.564 0-5467 {}} {258 0 0 0-5459 {}} {256 0 0 0-5388 {}} {130 0 0 0-4198 {}} {256 0 0 0-5283 {}} {258 0 0 0-5246 {}} {258 0 0 0-5222 {}} {256 0 0 0-5154 {}} {256 0 0 0-5065 {}} {258 0 0 0-5031 {}} {258 0 0 0-5007 {}} {256 0 0 0-4936 {}} {256 0 0 0-4839 {}} {258 0 0 0-4802 {}} {258 0 0 0-4778 {}} {256 0 0 0-4710 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}} {774 0 0 0-5927 {}} {774 0 0 0-5903 {}} {772 0 0 0-5832 {}} {772 0 0 0-5735 {}} {774 0 0 0-5698 {}} {774 0 0 0-5674 {}} {772 0 0 0-5606 {}} {772 0 0 0-5517 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {774 0 0 0-4802 {}} {774 0 1.564 0-4839 {}} {774 0 1.564 0-4936 {}} {774 0 0 0-5007 {}} {774 0 0 0-5031 {}} {774 0 1.564 0-5065 {}} {774 0 1.564 0-5154 {}} {774 0 0 0-5222 {}} {774 0 0 0-5246 {}} {774 0 1.564 0-5283 {}} {774 0 1.564 0-5388 {}} {774 0 0 0-5459 {}} {774 0 0 0-5483 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5517 {}} {258 0 1.564 0-5606 {}} {258 0 0 0-5674 {}} {258 0 0 0-5698 {}} {258 0 1.564 0-5735 {}} {258 0 1.564 0-5832 {}} {258 0 0 0-5903 {}} {258 0 0 0-5927 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-5484) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#5)(9-3)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1314 LOC {131 0.0524399 160 0.0 160 0.0 160 0.8291185999999999} PREDS {{146 0 0 0-5469 {}} {258 0 0 0-5372 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 1.564 0-5485 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5485) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1315 LOC {160 1.0 160 0.9415 160 1.0 161 0.006249937500000025 161 0.006249937500000025} PREDS {{774 0 0 0-5485 {}} {259 0 1.564 0-5484 {}} {130 0 0 0-5469 {}} {258 0 1.564 0-5467 {}} {258 0 0 0-5461 {}} {256 0 0 0-5390 {}} {130 0 0 0-4198 {}} {256 0 0 0-5285 {}} {258 0 0 0-5248 {}} {258 0 0 0-5224 {}} {256 0 0 0-5156 {}} {256 0 0 0-5067 {}} {258 0 0 0-5033 {}} {258 0 0 0-5009 {}} {256 0 0 0-4938 {}} {256 0 0 0-4841 {}} {258 0 0 0-4804 {}} {258 0 0 0-4780 {}} {256 0 0 0-4712 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}} {774 0 0 0-5929 {}} {774 0 0 0-5905 {}} {772 0 0 0-5834 {}} {772 0 0 0-5737 {}} {774 0 0 0-5700 {}} {774 0 0 0-5676 {}} {772 0 0 0-5608 {}} {772 0 0 0-5519 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {774 0 0 0-4804 {}} {774 0 1.564 0-4841 {}} {774 0 1.564 0-4938 {}} {774 0 0 0-5009 {}} {774 0 0 0-5033 {}} {774 0 1.564 0-5067 {}} {774 0 1.564 0-5156 {}} {774 0 0 0-5224 {}} {774 0 0 0-5248 {}} {774 0 1.564 0-5285 {}} {774 0 1.564 0-5390 {}} {774 0 0 0-5461 {}} {774 0 0 0-5485 {}} {130 0 0 0-5495 {}} {258 0 1.564 0-5519 {}} {258 0 1.564 0-5608 {}} {258 0 0 0-5676 {}} {258 0 0 0-5700 {}} {258 0 1.564 0-5737 {}} {258 0 1.564 0-5834 {}} {258 0 0 0-5905 {}} {258 0 0 0-5929 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-5486) {AREA_SCORE {} NAME COMP_LOOP-6:slc(STAGE_LOOP:lshift.psp)(9-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1316 LOC {130 1.0 131 0.9651342249999999 131 0.9651342249999999 162 0.9651342249999999} PREDS {{130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5487 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5487) {AREA_SCORE {} NAME COMP_LOOP-6:not#3 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1317 LOC {130 1.0 131 0.9651342249999999 131 0.9651342249999999 162 0.9651342249999999} PREDS {{259 0 0 0-5486 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5488 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5488) {AREA_SCORE {} NAME COMP_LOOP-6:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1318 LOC {130 1.0 131 0.9651342249999999 131 0.9651342249999999 162 0.9651342249999999} PREDS {{259 0 0 0-5487 {}} {130 0 0 0-4198 {}}} SUCCS {{258 0 0 0-5492 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5489) {AREA_SCORE {} NAME COMP_LOOP:k:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1319 LOC {130 1.0 131 0.0 131 0.0 131 0.0 162 0.9651342249999999} PREDS {{130 0 0 0-4198 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5490 {}} {130 0 0 0-5495 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5490) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1320 LOC {130 1.0 131 0.0 131 0.0 162 0.9651342249999999} PREDS {{259 0 0 0-5489 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5491 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5491) {AREA_SCORE {} NAME COMP_LOOP:conc#30 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1321 LOC {130 1.0 131 0.9651342249999999 131 0.9651342249999999 162 0.9651342249999999} PREDS {{259 0 0 0-5490 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5492 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5492) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 9 NAME COMP_LOOP-6:acc TYPE ACCU DELAY {0.56 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1322 LOC {131 0.0 131 0.9651342249999999 131 0.9651342249999999 131 0.9999999477564101 162 0.9999999477564101} PREDS {{259 0 0 0-5491 {}} {258 0 0 0-5488 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5493 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5493) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc)(9) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1323 LOC {131 0.034865775 131 1.0 131 1.0 162 1.0} PREDS {{259 0 0 0-5492 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5494 {}} {130 0 0 0-5495 {}}} CYCLES {}}
set a(0-5494) {AREA_SCORE {} NAME COMP_LOOP-6:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1324 LOC {131 0.034865775 161 1.0 161 1.0 162 1.0} PREDS {{259 0 0 0-5493 {}} {130 0 0 0-4198 {}}} SUCCS {{259 0 0 0-5495 {}}} CYCLES {}}
set a(0-5495) {AREA_SCORE {} NAME COMP_LOOP-6:break(COMP_LOOP) TYPE TERMINATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1325 LOC {161 0.0062499999999999995 161 1.0 161 1.0 162 1.0} PREDS {{259 0 0 0-5494 {}} {130 0 0 0-5493 {}} {130 0 0 0-5492 {}} {130 0 0 0-5491 {}} {130 0 0 0-5490 {}} {130 0 0 0-5489 {}} {130 0 0 0-5488 {}} {130 0 0 0-5487 {}} {130 0 0 0-5486 {}} {130 0 0 0-5485 {}} {130 0 0 0-5484 {}} {130 0 0 0-5483 {}} {130 0 0 0-5482 {}} {130 0 0 0-5481 {}} {130 0 0 0-5480 {}} {130 0 0 0-5479 {}} {130 0 0 0-5478 {}} {130 0 0 0-5477 {}} {130 0 0 0-5476 {}} {130 0 0 0-5475 {}} {130 0 0 0-5474 {}} {130 0 0 0-5473 {}} {130 0 0 0-5472 {}} {130 0 0 0-5471 {}} {130 0 0 0-5470 {}} {130 0 0 0-5468 {}} {130 0 0 0-5467 {}} {130 0 0 0-5465 {}} {130 0 0 0-5464 {}} {130 0 0 0-5463 {}} {130 0 0 0-5462 {}} {130 0 0 0-5461 {}} {130 0 0 0-5460 {}} {130 0 0 0-5459 {}} {130 0 0 0-5458 {}} {130 0 0 0-5457 {}} {130 0 0 0-5456 {}} {130 0 0 0-5455 {}} {130 0 0 0-5454 {}} {130 0 0 0-5453 {}} {130 0 0 0-5452 {}} {130 0 0 0-5451 {}} {130 0 0 0-5450 {}} {130 0 0 0-5449 {}} {130 0 0 0-5448 {}} {130 0 0 0-5447 {}} {130 0 0 0-5446 {}} {130 0 0 0-5444 {}} {130 0 0 0-5443 {}} {130 0 0 0-5442 {}} {130 0 0 0-5441 {}} {130 0 0 0-5440 {}} {130 0 0 0-5438 {}} {130 0 0 0-5437 {}} {130 0 0 0-5436 {}} {130 0 0 0-5435 {}} {130 0 0 0-5433 {}} {130 0 0 0-5432 {}} {130 0 0 0-5431 {}} {130 0 0 0-5430 {}} {130 0 0 0-5429 {}} {130 0 0 0-5428 {}} {130 0 0 0-5427 {}} {130 0 0 0-5426 {}} {130 0 0 0-5425 {}} {130 0 0 0-5424 {}} {130 0 0 0-5423 {}} {130 0 0 0-5422 {}} {130 0 0 0-5421 {}} {130 0 0 0-5420 {}} {130 0 0 0-5419 {}} {130 0 0 0-5418 {}} {130 0 0 0-5417 {}} {130 0 0 0-5416 {}} {130 0 0 0-5415 {}} {130 0 0 0-5414 {}} {130 0 0 0-5413 {}} {130 0 0 0-5412 {}} {130 0 0 0-5411 {}} {130 0 0 0-5410 {}} {130 0 0 0-5409 {}} {130 0 0 0-5408 {}} {130 0 0 0-5407 {}} {130 0 0 0-5406 {}} {130 0 0 0-5405 {}} {130 0 0 0-5404 {}} {130 0 0 0-5403 {}} {130 0 0 0-5402 {}} {130 0 0 0-5401 {}} {130 0 0 0-5400 {}} {130 0 0 0-5399 {}} {130 0 0 0-5398 {}} {130 0 0 0-5397 {}} {130 0 0 0-5396 {}} {130 0 0 0-5395 {}} {130 0 0 0-5394 {}} {130 0 0 0-5393 {}} {130 0 0 0-5392 {}} {130 0 0 0-5391 {}} {130 0 0 0-5390 {}} {130 0 0 0-5389 {}} {130 0 0 0-5388 {}} {130 0 0 0-5387 {}} {130 0 0 0-5386 {}} {130 0 0 0-5385 {}} {130 0 0 0-5384 {}} {130 0 0 0-5383 {}} {130 0 0 0-5382 {}} {130 0 0 0-5381 {}} {130 0 0 0-5380 {}} {130 0 0 0-5379 {}} {130 0 0 0-5378 {}} {130 0 0 0-5377 {}} {130 0 0 0-5376 {}} {130 0 0 0-5375 {}} {130 0 0 0-5373 {}} {130 0 0 0-5372 {}} {130 0 0 0-5371 {}} {130 0 0 0-5370 {}} {130 0 0 0-5369 {}} {130 0 0 0-5368 {}} {130 0 0 0-5367 {}} {130 0 0 0-5366 {}} {130 0 0 0-4198 {}}} SUCCS {{128 0 0 0-5562 {}} {128 0 0 0-5563 {}} {128 0 0 0-5564 {}} {64 0 0 0-4199 {}}} CYCLES {}}
set a(0-5496) {AREA_SCORE {} NAME COMP_LOOP:asn#114 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1326 LOC {0 1.0 1 0.0 1 0.0 1 0.0 161 0.7942528249999999} PREDS {} SUCCS {{259 0 0 0-5497 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5497) {AREA_SCORE {} NAME COMP_LOOP-6:slc(VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1327 LOC {0 1.0 1 0.0 1 0.0 161 0.7942528249999999} PREDS {{259 0 0 0-5496 {}}} SUCCS {{258 0 0 0-5501 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5498) {AREA_SCORE {} NAME COMP_LOOP:k:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1328 LOC {0 1.0 1 0.0 1 0.0 1 0.0 161 0.7942528249999999} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5499 {}} {130 0 0 0-4199 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5499) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1329 LOC {0 1.0 1 0.0 1 0.0 161 0.7942528249999999} PREDS {{259 0 0 0-5498 {}}} SUCCS {{259 0 0 0-5500 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5500) {AREA_SCORE {} NAME COMP_LOOP:conc#31 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1330 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 161 0.7942528249999999} PREDS {{259 0 0 0-5499 {}}} SUCCS {{259 0 0 0-5501 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5501) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 9 NAME COMP_LOOP-6:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1331 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 161 0.8291185477564101} PREDS {{259 0 0 0-5500 {}} {258 0 0 0-5497 {}}} SUCCS {{259 0 0 0-5502 {}} {258 0 0 0-5504 {}} {258 0 0 0-5506 {}} {258 0 0 0-5508 {}} {258 0 0 0-5510 {}} {258 0 0 0-5512 {}} {258 0 0 0-5514 {}} {258 0 0 0-5516 {}} {258 0 0 0-5518 {}} {258 0 0 0-5520 {}} {258 0 0 0-5521 {}} {258 0 0 0-5522 {}} {258 0 0 0-5524 {}} {258 0 0 0-5525 {}} {258 0 0 0-5526 {}} {258 0 0 0-5529 {}} {258 0 0 0-5530 {}} {258 0 0 0-5531 {}} {258 0 0 0-5534 {}} {258 0 0 0-5535 {}} {258 0 0 0-5536 {}} {258 0 0 0-5539 {}} {258 0 0 0-5540 {}} {258 0 0 0-5541 {}} {258 0 0 0-5544 {}} {258 0 0 0-5545 {}} {258 0 0 0-5546 {}} {258 0 0 0-5549 {}} {258 0 0 0-5550 {}} {258 0 0 0-5551 {}} {258 0 0 0-5554 {}} {258 0 0 0-5555 {}} {258 0 0 0-5556 {}} {130 0 0 0-4199 {}} {258 0 0 0-5659 {}} {258 0 0 0-5661 {}} {258 0 0 0-5663 {}} {258 0 0 0-5665 {}} {258 0 0 0-5667 {}} {258 0 0 0-5669 {}} {258 0 0 0-5671 {}} {258 0 0 0-5673 {}} {258 0 0 0-5675 {}}} CYCLES {}}
set a(0-5502) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1332 LOC {1 0.034865775 1 1.0 1 1.0 161 0.8291185999999999} PREDS {{259 0 0 0-5501 {}}} SUCCS {{259 0 0 0-5503 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5503) {AREA_SCORE {} NAME COMP_LOOP:switch#10 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1333 LOC {1 0.034865775 1 1.0 1 1.0 161 0.8291185999999999} PREDS {{259 0 0 0-5502 {}}} SUCCS {{146 0 0 0-5504 {}} {146 0 0 0-5505 {}} {146 0 0 0-5506 {}} {146 0 0 0-5507 {}} {146 0 0 0-5508 {}} {146 0 0 0-5509 {}} {146 0 0 0-5510 {}} {146 0 0 0-5511 {}} {146 0 0 0-5512 {}} {146 0 0 0-5513 {}} {146 0 0 0-5514 {}} {146 0 0 0-5515 {}} {146 0 0 0-5516 {}} {146 0 0 0-5517 {}} {146 0 0 0-5518 {}} {146 0 0 0-5519 {}}} CYCLES {}}
set a(0-5504) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1334 LOC {1 0.034865775 161 0.8291185999999999 161 0.8291185999999999 161 0.8291185999999999} PREDS {{146 0 0 0-5503 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5505 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5505) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1335 LOC {161 1.0 161 0.9415 161 1.0 162 0.09437493750000003 162 0.09437493750000003} PREDS {{259 0 1.564 0-5504 {}} {146 0 0 0-5503 {}} {258 0 1.564 0-5471 {}} {258 0 1.564 0-5447 {}} {258 0 1.564 0-5234 {}} {258 0 1.564 0-5210 {}} {258 0 1.564 0-5019 {}} {258 0 1.564 0-4995 {}} {258 0 1.564 0-4790 {}} {258 0 1.564 0-4766 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}} {774 0 1.564 0-5686 {}} {774 0 1.564 0-5662 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {772 0 0 0-4766 {}} {772 0 0 0-4790 {}} {772 0 0 0-4995 {}} {772 0 0 0-5019 {}} {772 0 0 0-5210 {}} {772 0 0 0-5234 {}} {772 0 0 0-5447 {}} {772 0 0 0-5471 {}} {258 0 0 0-5558 {}} {130 0 0 0-4199 {}} {256 0 0 0-5662 {}} {256 0 0 0-5686 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-5506) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1336 LOC {1 0.034865775 161 0.8291185999999999 161 0.8291185999999999 161 0.8291185999999999} PREDS {{146 0 0 0-5503 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5507 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5507) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1337 LOC {161 1.0 161 0.9415 161 1.0 162 0.09437493750000003 162 0.09437493750000003} PREDS {{259 0 1.564 0-5506 {}} {146 0 0 0-5503 {}} {258 0 1.564 0-5473 {}} {258 0 1.564 0-5449 {}} {258 0 1.564 0-5236 {}} {258 0 1.564 0-5212 {}} {258 0 1.564 0-5021 {}} {258 0 1.564 0-4997 {}} {258 0 1.564 0-4792 {}} {258 0 1.564 0-4768 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}} {774 0 1.564 0-5688 {}} {774 0 1.564 0-5664 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {772 0 0 0-4768 {}} {772 0 0 0-4792 {}} {772 0 0 0-4997 {}} {772 0 0 0-5021 {}} {772 0 0 0-5212 {}} {772 0 0 0-5236 {}} {772 0 0 0-5449 {}} {772 0 0 0-5473 {}} {258 0 0 0-5558 {}} {130 0 0 0-4199 {}} {256 0 0 0-5664 {}} {256 0 0 0-5688 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-5508) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1338 LOC {1 0.034865775 161 0.8291185999999999 161 0.8291185999999999 161 0.8291185999999999} PREDS {{146 0 0 0-5503 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5509 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5509) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1339 LOC {161 1.0 161 0.9415 161 1.0 162 0.09437493750000003 162 0.09437493750000003} PREDS {{259 0 1.564 0-5508 {}} {146 0 0 0-5503 {}} {258 0 1.564 0-5475 {}} {258 0 1.564 0-5451 {}} {258 0 1.564 0-5238 {}} {258 0 1.564 0-5214 {}} {258 0 1.564 0-5023 {}} {258 0 1.564 0-4999 {}} {258 0 1.564 0-4794 {}} {258 0 1.564 0-4770 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}} {774 0 1.564 0-5690 {}} {774 0 1.564 0-5666 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {772 0 0 0-4770 {}} {772 0 0 0-4794 {}} {772 0 0 0-4999 {}} {772 0 0 0-5023 {}} {772 0 0 0-5214 {}} {772 0 0 0-5238 {}} {772 0 0 0-5451 {}} {772 0 0 0-5475 {}} {258 0 0 0-5558 {}} {130 0 0 0-4199 {}} {256 0 0 0-5666 {}} {256 0 0 0-5690 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-5510) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1340 LOC {1 0.034865775 161 0.8291185999999999 161 0.8291185999999999 161 0.8291185999999999} PREDS {{146 0 0 0-5503 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5511 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5511) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1341 LOC {161 1.0 161 0.9415 161 1.0 162 0.09437493750000003 162 0.09437493750000003} PREDS {{259 0 1.564 0-5510 {}} {146 0 0 0-5503 {}} {258 0 1.564 0-5477 {}} {258 0 1.564 0-5453 {}} {258 0 1.564 0-5240 {}} {258 0 1.564 0-5216 {}} {258 0 1.564 0-5025 {}} {258 0 1.564 0-5001 {}} {258 0 1.564 0-4796 {}} {258 0 1.564 0-4772 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}} {774 0 1.564 0-5692 {}} {774 0 1.564 0-5668 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {772 0 0 0-4772 {}} {772 0 0 0-4796 {}} {772 0 0 0-5001 {}} {772 0 0 0-5025 {}} {772 0 0 0-5216 {}} {772 0 0 0-5240 {}} {772 0 0 0-5453 {}} {772 0 0 0-5477 {}} {258 0 0 0-5558 {}} {130 0 0 0-4199 {}} {256 0 0 0-5668 {}} {256 0 0 0-5692 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-5512) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1342 LOC {1 0.034865775 161 0.8291185999999999 161 0.8291185999999999 161 0.8291185999999999} PREDS {{146 0 0 0-5503 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5513 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5513) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1343 LOC {161 1.0 161 0.9415 161 1.0 162 0.09437493750000003 162 0.09437493750000003} PREDS {{259 0 1.564 0-5512 {}} {146 0 0 0-5503 {}} {258 0 1.564 0-5479 {}} {258 0 1.564 0-5455 {}} {258 0 1.564 0-5242 {}} {258 0 1.564 0-5218 {}} {258 0 1.564 0-5027 {}} {258 0 1.564 0-5003 {}} {258 0 1.564 0-4798 {}} {258 0 1.564 0-4774 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}} {774 0 1.564 0-5694 {}} {774 0 1.564 0-5670 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {772 0 0 0-4774 {}} {772 0 0 0-4798 {}} {772 0 0 0-5003 {}} {772 0 0 0-5027 {}} {772 0 0 0-5218 {}} {772 0 0 0-5242 {}} {772 0 0 0-5455 {}} {772 0 0 0-5479 {}} {258 0 0 0-5558 {}} {130 0 0 0-4199 {}} {256 0 0 0-5670 {}} {256 0 0 0-5694 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-5514) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1344 LOC {1 0.034865775 161 0.8291185999999999 161 0.8291185999999999 161 0.8291185999999999} PREDS {{146 0 0 0-5503 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5515 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5515) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1345 LOC {161 1.0 161 0.9415 161 1.0 162 0.09437493750000003 162 0.09437493750000003} PREDS {{259 0 1.564 0-5514 {}} {146 0 0 0-5503 {}} {258 0 1.564 0-5481 {}} {258 0 1.564 0-5457 {}} {258 0 1.564 0-5244 {}} {258 0 1.564 0-5220 {}} {258 0 1.564 0-5029 {}} {258 0 1.564 0-5005 {}} {258 0 1.564 0-4800 {}} {258 0 1.564 0-4776 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}} {774 0 1.564 0-5696 {}} {774 0 1.564 0-5672 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {772 0 0 0-4776 {}} {772 0 0 0-4800 {}} {772 0 0 0-5005 {}} {772 0 0 0-5029 {}} {772 0 0 0-5220 {}} {772 0 0 0-5244 {}} {772 0 0 0-5457 {}} {772 0 0 0-5481 {}} {258 0 0 0-5558 {}} {130 0 0 0-4199 {}} {256 0 0 0-5672 {}} {256 0 0 0-5696 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-5516) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1346 LOC {1 0.034865775 161 0.8291185999999999 161 0.8291185999999999 161 0.8291185999999999} PREDS {{146 0 0 0-5503 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5517 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5517) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1347 LOC {161 1.0 161 0.9415 161 1.0 162 0.09437493750000003 162 0.09437493750000003} PREDS {{259 0 1.564 0-5516 {}} {146 0 0 0-5503 {}} {258 0 1.564 0-5483 {}} {258 0 1.564 0-5459 {}} {258 0 1.564 0-5246 {}} {258 0 1.564 0-5222 {}} {258 0 1.564 0-5031 {}} {258 0 1.564 0-5007 {}} {258 0 1.564 0-4802 {}} {258 0 1.564 0-4778 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}} {774 0 1.564 0-5698 {}} {774 0 1.564 0-5674 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {772 0 0 0-4778 {}} {772 0 0 0-4802 {}} {772 0 0 0-5007 {}} {772 0 0 0-5031 {}} {772 0 0 0-5222 {}} {772 0 0 0-5246 {}} {772 0 0 0-5459 {}} {772 0 0 0-5483 {}} {258 0 0 0-5558 {}} {130 0 0 0-4199 {}} {256 0 0 0-5674 {}} {256 0 0 0-5698 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-5518) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1348 LOC {1 0.034865775 161 0.8291185999999999 161 0.8291185999999999 161 0.8291185999999999} PREDS {{146 0 0 0-5503 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5519 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5519) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#10 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1349 LOC {161 1.0 161 0.9415 161 1.0 162 0.09437493750000003 162 0.09437493750000003} PREDS {{259 0 1.564 0-5518 {}} {146 0 0 0-5503 {}} {258 0 1.564 0-5485 {}} {258 0 1.564 0-5461 {}} {258 0 1.564 0-5248 {}} {258 0 1.564 0-5224 {}} {258 0 1.564 0-5033 {}} {258 0 1.564 0-5009 {}} {258 0 1.564 0-4804 {}} {258 0 1.564 0-4780 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}} {774 0 1.564 0-5700 {}} {774 0 1.564 0-5676 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {772 0 0 0-4780 {}} {772 0 0 0-4804 {}} {772 0 0 0-5009 {}} {772 0 0 0-5033 {}} {772 0 0 0-5224 {}} {772 0 0 0-5248 {}} {772 0 0 0-5461 {}} {772 0 0 0-5485 {}} {258 0 0 0-5558 {}} {130 0 0 0-4199 {}} {256 0 0 0-5676 {}} {256 0 0 0-5700 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-5520) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1350 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5523 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5521) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1351 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5523 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5522) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1352 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{259 0 0 0-5523 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5523) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#20 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1353 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{259 0 0 0-5522 {}} {258 0 0 0-5521 {}} {258 0 0 0-5520 {}}} SUCCS {{258 0 0 0-5558 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5524) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1354 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5528 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5525) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1355 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5527 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5526) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1356 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{259 0 0 0-5527 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5527) {AREA_SCORE {} NAME COMP_LOOP:nor#61 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1357 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{259 0 0 0-5526 {}} {258 0 0 0-5525 {}}} SUCCS {{259 0 0 0-5528 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5528) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#140 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1358 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{259 0 0 0-5527 {}} {258 0 0 0-5524 {}}} SUCCS {{258 0 0 0-5558 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5529) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1359 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5533 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5530) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1360 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5532 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5531) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1361 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{259 0 0 0-5532 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5532) {AREA_SCORE {} NAME COMP_LOOP:nor#62 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1362 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{259 0 0 0-5531 {}} {258 0 0 0-5530 {}}} SUCCS {{259 0 0 0-5533 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5533) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#141 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1363 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{259 0 0 0-5532 {}} {258 0 0 0-5529 {}}} SUCCS {{258 0 0 0-5558 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5534) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1364 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5538 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5535) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1365 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5538 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5536) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1366 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{259 0 0 0-5537 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5537) {AREA_SCORE {} NAME COMP_LOOP:not#94 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1367 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{259 0 0 0-5536 {}}} SUCCS {{259 0 0 0-5538 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5538) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#142 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1368 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{259 0 0 0-5537 {}} {258 0 0 0-5535 {}} {258 0 0 0-5534 {}}} SUCCS {{258 0 0 0-5558 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5539) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1369 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5543 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5540) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1370 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5542 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5541) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1371 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{259 0 0 0-5542 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5542) {AREA_SCORE {} NAME COMP_LOOP:nor#63 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1372 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{259 0 0 0-5541 {}} {258 0 0 0-5540 {}}} SUCCS {{259 0 0 0-5543 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5543) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#143 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1373 LOC {1 0.034865775 162 0.0 162 0.0 162 0.9511217999999999} PREDS {{259 0 0 0-5542 {}} {258 0 0 0-5539 {}}} SUCCS {{258 0 0 0-5558 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5544) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1374 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5548 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5545) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1375 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5548 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5546) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1376 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{259 0 0 0-5547 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5547) {AREA_SCORE {} NAME COMP_LOOP:not#95 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1377 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{259 0 0 0-5546 {}}} SUCCS {{259 0 0 0-5548 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5548) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#144 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1378 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{259 0 0 0-5547 {}} {258 0 0 0-5545 {}} {258 0 0 0-5544 {}}} SUCCS {{258 0 0 0-5558 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5549) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1379 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5553 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5550) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1380 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5553 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5551) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1381 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{259 0 0 0-5552 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5552) {AREA_SCORE {} NAME COMP_LOOP:not#96 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1382 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{259 0 0 0-5551 {}}} SUCCS {{259 0 0 0-5553 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5553) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#145 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1383 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{259 0 0 0-5552 {}} {258 0 0 0-5550 {}} {258 0 0 0-5549 {}}} SUCCS {{258 0 0 0-5558 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5554) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1384 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5557 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5555) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1385 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{258 0 0 0-5557 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5556) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1386 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{258 0 0 0-5501 {}}} SUCCS {{259 0 0 0-5557 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5557) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#146 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1387 LOC {1 0.034865775 1 1.0 1 1.0 162 0.9511217999999999} PREDS {{259 0 0 0-5556 {}} {258 0 0 0-5555 {}} {258 0 0 0-5554 {}}} SUCCS {{259 0 0 0-5558 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5558) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#10 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1388 LOC {162 0.094375 162 0.9511217999999999 162 0.9511217999999999 162 0.999999942628205 162 0.999999942628205} PREDS {{259 0 0 0-5557 {}} {258 0 0 0-5553 {}} {258 0 0 0-5548 {}} {258 0 0 0-5543 {}} {258 0 0 0-5538 {}} {258 0 0 0-5533 {}} {258 0 0 0-5528 {}} {258 0 0 0-5523 {}} {258 0 0 0-5519 {}} {258 0 0 0-5517 {}} {258 0 0 0-5515 {}} {258 0 0 0-5513 {}} {258 0 0 0-5511 {}} {258 0 0 0-5509 {}} {258 0 0 0-5507 {}} {258 0 0 0-5505 {}} {258 0 0 0-4286 {}} {258 0 0 0-4285 {}} {258 0 0 0-4284 {}} {258 0 0 0-4283 {}} {258 0 0 0-4282 {}} {258 0 0 0-4281 {}} {258 0 0 0-4280 {}} {258 0 0 0-4279 {}}} SUCCS {{130 0 0 0-4199 {}} {258 0 0 0-5654 {}} {258 0 0 0-5678 {}}} CYCLES {}}
set a(0-5559) {AREA_SCORE {} NAME COMP_LOOP:k:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1389 LOC {0 1.0 162 0.0 162 0.0 162 0.0 162 1.0} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5560 {}} {130 0 0 0-4199 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5560) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1390 LOC {0 1.0 162 0.0 162 0.0 162 1.0} PREDS {{259 0 0 0-5559 {}}} SUCCS {{259 0 0 0-5561 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5561) {AREA_SCORE {} NAME COMP_LOOP-6:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1391 LOC {0 1.0 162 0.0 162 0.0 162 1.0} PREDS {{259 0 0 0-5560 {}}} SUCCS {{259 0 0 0-5562 {}} {130 0 0 0-4199 {}}} CYCLES {}}
set a(0-5562) {AREA_SCORE {} NAME COMP_LOOP:asn#115 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1392 LOC {161 0.0 162 0.0 162 0.0 162 0.0 162 1.0} PREDS {{259 0 0 0-5561 {}} {128 0 0 0-5495 {}} {772 0 0 0-4199 {}}} SUCCS {{258 0 0 0-4199 {}}} CYCLES {}}
set a(0-5563) {AREA_SCORE {} NAME COMP_LOOP-6:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1393 LOC {161 0.0 162 1.0 162 1.0 162 1.0 162 1.0} PREDS {{128 0 0 0-5495 {}} {772 0 0 0-5609 {}} {772 0 0 0-4199 {}}} SUCCS {{258 0 0 0-4199 {}}} CYCLES {}}
set a(0-5564) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-6:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1394 LOC {161 0.0 162 1.0 162 1.0 162 1.0 162 1.0} PREDS {{128 0 0 0-5495 {}} {772 0 0 0-4199 {}}} SUCCS {{259 0 0 0-4199 {}}} CYCLES {}}
set a(0-5565) {AREA_SCORE {} NAME modExp_dev#1:while:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1395 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-5583 {}}} SUCCS {{259 0 0 0-5566 {}} {256 0 0 0-5583 {}}} CYCLES {}}
set a(0-5566) {AREA_SCORE {} NAME COMP_LOOP-6:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1396 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-5565 {}}} SUCCS {{128 0 0 0-5576 {}} {128 0 0 0-5577 {}} {128 0 0 0-5583 {}}} CYCLES {}}
set a(0-5567) {AREA_SCORE {} NAME modExp_dev#1:while:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1397 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-5577 {}}} SUCCS {{258 0 0 0-5569 {}} {256 0 0 0-5577 {}}} CYCLES {}}
set a(0-5568) {AREA_SCORE {} NAME modExp_dev#1:while:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1398 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-5569 {}}} CYCLES {}}
set a(0-5569) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-6:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1399 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-5568 {}} {258 0 0 0-5567 {}}} SUCCS {{259 0 0 0-5570 {}}} CYCLES {}}
set a(0-5570) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.base TYPE {C-CORE PORT} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1400 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-5569 {}} {128 0 0 0-5572 {}}} SUCCS {{258 0 0 0-5572 {}}} CYCLES {}}
set a(0-5571) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.m TYPE {C-CORE PORT} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1401 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-5572 {}}} SUCCS {{259 0 0 0-5572 {}}} CYCLES {}}
set a(0-5572) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-6:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1402 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-5571 {}} {258 0 0 0-5570 {}}} SUCCS {{128 0 0 0-5570 {}} {128 0 0 0-5571 {}} {259 0 0 0-5573 {}}} CYCLES {}}
set a(0-5573) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.return TYPE {C-CORE PORT} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1403 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-5572 {}}} SUCCS {{258 0 0 0-5577 {}}} CYCLES {}}
set a(0-5574) {AREA_SCORE {} NAME modExp_dev#1:while:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1404 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-5576 {}}} SUCCS {{259 0 0 0-5575 {}} {256 0 0 0-5576 {}}} CYCLES {}}
set a(0-5575) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-6:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1405 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-5574 {}}} SUCCS {{259 0 0 0-5576 {}} {258 0 0 0-5578 {}}} CYCLES {}}
set a(0-5576) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1406 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-5576 {}} {259 0 0 0-5575 {}} {256 0 0 0-5574 {}} {128 0 0 0-5566 {}}} SUCCS {{774 0 0 0-5574 {}} {772 0 0 0-5576 {}}} CYCLES {}}
set a(0-5577) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1407 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-5577 {}} {258 0 0 0-5573 {}} {256 0 0 0-5567 {}} {128 0 0 0-5566 {}}} SUCCS {{774 0 0 0-5567 {}} {772 0 0 0-5577 {}}} CYCLES {}}
set a(0-5578) {AREA_SCORE {} NAME COMP_LOOP-6:operator><64,false>#1:not TYPE NOT PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1408 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-5575 {}}} SUCCS {{259 0 0 0-5579 {}}} CYCLES {}}
set a(0-5579) {AREA_SCORE {} NAME COMP_LOOP-6:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1409 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-5578 {}}} SUCCS {{259 0 0 0-5580 {}}} CYCLES {}}
set a(0-5580) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-6:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1410 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-5579 {}}} SUCCS {{259 0 0 0-5581 {}}} CYCLES {}}
set a(0-5581) {AREA_SCORE {} NAME COMP_LOOP-6:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1411 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-5580 {}}} SUCCS {{259 0 0 0-5582 {}}} CYCLES {}}
set a(0-5582) {AREA_SCORE {} NAME COMP_LOOP-6:modExp_dev#1:while:not TYPE NOT PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1412 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-5581 {}}} SUCCS {{259 0 0 0-5583 {}}} CYCLES {}}
set a(0-5583) {AREA_SCORE {} NAME modExp_dev#1:while:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4199 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1413 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-5583 {}} {259 0 0 0-5582 {}} {128 0 0 0-5566 {}} {256 0 0 0-5565 {}}} SUCCS {{774 0 0 0-5565 {}} {772 0 0 0-5583 {}}} CYCLES {}}
set a(0-4199) {CHI {0-5565 0-5566 0-5567 0-5568 0-5569 0-5570 0-5571 0-5572 0-5573 0-5574 0-5575 0-5576 0-5577 0-5578 0-5579 0-5580 0-5581 0-5582 0-5583} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {8775 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 8775 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 8775 NAME COMP_LOOP-6:modExp_dev#1:while TYPE LOOP DELAY {175520.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1414 LOC {162 1.0 162 1.0 162 1.0 162 1.0} PREDS {{259 0 0 0-5564 {}} {258 0 0 0-5563 {}} {258 0 0 0-5562 {}} {130 0 0 0-5561 {}} {130 0 0 0-5560 {}} {130 0 0 0-5559 {}} {130 0 0 0-5558 {}} {130 0 0 0-5557 {}} {130 0 0 0-5556 {}} {130 0 0 0-5555 {}} {130 0 0 0-5554 {}} {130 0 0 0-5553 {}} {130 0 0 0-5552 {}} {130 0 0 0-5551 {}} {130 0 0 0-5550 {}} {130 0 0 0-5549 {}} {130 0 0 0-5548 {}} {130 0 0 0-5547 {}} {130 0 0 0-5546 {}} {130 0 0 0-5545 {}} {130 0 0 0-5544 {}} {130 0 0 0-5543 {}} {130 0 0 0-5542 {}} {130 0 0 0-5541 {}} {130 0 0 0-5540 {}} {130 0 0 0-5539 {}} {130 0 0 0-5538 {}} {130 0 0 0-5537 {}} {130 0 0 0-5536 {}} {130 0 0 0-5535 {}} {130 0 0 0-5534 {}} {130 0 0 0-5533 {}} {130 0 0 0-5532 {}} {130 0 0 0-5531 {}} {130 0 0 0-5530 {}} {130 0 0 0-5529 {}} {130 0 0 0-5528 {}} {130 0 0 0-5527 {}} {130 0 0 0-5526 {}} {130 0 0 0-5525 {}} {130 0 0 0-5524 {}} {130 0 0 0-5523 {}} {130 0 0 0-5522 {}} {130 0 0 0-5521 {}} {130 0 0 0-5520 {}} {130 0 0 0-5519 {}} {130 0 0 0-5518 {}} {130 0 0 0-5517 {}} {130 0 0 0-5516 {}} {130 0 0 0-5515 {}} {130 0 0 0-5514 {}} {130 0 0 0-5513 {}} {130 0 0 0-5512 {}} {130 0 0 0-5511 {}} {130 0 0 0-5510 {}} {130 0 0 0-5509 {}} {130 0 0 0-5508 {}} {130 0 0 0-5507 {}} {130 0 0 0-5506 {}} {130 0 0 0-5505 {}} {130 0 0 0-5504 {}} {130 0 0 0-5502 {}} {130 0 0 0-5501 {}} {130 0 0 0-5500 {}} {130 0 0 0-5499 {}} {130 0 0 0-5498 {}} {130 0 0 0-5497 {}} {130 0 0 0-5496 {}} {64 0 0 0-5495 {}} {64 0 0 0-4198 {}}} SUCCS {{772 0 0 0-5562 {}} {772 0 0 0-5563 {}} {772 0 0 0-5564 {}} {131 0 0 0-5584 {}} {130 0 0 0-5585 {}} {130 0 0 0-5586 {}} {130 0 0 0-5587 {}} {130 0 0 0-5588 {}} {130 0 0 0-5589 {}} {130 0 0 0-5590 {}} {130 0 0 0-5591 {}} {130 0 0 0-5593 {}} {130 0 0 0-5594 {}} {130 0 0 0-5595 {}} {130 0 0 0-5596 {}} {130 0 0 0-5597 {}} {130 0 0 0-5598 {}} {130 0 0 0-5599 {}} {130 0 0 0-5600 {}} {130 0 0 0-5601 {}} {130 0 0 0-5602 {}} {130 0 0 0-5603 {}} {130 0 0 0-5604 {}} {130 0 0 0-5605 {}} {130 0 0 0-5606 {}} {130 0 0 0-5607 {}} {130 0 0 0-5608 {}} {258 0 0 0-5609 {}} {130 0 0 0-5610 {}} {130 0 0 0-5611 {}} {130 0 0 0-5612 {}} {130 0 0 0-5613 {}} {130 0 0 0-5614 {}} {130 0 0 0-5615 {}} {130 0 0 0-5616 {}} {130 0 0 0-5617 {}} {130 0 0 0-5618 {}} {130 0 0 0-5619 {}} {130 0 0 0-5620 {}} {130 0 0 0-5621 {}} {130 0 0 0-5622 {}} {130 0 0 0-5623 {}} {130 0 0 0-5624 {}} {130 0 0 0-5625 {}} {130 0 0 0-5626 {}} {130 0 0 0-5627 {}} {130 0 0 0-5628 {}} {130 0 0 0-5629 {}} {130 0 0 0-5630 {}} {130 0 0 0-5631 {}} {130 0 0 0-5632 {}} {130 0 0 0-5633 {}} {130 0 0 0-5634 {}} {130 0 0 0-5635 {}} {130 0 0 0-5636 {}} {130 0 0 0-5637 {}} {130 0 0 0-5638 {}} {130 0 0 0-5639 {}} {130 0 0 0-5640 {}} {130 0 0 0-5641 {}} {130 0 0 0-5642 {}} {130 0 0 0-5643 {}} {130 0 0 0-5644 {}} {130 0 0 0-5645 {}} {130 0 0 0-5646 {}} {130 0 0 0-5647 {}} {130 0 0 0-5648 {}} {130 0 0 0-5649 {}} {130 0 0 0-5650 {}} {130 0 0 0-5651 {}} {130 0 0 0-5653 {}} {130 0 0 0-5654 {}} {130 0 0 0-5655 {}} {130 0 0 0-5656 {}} {130 0 0 0-5658 {}} {130 0 0 0-5659 {}} {130 0 0 0-5661 {}} {130 0 0 0-5662 {}} {130 0 0 0-5663 {}} {130 0 0 0-5664 {}} {130 0 0 0-5665 {}} {130 0 0 0-5666 {}} {130 0 0 0-5667 {}} {130 0 0 0-5668 {}} {130 0 0 0-5669 {}} {130 0 0 0-5670 {}} {130 0 0 0-5671 {}} {130 0 0 0-5672 {}} {130 0 0 0-5673 {}} {130 0 0 0-5674 {}} {130 0 0 0-5675 {}} {130 0 0 0-5676 {}} {130 0 0 0-5677 {}} {130 0 0 0-5678 {}} {130 0 0 0-5679 {}} {130 0 0 0-5680 {}} {130 0 0 0-5682 {}} {130 0 0 0-5683 {}} {130 0 0 0-5685 {}} {130 0 0 0-5686 {}} {130 0 0 0-5687 {}} {130 0 0 0-5688 {}} {130 0 0 0-5689 {}} {130 0 0 0-5690 {}} {130 0 0 0-5691 {}} {130 0 0 0-5692 {}} {130 0 0 0-5693 {}} {130 0 0 0-5694 {}} {130 0 0 0-5695 {}} {130 0 0 0-5696 {}} {130 0 0 0-5697 {}} {130 0 0 0-5698 {}} {130 0 0 0-5699 {}} {130 0 0 0-5700 {}} {130 0 0 0-5701 {}} {130 0 0 0-5702 {}} {130 0 0 0-5703 {}} {130 0 0 0-5704 {}} {130 0 0 0-5705 {}} {130 0 0 0-5706 {}} {130 0 0 0-5707 {}} {130 0 0 0-5708 {}} {130 0 0 0-5709 {}} {130 0 0 0-5710 {}} {64 0 0 0-4200 {}}} CYCLES {}}
set a(0-5584) {AREA_SCORE {} NAME COMP_LOOP:asn#116 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1415 LOC {162 1.0 163 0.0 163 0.0 163 0.0 163 0.7766786999999999} PREDS {{131 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5585 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5585) {AREA_SCORE {} NAME COMP_LOOP-6:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1416 LOC {162 1.0 163 0.0 163 0.0 163 0.7766786999999999} PREDS {{259 0 0 0-5584 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5589 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5586) {AREA_SCORE {} NAME COMP_LOOP:k:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1417 LOC {162 1.0 163 0.0 163 0.0 163 0.0 163 0.7766786999999999} PREDS {{130 0 0 0-4199 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5587 {}} {130 0 0 0-5710 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5587) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1418 LOC {162 1.0 163 0.0 163 0.0 163 0.7766786999999999} PREDS {{259 0 0 0-5586 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5588 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5588) {AREA_SCORE {} NAME COMP_LOOP:conc#33 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1419 LOC {162 1.0 163 0.7766786999999999 163 0.7766786999999999 163 0.7766786999999999} PREDS {{259 0 0 0-5587 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5589 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5589) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 8 NAME COMP_LOOP-6:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1420 LOC {163 0.0 163 0.7766786999999999 163 0.7766786999999999 163 0.8291185413461538 163 0.8291185413461538} PREDS {{259 0 0 0-5588 {}} {258 0 0 0-5585 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5590 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5590) {AREA_SCORE {} NAME COMP_LOOP-6:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1421 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 163 0.8291185999999999} PREDS {{259 0 0 0-5589 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5591 {}} {258 0 0 0-5593 {}} {258 0 0 0-5595 {}} {258 0 0 0-5597 {}} {258 0 0 0-5599 {}} {258 0 0 0-5601 {}} {258 0 0 0-5603 {}} {258 0 0 0-5605 {}} {258 0 0 0-5607 {}} {258 0 0 0-5610 {}} {258 0 0 0-5611 {}} {258 0 0 0-5612 {}} {258 0 0 0-5614 {}} {258 0 0 0-5615 {}} {258 0 0 0-5616 {}} {258 0 0 0-5619 {}} {258 0 0 0-5620 {}} {258 0 0 0-5621 {}} {258 0 0 0-5624 {}} {258 0 0 0-5625 {}} {258 0 0 0-5626 {}} {258 0 0 0-5629 {}} {258 0 0 0-5630 {}} {258 0 0 0-5631 {}} {258 0 0 0-5634 {}} {258 0 0 0-5635 {}} {258 0 0 0-5636 {}} {258 0 0 0-5639 {}} {258 0 0 0-5640 {}} {258 0 0 0-5641 {}} {258 0 0 0-5644 {}} {258 0 0 0-5645 {}} {258 0 0 0-5646 {}} {258 0 0 0-5683 {}} {258 0 0 0-5685 {}} {258 0 0 0-5687 {}} {258 0 0 0-5689 {}} {258 0 0 0-5691 {}} {258 0 0 0-5693 {}} {258 0 0 0-5695 {}} {258 0 0 0-5697 {}} {258 0 0 0-5699 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5591) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1422 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 163 0.8291185999999999} PREDS {{259 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5592 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5592) {AREA_SCORE {} NAME COMP_LOOP:switch#11 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1423 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 163 0.8291185999999999} PREDS {{259 0 0 0-5591 {}}} SUCCS {{146 0 0 0-5593 {}} {146 0 0 0-5594 {}} {146 0 0 0-5595 {}} {146 0 0 0-5596 {}} {146 0 0 0-5597 {}} {146 0 0 0-5598 {}} {146 0 0 0-5599 {}} {146 0 0 0-5600 {}} {146 0 0 0-5601 {}} {146 0 0 0-5602 {}} {146 0 0 0-5603 {}} {146 0 0 0-5604 {}} {146 0 0 0-5605 {}} {146 0 0 0-5606 {}} {146 0 0 0-5607 {}} {146 0 0 0-5608 {}}} CYCLES {}}
set a(0-5593) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1424 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 163 0.8291185999999999} PREDS {{146 0 0 0-5592 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5594 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5594) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1425 LOC {163 1.0 163 0.9415 163 1.0 164 0.09437493750000003 164 0.09437493750000003} PREDS {{259 0 1.564 0-5593 {}} {146 0 0 0-5592 {}} {130 0 0 0-4199 {}} {258 0 1.564 0-5471 {}} {258 0 1.564 0-5447 {}} {258 0 1.564 0-5234 {}} {258 0 1.564 0-5210 {}} {258 0 1.564 0-5019 {}} {258 0 1.564 0-4995 {}} {258 0 1.564 0-4790 {}} {258 0 1.564 0-4766 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}} {774 0 1.564 0-5686 {}} {774 0 1.564 0-5662 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {772 0 0 0-4766 {}} {772 0 0 0-4790 {}} {772 0 0 0-4995 {}} {772 0 0 0-5019 {}} {772 0 0 0-5210 {}} {772 0 0 0-5234 {}} {772 0 0 0-5447 {}} {772 0 0 0-5471 {}} {258 0 0 0-5648 {}} {256 0 0 0-5662 {}} {256 0 0 0-5686 {}} {130 0 0 0-5710 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-5595) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1426 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 163 0.8291185999999999} PREDS {{146 0 0 0-5592 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5596 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5596) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1427 LOC {163 1.0 163 0.9415 163 1.0 164 0.09437493750000003 164 0.09437493750000003} PREDS {{259 0 1.564 0-5595 {}} {146 0 0 0-5592 {}} {130 0 0 0-4199 {}} {258 0 1.564 0-5473 {}} {258 0 1.564 0-5449 {}} {258 0 1.564 0-5236 {}} {258 0 1.564 0-5212 {}} {258 0 1.564 0-5021 {}} {258 0 1.564 0-4997 {}} {258 0 1.564 0-4792 {}} {258 0 1.564 0-4768 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}} {774 0 1.564 0-5688 {}} {774 0 1.564 0-5664 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {772 0 0 0-4768 {}} {772 0 0 0-4792 {}} {772 0 0 0-4997 {}} {772 0 0 0-5021 {}} {772 0 0 0-5212 {}} {772 0 0 0-5236 {}} {772 0 0 0-5449 {}} {772 0 0 0-5473 {}} {258 0 0 0-5648 {}} {256 0 0 0-5664 {}} {256 0 0 0-5688 {}} {130 0 0 0-5710 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-5597) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1428 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 163 0.8291185999999999} PREDS {{146 0 0 0-5592 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5598 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5598) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1429 LOC {163 1.0 163 0.9415 163 1.0 164 0.09437493750000003 164 0.09437493750000003} PREDS {{259 0 1.564 0-5597 {}} {146 0 0 0-5592 {}} {130 0 0 0-4199 {}} {258 0 1.564 0-5475 {}} {258 0 1.564 0-5451 {}} {258 0 1.564 0-5238 {}} {258 0 1.564 0-5214 {}} {258 0 1.564 0-5023 {}} {258 0 1.564 0-4999 {}} {258 0 1.564 0-4794 {}} {258 0 1.564 0-4770 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}} {774 0 1.564 0-5690 {}} {774 0 1.564 0-5666 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {772 0 0 0-4770 {}} {772 0 0 0-4794 {}} {772 0 0 0-4999 {}} {772 0 0 0-5023 {}} {772 0 0 0-5214 {}} {772 0 0 0-5238 {}} {772 0 0 0-5451 {}} {772 0 0 0-5475 {}} {258 0 0 0-5648 {}} {256 0 0 0-5666 {}} {256 0 0 0-5690 {}} {130 0 0 0-5710 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-5599) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1430 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 163 0.8291185999999999} PREDS {{146 0 0 0-5592 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5600 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5600) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1431 LOC {163 1.0 163 0.9415 163 1.0 164 0.09437493750000003 164 0.09437493750000003} PREDS {{259 0 1.564 0-5599 {}} {146 0 0 0-5592 {}} {130 0 0 0-4199 {}} {258 0 1.564 0-5477 {}} {258 0 1.564 0-5453 {}} {258 0 1.564 0-5240 {}} {258 0 1.564 0-5216 {}} {258 0 1.564 0-5025 {}} {258 0 1.564 0-5001 {}} {258 0 1.564 0-4796 {}} {258 0 1.564 0-4772 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}} {774 0 1.564 0-5692 {}} {774 0 1.564 0-5668 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {772 0 0 0-4772 {}} {772 0 0 0-4796 {}} {772 0 0 0-5001 {}} {772 0 0 0-5025 {}} {772 0 0 0-5216 {}} {772 0 0 0-5240 {}} {772 0 0 0-5453 {}} {772 0 0 0-5477 {}} {258 0 0 0-5648 {}} {256 0 0 0-5668 {}} {256 0 0 0-5692 {}} {130 0 0 0-5710 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-5601) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1432 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 163 0.8291185999999999} PREDS {{146 0 0 0-5592 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5602 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5602) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1433 LOC {163 1.0 163 0.9415 163 1.0 164 0.09437493750000003 164 0.09437493750000003} PREDS {{259 0 1.564 0-5601 {}} {146 0 0 0-5592 {}} {130 0 0 0-4199 {}} {258 0 1.564 0-5479 {}} {258 0 1.564 0-5455 {}} {258 0 1.564 0-5242 {}} {258 0 1.564 0-5218 {}} {258 0 1.564 0-5027 {}} {258 0 1.564 0-5003 {}} {258 0 1.564 0-4798 {}} {258 0 1.564 0-4774 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}} {774 0 1.564 0-5694 {}} {774 0 1.564 0-5670 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {772 0 0 0-4774 {}} {772 0 0 0-4798 {}} {772 0 0 0-5003 {}} {772 0 0 0-5027 {}} {772 0 0 0-5218 {}} {772 0 0 0-5242 {}} {772 0 0 0-5455 {}} {772 0 0 0-5479 {}} {258 0 0 0-5648 {}} {256 0 0 0-5670 {}} {256 0 0 0-5694 {}} {130 0 0 0-5710 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-5603) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1434 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 163 0.8291185999999999} PREDS {{146 0 0 0-5592 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5604 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5604) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1435 LOC {163 1.0 163 0.9415 163 1.0 164 0.09437493750000003 164 0.09437493750000003} PREDS {{259 0 1.564 0-5603 {}} {146 0 0 0-5592 {}} {130 0 0 0-4199 {}} {258 0 1.564 0-5481 {}} {258 0 1.564 0-5457 {}} {258 0 1.564 0-5244 {}} {258 0 1.564 0-5220 {}} {258 0 1.564 0-5029 {}} {258 0 1.564 0-5005 {}} {258 0 1.564 0-4800 {}} {258 0 1.564 0-4776 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}} {774 0 1.564 0-5696 {}} {774 0 1.564 0-5672 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {772 0 0 0-4776 {}} {772 0 0 0-4800 {}} {772 0 0 0-5005 {}} {772 0 0 0-5029 {}} {772 0 0 0-5220 {}} {772 0 0 0-5244 {}} {772 0 0 0-5457 {}} {772 0 0 0-5481 {}} {258 0 0 0-5648 {}} {256 0 0 0-5672 {}} {256 0 0 0-5696 {}} {130 0 0 0-5710 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-5605) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1436 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 163 0.8291185999999999} PREDS {{146 0 0 0-5592 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5606 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5606) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1437 LOC {163 1.0 163 0.9415 163 1.0 164 0.09437493750000003 164 0.09437493750000003} PREDS {{259 0 1.564 0-5605 {}} {146 0 0 0-5592 {}} {130 0 0 0-4199 {}} {258 0 1.564 0-5483 {}} {258 0 1.564 0-5459 {}} {258 0 1.564 0-5246 {}} {258 0 1.564 0-5222 {}} {258 0 1.564 0-5031 {}} {258 0 1.564 0-5007 {}} {258 0 1.564 0-4802 {}} {258 0 1.564 0-4778 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}} {774 0 1.564 0-5698 {}} {774 0 1.564 0-5674 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {772 0 0 0-4778 {}} {772 0 0 0-4802 {}} {772 0 0 0-5007 {}} {772 0 0 0-5031 {}} {772 0 0 0-5222 {}} {772 0 0 0-5246 {}} {772 0 0 0-5459 {}} {772 0 0 0-5483 {}} {258 0 0 0-5648 {}} {256 0 0 0-5674 {}} {256 0 0 0-5698 {}} {130 0 0 0-5710 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-5607) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1438 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 163 0.8291185999999999} PREDS {{146 0 0 0-5592 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5608 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5608) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#11 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1439 LOC {163 1.0 163 0.9415 163 1.0 164 0.09437493750000003 164 0.09437493750000003} PREDS {{259 0 1.564 0-5607 {}} {146 0 0 0-5592 {}} {130 0 0 0-4199 {}} {258 0 1.564 0-5485 {}} {258 0 1.564 0-5461 {}} {258 0 1.564 0-5248 {}} {258 0 1.564 0-5224 {}} {258 0 1.564 0-5033 {}} {258 0 1.564 0-5009 {}} {258 0 1.564 0-4804 {}} {258 0 1.564 0-4780 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}} {774 0 1.564 0-5700 {}} {774 0 1.564 0-5676 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {772 0 0 0-4780 {}} {772 0 0 0-4804 {}} {772 0 0 0-5009 {}} {772 0 0 0-5033 {}} {772 0 0 0-5224 {}} {772 0 0 0-5248 {}} {772 0 0 0-5461 {}} {772 0 0 0-5485 {}} {258 0 0 0-5648 {}} {256 0 0 0-5676 {}} {256 0 0 0-5700 {}} {130 0 0 0-5710 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-5609) {AREA_SCORE {} NAME COMP_LOOP:asn#117 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1440 LOC {162 1.0 164 0.21615332499999998 164 0.21615332499999998 164 0.21615332499999998 164 0.21615332499999998} PREDS {{258 0 0 0-4199 {}}} SUCCS {{772 0 0 0-5563 {}} {258 0 0 0-5649 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5610) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1441 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5613 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5611) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1442 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5613 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5612) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1443 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5613 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5613) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#21 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1444 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{259 0 0 0-5612 {}} {258 0 0 0-5611 {}} {258 0 0 0-5610 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5648 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5614) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1445 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5618 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5615) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1446 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5617 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5616) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1447 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5617 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5617) {AREA_SCORE {} NAME COMP_LOOP:nor#64 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1448 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{259 0 0 0-5616 {}} {258 0 0 0-5615 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5618 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5618) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#147 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1449 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{259 0 0 0-5617 {}} {258 0 0 0-5614 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5648 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5619) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1450 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5623 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5620) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1451 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5622 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5621) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1452 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5622 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5622) {AREA_SCORE {} NAME COMP_LOOP:nor#65 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1453 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{259 0 0 0-5621 {}} {258 0 0 0-5620 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5623 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5623) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#148 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1454 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{259 0 0 0-5622 {}} {258 0 0 0-5619 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5648 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5624) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1455 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5628 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5625) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1456 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5628 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5626) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1457 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5627 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5627) {AREA_SCORE {} NAME COMP_LOOP:not#97 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1458 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{259 0 0 0-5626 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5628 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5628) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#149 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1459 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{259 0 0 0-5627 {}} {258 0 0 0-5625 {}} {258 0 0 0-5624 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5648 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5629) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1460 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5633 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5630) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1461 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5632 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5631) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1462 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5632 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5632) {AREA_SCORE {} NAME COMP_LOOP:nor#66 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1463 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{259 0 0 0-5631 {}} {258 0 0 0-5630 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5633 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5633) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#150 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1464 LOC {163 0.0524399 164 0.0 164 0.0 164 0.167275125} PREDS {{259 0 0 0-5632 {}} {258 0 0 0-5629 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5648 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5634) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1465 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5638 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5635) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1466 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5638 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5636) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1467 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5637 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5637) {AREA_SCORE {} NAME COMP_LOOP:not#98 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1468 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{259 0 0 0-5636 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5638 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5638) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#151 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1469 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{259 0 0 0-5637 {}} {258 0 0 0-5635 {}} {258 0 0 0-5634 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5648 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5639) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1470 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5643 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5640) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1471 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5643 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5641) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1472 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5642 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5642) {AREA_SCORE {} NAME COMP_LOOP:not#99 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1473 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{259 0 0 0-5641 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5643 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5643) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#152 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1474 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{259 0 0 0-5642 {}} {258 0 0 0-5640 {}} {258 0 0 0-5639 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5648 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5644) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1475 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5647 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5645) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1476 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5647 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5646) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1477 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5647 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5647) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#153 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1478 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 164 0.167275125} PREDS {{259 0 0 0-5646 {}} {258 0 0 0-5645 {}} {258 0 0 0-5644 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5648 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5648) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#11 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1479 LOC {164 0.094375 164 0.167275125 164 0.167275125 164 0.21615326762820514 164 0.21615326762820514} PREDS {{259 0 0 0-5647 {}} {258 0 0 0-5643 {}} {258 0 0 0-5638 {}} {258 0 0 0-5633 {}} {258 0 0 0-5628 {}} {258 0 0 0-5623 {}} {258 0 0 0-5618 {}} {258 0 0 0-5613 {}} {258 0 0 0-5608 {}} {258 0 0 0-5606 {}} {258 0 0 0-5604 {}} {258 0 0 0-5602 {}} {258 0 0 0-5600 {}} {258 0 0 0-5598 {}} {258 0 0 0-5596 {}} {258 0 0 0-5594 {}} {130 0 0 0-4199 {}} {258 0 0 0-4278 {}} {258 0 0 0-4277 {}} {258 0 0 0-4276 {}} {258 0 0 0-4275 {}} {258 0 0 0-4274 {}} {258 0 0 0-4273 {}} {258 0 0 0-4272 {}} {258 0 0 0-4271 {}}} SUCCS {{259 0 0 0-5649 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5649) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-6:mul TYPE MUL DELAY {12.54 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1480 LOC {164 0.1432532 164 0.21615332499999998 164 0.21615332499999998 164 0.9999999388496399 164 0.9999999388496399} PREDS {{259 0 0 0-5648 {}} {258 0 0 0-5609 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5650 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5650) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1481 LOC {165 0.0 165 0.6009625 165 0.6009625 165 0.6009625} PREDS {{259 0 0 0-5649 {}} {130 0 0 0-4199 {}} {128 0 0 0-5652 {}}} SUCCS {{258 0 0 0-5652 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5651) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1482 LOC {165 0.0 165 0.6009625 165 0.6009625 165 0.6009625} PREDS {{130 0 0 0-4199 {}} {128 0 0 0-5652 {}}} SUCCS {{259 0 0 0-5652 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5652) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-6:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1483 LOC {165 1.0 165 0.681 165 1.0 178 0.0064061875000001045 178 0.0064061875000001045} PREDS {{259 0 0 0-5651 {}} {258 0 0 0-5650 {}}} SUCCS {{128 0 0 0-5650 {}} {128 0 0 0-5651 {}} {259 0 0 0-5653 {}}} CYCLES {}}
set a(0-5653) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1484 LOC {178 0.006406225 178 0.5525751 178 0.5525751 178 0.5525751} PREDS {{259 0 0 0-5652 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5654 {}} {258 0 0 0-5677 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5654) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-6:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1485 LOC {178 0.006406225 178 0.5525751 178 0.5525751 178 0.6009624573717949 178 0.6009624573717949} PREDS {{259 0 0 0-5653 {}} {130 0 0 0-4199 {}} {258 0 0 0-5558 {}}} SUCCS {{259 0 0 0-5655 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5655) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1486 LOC {178 0.054793625 178 0.6009625 178 0.6009625 178 0.6009625} PREDS {{259 0 0 0-5654 {}} {130 0 0 0-4199 {}} {128 0 0 0-5657 {}}} SUCCS {{258 0 0 0-5657 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5656) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1487 LOC {178 0.0 178 0.6009625 178 0.6009625 178 0.6009625} PREDS {{130 0 0 0-4199 {}} {128 0 0 0-5657 {}}} SUCCS {{259 0 0 0-5657 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5657) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-6:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1488 LOC {178 1.0 178 0.681 178 1.0 191 0.0064061875000001045 191 0.0064061875000001045} PREDS {{259 0 0 0-5656 {}} {258 0 0 0-5655 {}}} SUCCS {{128 0 0 0-5655 {}} {128 0 0 0-5656 {}} {259 0 0 0-5658 {}}} CYCLES {}}
set a(0-5658) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1489 LOC {191 0.006406225 191 0.8291185999999999 191 0.8291185999999999 191 0.8291185999999999} PREDS {{259 0 0 0-5657 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 1.564 0-5662 {}} {258 0 1.564 0-5664 {}} {258 0 1.564 0-5666 {}} {258 0 1.564 0-5668 {}} {258 0 1.564 0-5670 {}} {258 0 1.564 0-5672 {}} {258 0 1.564 0-5674 {}} {258 0 1.564 0-5676 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5659) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(2-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1490 LOC {162 1.0 162 1.0 162 1.0 191 0.8291185999999999} PREDS {{130 0 0 0-4199 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 0 0-5660 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5660) {AREA_SCORE {} NAME COMP_LOOP:switch#26 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1491 LOC {162 1.0 162 1.0 162 1.0 191 0.8291185999999999} PREDS {{259 0 0 0-5659 {}}} SUCCS {{146 0 0 0-5661 {}} {130 0 0 0-5662 {}} {146 0 0 0-5663 {}} {130 0 0 0-5664 {}} {146 0 0 0-5665 {}} {130 0 0 0-5666 {}} {146 0 0 0-5667 {}} {130 0 0 0-5668 {}} {146 0 0 0-5669 {}} {130 0 0 0-5670 {}} {146 0 0 0-5671 {}} {130 0 0 0-5672 {}} {146 0 0 0-5673 {}} {130 0 0 0-5674 {}} {146 0 0 0-5675 {}} {130 0 0 0-5676 {}}} CYCLES {}}
set a(0-5661) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1492 LOC {162 1.0 191 0.0 191 0.0 191 0.8291185999999999} PREDS {{146 0 0 0-5660 {}} {130 0 0 0-4199 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5662 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5662) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1493 LOC {191 1.0 191 0.9415 191 1.0 192 0.006249937500000025 192 0.006249937500000025} PREDS {{774 0 0 0-5662 {}} {259 0 1.564 0-5661 {}} {130 0 0 0-5660 {}} {258 0 1.564 0-5658 {}} {256 0 0 0-5594 {}} {130 0 0 0-4199 {}} {256 0 0 0-5505 {}} {258 0 0 0-5471 {}} {258 0 0 0-5447 {}} {256 0 0 0-5376 {}} {256 0 0 0-5271 {}} {258 0 0 0-5234 {}} {258 0 0 0-5210 {}} {256 0 0 0-5142 {}} {256 0 0 0-5053 {}} {258 0 0 0-5019 {}} {258 0 0 0-4995 {}} {256 0 0 0-4924 {}} {256 0 0 0-4827 {}} {258 0 0 0-4790 {}} {258 0 0 0-4766 {}} {256 0 0 0-4698 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}} {774 0 0 0-5915 {}} {774 0 0 0-5891 {}} {772 0 0 0-5820 {}} {772 0 0 0-5723 {}} {774 0 0 0-5686 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {774 0 0 0-4790 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4924 {}} {774 0 0 0-4995 {}} {774 0 0 0-5019 {}} {774 0 1.564 0-5053 {}} {774 0 1.564 0-5142 {}} {774 0 0 0-5210 {}} {774 0 0 0-5234 {}} {774 0 1.564 0-5271 {}} {774 0 1.564 0-5376 {}} {774 0 0 0-5447 {}} {774 0 0 0-5471 {}} {774 0 1.564 0-5505 {}} {774 0 1.564 0-5594 {}} {774 0 0 0-5662 {}} {258 0 0 0-5686 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5723 {}} {258 0 1.564 0-5820 {}} {258 0 0 0-5891 {}} {258 0 0 0-5915 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-5663) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1494 LOC {162 1.0 191 0.0 191 0.0 191 0.8291185999999999} PREDS {{146 0 0 0-5660 {}} {130 0 0 0-4199 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5664 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5664) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1495 LOC {191 1.0 191 0.9415 191 1.0 192 0.006249937500000025 192 0.006249937500000025} PREDS {{774 0 0 0-5664 {}} {259 0 1.564 0-5663 {}} {130 0 0 0-5660 {}} {258 0 1.564 0-5658 {}} {256 0 0 0-5596 {}} {130 0 0 0-4199 {}} {256 0 0 0-5507 {}} {258 0 0 0-5473 {}} {258 0 0 0-5449 {}} {256 0 0 0-5378 {}} {256 0 0 0-5273 {}} {258 0 0 0-5236 {}} {258 0 0 0-5212 {}} {256 0 0 0-5144 {}} {256 0 0 0-5055 {}} {258 0 0 0-5021 {}} {258 0 0 0-4997 {}} {256 0 0 0-4926 {}} {256 0 0 0-4829 {}} {258 0 0 0-4792 {}} {258 0 0 0-4768 {}} {256 0 0 0-4700 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}} {774 0 0 0-5917 {}} {774 0 0 0-5893 {}} {772 0 0 0-5822 {}} {772 0 0 0-5725 {}} {774 0 0 0-5688 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {774 0 0 0-4792 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4926 {}} {774 0 0 0-4997 {}} {774 0 0 0-5021 {}} {774 0 1.564 0-5055 {}} {774 0 1.564 0-5144 {}} {774 0 0 0-5212 {}} {774 0 0 0-5236 {}} {774 0 1.564 0-5273 {}} {774 0 1.564 0-5378 {}} {774 0 0 0-5449 {}} {774 0 0 0-5473 {}} {774 0 1.564 0-5507 {}} {774 0 1.564 0-5596 {}} {774 0 0 0-5664 {}} {258 0 0 0-5688 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5725 {}} {258 0 1.564 0-5822 {}} {258 0 0 0-5893 {}} {258 0 0 0-5917 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-5665) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1496 LOC {162 1.0 191 0.0 191 0.0 191 0.8291185999999999} PREDS {{146 0 0 0-5660 {}} {130 0 0 0-4199 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5666 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5666) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1497 LOC {191 1.0 191 0.9415 191 1.0 192 0.006249937500000025 192 0.006249937500000025} PREDS {{774 0 0 0-5666 {}} {259 0 1.564 0-5665 {}} {130 0 0 0-5660 {}} {258 0 1.564 0-5658 {}} {256 0 0 0-5598 {}} {130 0 0 0-4199 {}} {256 0 0 0-5509 {}} {258 0 0 0-5475 {}} {258 0 0 0-5451 {}} {256 0 0 0-5380 {}} {256 0 0 0-5275 {}} {258 0 0 0-5238 {}} {258 0 0 0-5214 {}} {256 0 0 0-5146 {}} {256 0 0 0-5057 {}} {258 0 0 0-5023 {}} {258 0 0 0-4999 {}} {256 0 0 0-4928 {}} {256 0 0 0-4831 {}} {258 0 0 0-4794 {}} {258 0 0 0-4770 {}} {256 0 0 0-4702 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}} {774 0 0 0-5919 {}} {774 0 0 0-5895 {}} {772 0 0 0-5824 {}} {772 0 0 0-5727 {}} {774 0 0 0-5690 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {774 0 0 0-4794 {}} {774 0 1.564 0-4831 {}} {774 0 1.564 0-4928 {}} {774 0 0 0-4999 {}} {774 0 0 0-5023 {}} {774 0 1.564 0-5057 {}} {774 0 1.564 0-5146 {}} {774 0 0 0-5214 {}} {774 0 0 0-5238 {}} {774 0 1.564 0-5275 {}} {774 0 1.564 0-5380 {}} {774 0 0 0-5451 {}} {774 0 0 0-5475 {}} {774 0 1.564 0-5509 {}} {774 0 1.564 0-5598 {}} {774 0 0 0-5666 {}} {258 0 0 0-5690 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5727 {}} {258 0 1.564 0-5824 {}} {258 0 0 0-5895 {}} {258 0 0 0-5919 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-5667) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1498 LOC {162 1.0 191 0.0 191 0.0 191 0.8291185999999999} PREDS {{146 0 0 0-5660 {}} {130 0 0 0-4199 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5668 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5668) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1499 LOC {191 1.0 191 0.9415 191 1.0 192 0.006249937500000025 192 0.006249937500000025} PREDS {{774 0 0 0-5668 {}} {259 0 1.564 0-5667 {}} {130 0 0 0-5660 {}} {258 0 1.564 0-5658 {}} {256 0 0 0-5600 {}} {130 0 0 0-4199 {}} {256 0 0 0-5511 {}} {258 0 0 0-5477 {}} {258 0 0 0-5453 {}} {256 0 0 0-5382 {}} {256 0 0 0-5277 {}} {258 0 0 0-5240 {}} {258 0 0 0-5216 {}} {256 0 0 0-5148 {}} {256 0 0 0-5059 {}} {258 0 0 0-5025 {}} {258 0 0 0-5001 {}} {256 0 0 0-4930 {}} {256 0 0 0-4833 {}} {258 0 0 0-4796 {}} {258 0 0 0-4772 {}} {256 0 0 0-4704 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}} {774 0 0 0-5921 {}} {774 0 0 0-5897 {}} {772 0 0 0-5826 {}} {772 0 0 0-5729 {}} {774 0 0 0-5692 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {774 0 0 0-4796 {}} {774 0 1.564 0-4833 {}} {774 0 1.564 0-4930 {}} {774 0 0 0-5001 {}} {774 0 0 0-5025 {}} {774 0 1.564 0-5059 {}} {774 0 1.564 0-5148 {}} {774 0 0 0-5216 {}} {774 0 0 0-5240 {}} {774 0 1.564 0-5277 {}} {774 0 1.564 0-5382 {}} {774 0 0 0-5453 {}} {774 0 0 0-5477 {}} {774 0 1.564 0-5511 {}} {774 0 1.564 0-5600 {}} {774 0 0 0-5668 {}} {258 0 0 0-5692 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5729 {}} {258 0 1.564 0-5826 {}} {258 0 0 0-5897 {}} {258 0 0 0-5921 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-5669) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1500 LOC {162 1.0 191 0.0 191 0.0 191 0.8291185999999999} PREDS {{146 0 0 0-5660 {}} {130 0 0 0-4199 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5670 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5670) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1501 LOC {191 1.0 191 0.9415 191 1.0 192 0.006249937500000025 192 0.006249937500000025} PREDS {{774 0 0 0-5670 {}} {259 0 1.564 0-5669 {}} {130 0 0 0-5660 {}} {258 0 1.564 0-5658 {}} {256 0 0 0-5602 {}} {130 0 0 0-4199 {}} {256 0 0 0-5513 {}} {258 0 0 0-5479 {}} {258 0 0 0-5455 {}} {256 0 0 0-5384 {}} {256 0 0 0-5279 {}} {258 0 0 0-5242 {}} {258 0 0 0-5218 {}} {256 0 0 0-5150 {}} {256 0 0 0-5061 {}} {258 0 0 0-5027 {}} {258 0 0 0-5003 {}} {256 0 0 0-4932 {}} {256 0 0 0-4835 {}} {258 0 0 0-4798 {}} {258 0 0 0-4774 {}} {256 0 0 0-4706 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}} {774 0 0 0-5923 {}} {774 0 0 0-5899 {}} {772 0 0 0-5828 {}} {772 0 0 0-5731 {}} {774 0 0 0-5694 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {774 0 0 0-4798 {}} {774 0 1.564 0-4835 {}} {774 0 1.564 0-4932 {}} {774 0 0 0-5003 {}} {774 0 0 0-5027 {}} {774 0 1.564 0-5061 {}} {774 0 1.564 0-5150 {}} {774 0 0 0-5218 {}} {774 0 0 0-5242 {}} {774 0 1.564 0-5279 {}} {774 0 1.564 0-5384 {}} {774 0 0 0-5455 {}} {774 0 0 0-5479 {}} {774 0 1.564 0-5513 {}} {774 0 1.564 0-5602 {}} {774 0 0 0-5670 {}} {258 0 0 0-5694 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5731 {}} {258 0 1.564 0-5828 {}} {258 0 0 0-5899 {}} {258 0 0 0-5923 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-5671) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1502 LOC {162 1.0 191 0.0 191 0.0 191 0.8291185999999999} PREDS {{146 0 0 0-5660 {}} {130 0 0 0-4199 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5672 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5672) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1503 LOC {191 1.0 191 0.9415 191 1.0 192 0.006249937500000025 192 0.006249937500000025} PREDS {{774 0 0 0-5672 {}} {259 0 1.564 0-5671 {}} {130 0 0 0-5660 {}} {258 0 1.564 0-5658 {}} {256 0 0 0-5604 {}} {130 0 0 0-4199 {}} {256 0 0 0-5515 {}} {258 0 0 0-5481 {}} {258 0 0 0-5457 {}} {256 0 0 0-5386 {}} {256 0 0 0-5281 {}} {258 0 0 0-5244 {}} {258 0 0 0-5220 {}} {256 0 0 0-5152 {}} {256 0 0 0-5063 {}} {258 0 0 0-5029 {}} {258 0 0 0-5005 {}} {256 0 0 0-4934 {}} {256 0 0 0-4837 {}} {258 0 0 0-4800 {}} {258 0 0 0-4776 {}} {256 0 0 0-4708 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}} {774 0 0 0-5925 {}} {774 0 0 0-5901 {}} {772 0 0 0-5830 {}} {772 0 0 0-5733 {}} {774 0 0 0-5696 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {774 0 0 0-4800 {}} {774 0 1.564 0-4837 {}} {774 0 1.564 0-4934 {}} {774 0 0 0-5005 {}} {774 0 0 0-5029 {}} {774 0 1.564 0-5063 {}} {774 0 1.564 0-5152 {}} {774 0 0 0-5220 {}} {774 0 0 0-5244 {}} {774 0 1.564 0-5281 {}} {774 0 1.564 0-5386 {}} {774 0 0 0-5457 {}} {774 0 0 0-5481 {}} {774 0 1.564 0-5515 {}} {774 0 1.564 0-5604 {}} {774 0 0 0-5672 {}} {258 0 0 0-5696 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5733 {}} {258 0 1.564 0-5830 {}} {258 0 0 0-5901 {}} {258 0 0 0-5925 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-5673) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1504 LOC {162 1.0 191 0.0 191 0.0 191 0.8291185999999999} PREDS {{146 0 0 0-5660 {}} {130 0 0 0-4199 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5674 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5674) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1505 LOC {191 1.0 191 0.9415 191 1.0 192 0.006249937500000025 192 0.006249937500000025} PREDS {{774 0 0 0-5674 {}} {259 0 1.564 0-5673 {}} {130 0 0 0-5660 {}} {258 0 1.564 0-5658 {}} {256 0 0 0-5606 {}} {130 0 0 0-4199 {}} {256 0 0 0-5517 {}} {258 0 0 0-5483 {}} {258 0 0 0-5459 {}} {256 0 0 0-5388 {}} {256 0 0 0-5283 {}} {258 0 0 0-5246 {}} {258 0 0 0-5222 {}} {256 0 0 0-5154 {}} {256 0 0 0-5065 {}} {258 0 0 0-5031 {}} {258 0 0 0-5007 {}} {256 0 0 0-4936 {}} {256 0 0 0-4839 {}} {258 0 0 0-4802 {}} {258 0 0 0-4778 {}} {256 0 0 0-4710 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}} {774 0 0 0-5927 {}} {774 0 0 0-5903 {}} {772 0 0 0-5832 {}} {772 0 0 0-5735 {}} {774 0 0 0-5698 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {774 0 0 0-4802 {}} {774 0 1.564 0-4839 {}} {774 0 1.564 0-4936 {}} {774 0 0 0-5007 {}} {774 0 0 0-5031 {}} {774 0 1.564 0-5065 {}} {774 0 1.564 0-5154 {}} {774 0 0 0-5222 {}} {774 0 0 0-5246 {}} {774 0 1.564 0-5283 {}} {774 0 1.564 0-5388 {}} {774 0 0 0-5459 {}} {774 0 0 0-5483 {}} {774 0 1.564 0-5517 {}} {774 0 1.564 0-5606 {}} {774 0 0 0-5674 {}} {258 0 0 0-5698 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5735 {}} {258 0 1.564 0-5832 {}} {258 0 0 0-5903 {}} {258 0 0 0-5927 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-5675) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#6)(9-3)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1506 LOC {162 1.0 191 0.0 191 0.0 191 0.8291185999999999} PREDS {{146 0 0 0-5660 {}} {130 0 0 0-4199 {}} {258 0 0 0-5501 {}}} SUCCS {{259 0 1.564 0-5676 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5676) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1507 LOC {191 1.0 191 0.9415 191 1.0 192 0.006249937500000025 192 0.006249937500000025} PREDS {{774 0 0 0-5676 {}} {259 0 1.564 0-5675 {}} {130 0 0 0-5660 {}} {258 0 1.564 0-5658 {}} {256 0 0 0-5608 {}} {130 0 0 0-4199 {}} {256 0 0 0-5519 {}} {258 0 0 0-5485 {}} {258 0 0 0-5461 {}} {256 0 0 0-5390 {}} {256 0 0 0-5285 {}} {258 0 0 0-5248 {}} {258 0 0 0-5224 {}} {256 0 0 0-5156 {}} {256 0 0 0-5067 {}} {258 0 0 0-5033 {}} {258 0 0 0-5009 {}} {256 0 0 0-4938 {}} {256 0 0 0-4841 {}} {258 0 0 0-4804 {}} {258 0 0 0-4780 {}} {256 0 0 0-4712 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}} {774 0 0 0-5929 {}} {774 0 0 0-5905 {}} {772 0 0 0-5834 {}} {772 0 0 0-5737 {}} {774 0 0 0-5700 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {774 0 0 0-4804 {}} {774 0 1.564 0-4841 {}} {774 0 1.564 0-4938 {}} {774 0 0 0-5009 {}} {774 0 0 0-5033 {}} {774 0 1.564 0-5067 {}} {774 0 1.564 0-5156 {}} {774 0 0 0-5224 {}} {774 0 0 0-5248 {}} {774 0 1.564 0-5285 {}} {774 0 1.564 0-5390 {}} {774 0 0 0-5461 {}} {774 0 0 0-5485 {}} {774 0 1.564 0-5519 {}} {774 0 1.564 0-5608 {}} {774 0 0 0-5676 {}} {258 0 0 0-5700 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5737 {}} {258 0 1.564 0-5834 {}} {258 0 0 0-5905 {}} {258 0 0 0-5929 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-5677) {AREA_SCORE {} NAME COMP_LOOP-6:factor2:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1508 LOC {178 0.006406225 178 0.9516125999999999 178 0.9516125999999999 179 0.5525751} PREDS {{258 0 0 0-5653 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5678 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5678) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-6:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1509 LOC {178 0.006406225 178 0.9516125999999999 178 0.9516125999999999 178 0.9999999573717948 179 0.6009624573717949} PREDS {{259 0 0 0-5677 {}} {130 0 0 0-4199 {}} {258 0 0 0-5558 {}}} SUCCS {{259 0 0 0-5679 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5679) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1510 LOC {178 0.054793625 179 0.6009625 179 0.6009625 179 0.6009625} PREDS {{259 0 0 0-5678 {}} {130 0 0 0-4199 {}} {128 0 0 0-5681 {}}} SUCCS {{258 0 0 0-5681 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5680) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1511 LOC {178 0.0 179 0.6009625 179 0.6009625 179 0.6009625} PREDS {{130 0 0 0-4199 {}} {128 0 0 0-5681 {}}} SUCCS {{259 0 0 0-5681 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5681) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-6:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1512 LOC {178 1.0 179 0.681 179 1.0 192 0.0064061875000001045 192 0.0064061875000001045} PREDS {{259 0 0 0-5680 {}} {258 0 0 0-5679 {}}} SUCCS {{128 0 0 0-5679 {}} {128 0 0 0-5680 {}} {259 0 0 0-5682 {}}} CYCLES {}}
set a(0-5682) {AREA_SCORE {} NAME COMP_LOOP-6:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1513 LOC {191 0.006406225 192 0.8291185999999999 192 0.8291185999999999 192 0.8291185999999999} PREDS {{259 0 0 0-5681 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 1.564 0-5686 {}} {258 0 1.564 0-5688 {}} {258 0 1.564 0-5690 {}} {258 0 1.564 0-5692 {}} {258 0 1.564 0-5694 {}} {258 0 1.564 0-5696 {}} {258 0 1.564 0-5698 {}} {258 0 1.564 0-5700 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5683) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(2-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1514 LOC {163 0.0524399 163 0.8291185999999999 163 0.8291185999999999 192 0.8291185999999999} PREDS {{258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5684 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5684) {AREA_SCORE {} NAME COMP_LOOP:switch#27 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1515 LOC {163 0.0524399 163 1.0 163 1.0 192 0.8291185999999999} PREDS {{259 0 0 0-5683 {}}} SUCCS {{146 0 0 0-5685 {}} {130 0 0 0-5686 {}} {146 0 0 0-5687 {}} {130 0 0 0-5688 {}} {146 0 0 0-5689 {}} {130 0 0 0-5690 {}} {146 0 0 0-5691 {}} {130 0 0 0-5692 {}} {146 0 0 0-5693 {}} {130 0 0 0-5694 {}} {146 0 0 0-5695 {}} {130 0 0 0-5696 {}} {146 0 0 0-5697 {}} {130 0 0 0-5698 {}} {146 0 0 0-5699 {}} {130 0 0 0-5700 {}}} CYCLES {}}
set a(0-5685) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1516 LOC {163 0.0524399 192 0.0 192 0.0 192 0.8291185999999999} PREDS {{146 0 0 0-5684 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5686 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5686) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1517 LOC {192 1.0 192 0.9415 192 1.0 193 0.006249937500000025 193 0.006249937500000025} PREDS {{774 0 0 0-5686 {}} {259 0 1.564 0-5685 {}} {130 0 0 0-5684 {}} {258 0 1.564 0-5682 {}} {258 0 0 0-5662 {}} {256 0 0 0-5594 {}} {130 0 0 0-4199 {}} {256 0 0 0-5505 {}} {258 0 0 0-5471 {}} {258 0 0 0-5447 {}} {256 0 0 0-5376 {}} {256 0 0 0-5271 {}} {258 0 0 0-5234 {}} {258 0 0 0-5210 {}} {256 0 0 0-5142 {}} {256 0 0 0-5053 {}} {258 0 0 0-5019 {}} {258 0 0 0-4995 {}} {256 0 0 0-4924 {}} {256 0 0 0-4827 {}} {258 0 0 0-4790 {}} {258 0 0 0-4766 {}} {256 0 0 0-4698 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}} {774 0 0 0-5915 {}} {774 0 0 0-5891 {}} {772 0 0 0-5820 {}} {772 0 0 0-5723 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {774 0 0 0-4790 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4924 {}} {774 0 0 0-4995 {}} {774 0 0 0-5019 {}} {774 0 1.564 0-5053 {}} {774 0 1.564 0-5142 {}} {774 0 0 0-5210 {}} {774 0 0 0-5234 {}} {774 0 1.564 0-5271 {}} {774 0 1.564 0-5376 {}} {774 0 0 0-5447 {}} {774 0 0 0-5471 {}} {774 0 1.564 0-5505 {}} {774 0 1.564 0-5594 {}} {774 0 0 0-5662 {}} {774 0 0 0-5686 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5723 {}} {258 0 1.564 0-5820 {}} {258 0 0 0-5891 {}} {258 0 0 0-5915 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-5687) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1518 LOC {163 0.0524399 192 0.0 192 0.0 192 0.8291185999999999} PREDS {{146 0 0 0-5684 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5688 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5688) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1519 LOC {192 1.0 192 0.9415 192 1.0 193 0.006249937500000025 193 0.006249937500000025} PREDS {{774 0 0 0-5688 {}} {259 0 1.564 0-5687 {}} {130 0 0 0-5684 {}} {258 0 1.564 0-5682 {}} {258 0 0 0-5664 {}} {256 0 0 0-5596 {}} {130 0 0 0-4199 {}} {256 0 0 0-5507 {}} {258 0 0 0-5473 {}} {258 0 0 0-5449 {}} {256 0 0 0-5378 {}} {256 0 0 0-5273 {}} {258 0 0 0-5236 {}} {258 0 0 0-5212 {}} {256 0 0 0-5144 {}} {256 0 0 0-5055 {}} {258 0 0 0-5021 {}} {258 0 0 0-4997 {}} {256 0 0 0-4926 {}} {256 0 0 0-4829 {}} {258 0 0 0-4792 {}} {258 0 0 0-4768 {}} {256 0 0 0-4700 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}} {774 0 0 0-5917 {}} {774 0 0 0-5893 {}} {772 0 0 0-5822 {}} {772 0 0 0-5725 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {774 0 0 0-4792 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4926 {}} {774 0 0 0-4997 {}} {774 0 0 0-5021 {}} {774 0 1.564 0-5055 {}} {774 0 1.564 0-5144 {}} {774 0 0 0-5212 {}} {774 0 0 0-5236 {}} {774 0 1.564 0-5273 {}} {774 0 1.564 0-5378 {}} {774 0 0 0-5449 {}} {774 0 0 0-5473 {}} {774 0 1.564 0-5507 {}} {774 0 1.564 0-5596 {}} {774 0 0 0-5664 {}} {774 0 0 0-5688 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5725 {}} {258 0 1.564 0-5822 {}} {258 0 0 0-5893 {}} {258 0 0 0-5917 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-5689) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1520 LOC {163 0.0524399 192 0.0 192 0.0 192 0.8291185999999999} PREDS {{146 0 0 0-5684 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5690 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5690) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1521 LOC {192 1.0 192 0.9415 192 1.0 193 0.006249937500000025 193 0.006249937500000025} PREDS {{774 0 0 0-5690 {}} {259 0 1.564 0-5689 {}} {130 0 0 0-5684 {}} {258 0 1.564 0-5682 {}} {258 0 0 0-5666 {}} {256 0 0 0-5598 {}} {130 0 0 0-4199 {}} {256 0 0 0-5509 {}} {258 0 0 0-5475 {}} {258 0 0 0-5451 {}} {256 0 0 0-5380 {}} {256 0 0 0-5275 {}} {258 0 0 0-5238 {}} {258 0 0 0-5214 {}} {256 0 0 0-5146 {}} {256 0 0 0-5057 {}} {258 0 0 0-5023 {}} {258 0 0 0-4999 {}} {256 0 0 0-4928 {}} {256 0 0 0-4831 {}} {258 0 0 0-4794 {}} {258 0 0 0-4770 {}} {256 0 0 0-4702 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}} {774 0 0 0-5919 {}} {774 0 0 0-5895 {}} {772 0 0 0-5824 {}} {772 0 0 0-5727 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {774 0 0 0-4794 {}} {774 0 1.564 0-4831 {}} {774 0 1.564 0-4928 {}} {774 0 0 0-4999 {}} {774 0 0 0-5023 {}} {774 0 1.564 0-5057 {}} {774 0 1.564 0-5146 {}} {774 0 0 0-5214 {}} {774 0 0 0-5238 {}} {774 0 1.564 0-5275 {}} {774 0 1.564 0-5380 {}} {774 0 0 0-5451 {}} {774 0 0 0-5475 {}} {774 0 1.564 0-5509 {}} {774 0 1.564 0-5598 {}} {774 0 0 0-5666 {}} {774 0 0 0-5690 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5727 {}} {258 0 1.564 0-5824 {}} {258 0 0 0-5895 {}} {258 0 0 0-5919 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-5691) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1522 LOC {163 0.0524399 192 0.0 192 0.0 192 0.8291185999999999} PREDS {{146 0 0 0-5684 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5692 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5692) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1523 LOC {192 1.0 192 0.9415 192 1.0 193 0.006249937500000025 193 0.006249937500000025} PREDS {{774 0 0 0-5692 {}} {259 0 1.564 0-5691 {}} {130 0 0 0-5684 {}} {258 0 1.564 0-5682 {}} {258 0 0 0-5668 {}} {256 0 0 0-5600 {}} {130 0 0 0-4199 {}} {256 0 0 0-5511 {}} {258 0 0 0-5477 {}} {258 0 0 0-5453 {}} {256 0 0 0-5382 {}} {256 0 0 0-5277 {}} {258 0 0 0-5240 {}} {258 0 0 0-5216 {}} {256 0 0 0-5148 {}} {256 0 0 0-5059 {}} {258 0 0 0-5025 {}} {258 0 0 0-5001 {}} {256 0 0 0-4930 {}} {256 0 0 0-4833 {}} {258 0 0 0-4796 {}} {258 0 0 0-4772 {}} {256 0 0 0-4704 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}} {774 0 0 0-5921 {}} {774 0 0 0-5897 {}} {772 0 0 0-5826 {}} {772 0 0 0-5729 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {774 0 0 0-4796 {}} {774 0 1.564 0-4833 {}} {774 0 1.564 0-4930 {}} {774 0 0 0-5001 {}} {774 0 0 0-5025 {}} {774 0 1.564 0-5059 {}} {774 0 1.564 0-5148 {}} {774 0 0 0-5216 {}} {774 0 0 0-5240 {}} {774 0 1.564 0-5277 {}} {774 0 1.564 0-5382 {}} {774 0 0 0-5453 {}} {774 0 0 0-5477 {}} {774 0 1.564 0-5511 {}} {774 0 1.564 0-5600 {}} {774 0 0 0-5668 {}} {774 0 0 0-5692 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5729 {}} {258 0 1.564 0-5826 {}} {258 0 0 0-5897 {}} {258 0 0 0-5921 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-5693) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1524 LOC {163 0.0524399 192 0.0 192 0.0 192 0.8291185999999999} PREDS {{146 0 0 0-5684 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5694 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5694) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1525 LOC {192 1.0 192 0.9415 192 1.0 193 0.006249937500000025 193 0.006249937500000025} PREDS {{774 0 0 0-5694 {}} {259 0 1.564 0-5693 {}} {130 0 0 0-5684 {}} {258 0 1.564 0-5682 {}} {258 0 0 0-5670 {}} {256 0 0 0-5602 {}} {130 0 0 0-4199 {}} {256 0 0 0-5513 {}} {258 0 0 0-5479 {}} {258 0 0 0-5455 {}} {256 0 0 0-5384 {}} {256 0 0 0-5279 {}} {258 0 0 0-5242 {}} {258 0 0 0-5218 {}} {256 0 0 0-5150 {}} {256 0 0 0-5061 {}} {258 0 0 0-5027 {}} {258 0 0 0-5003 {}} {256 0 0 0-4932 {}} {256 0 0 0-4835 {}} {258 0 0 0-4798 {}} {258 0 0 0-4774 {}} {256 0 0 0-4706 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}} {774 0 0 0-5923 {}} {774 0 0 0-5899 {}} {772 0 0 0-5828 {}} {772 0 0 0-5731 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {774 0 0 0-4798 {}} {774 0 1.564 0-4835 {}} {774 0 1.564 0-4932 {}} {774 0 0 0-5003 {}} {774 0 0 0-5027 {}} {774 0 1.564 0-5061 {}} {774 0 1.564 0-5150 {}} {774 0 0 0-5218 {}} {774 0 0 0-5242 {}} {774 0 1.564 0-5279 {}} {774 0 1.564 0-5384 {}} {774 0 0 0-5455 {}} {774 0 0 0-5479 {}} {774 0 1.564 0-5513 {}} {774 0 1.564 0-5602 {}} {774 0 0 0-5670 {}} {774 0 0 0-5694 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5731 {}} {258 0 1.564 0-5828 {}} {258 0 0 0-5899 {}} {258 0 0 0-5923 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-5695) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1526 LOC {163 0.0524399 192 0.0 192 0.0 192 0.8291185999999999} PREDS {{146 0 0 0-5684 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5696 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5696) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1527 LOC {192 1.0 192 0.9415 192 1.0 193 0.006249937500000025 193 0.006249937500000025} PREDS {{774 0 0 0-5696 {}} {259 0 1.564 0-5695 {}} {130 0 0 0-5684 {}} {258 0 1.564 0-5682 {}} {258 0 0 0-5672 {}} {256 0 0 0-5604 {}} {130 0 0 0-4199 {}} {256 0 0 0-5515 {}} {258 0 0 0-5481 {}} {258 0 0 0-5457 {}} {256 0 0 0-5386 {}} {256 0 0 0-5281 {}} {258 0 0 0-5244 {}} {258 0 0 0-5220 {}} {256 0 0 0-5152 {}} {256 0 0 0-5063 {}} {258 0 0 0-5029 {}} {258 0 0 0-5005 {}} {256 0 0 0-4934 {}} {256 0 0 0-4837 {}} {258 0 0 0-4800 {}} {258 0 0 0-4776 {}} {256 0 0 0-4708 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}} {774 0 0 0-5925 {}} {774 0 0 0-5901 {}} {772 0 0 0-5830 {}} {772 0 0 0-5733 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {774 0 0 0-4800 {}} {774 0 1.564 0-4837 {}} {774 0 1.564 0-4934 {}} {774 0 0 0-5005 {}} {774 0 0 0-5029 {}} {774 0 1.564 0-5063 {}} {774 0 1.564 0-5152 {}} {774 0 0 0-5220 {}} {774 0 0 0-5244 {}} {774 0 1.564 0-5281 {}} {774 0 1.564 0-5386 {}} {774 0 0 0-5457 {}} {774 0 0 0-5481 {}} {774 0 1.564 0-5515 {}} {774 0 1.564 0-5604 {}} {774 0 0 0-5672 {}} {774 0 0 0-5696 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5733 {}} {258 0 1.564 0-5830 {}} {258 0 0 0-5901 {}} {258 0 0 0-5925 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-5697) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1528 LOC {163 0.0524399 192 0.0 192 0.0 192 0.8291185999999999} PREDS {{146 0 0 0-5684 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5698 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5698) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1529 LOC {192 1.0 192 0.9415 192 1.0 193 0.006249937500000025 193 0.006249937500000025} PREDS {{774 0 0 0-5698 {}} {259 0 1.564 0-5697 {}} {130 0 0 0-5684 {}} {258 0 1.564 0-5682 {}} {258 0 0 0-5674 {}} {256 0 0 0-5606 {}} {130 0 0 0-4199 {}} {256 0 0 0-5517 {}} {258 0 0 0-5483 {}} {258 0 0 0-5459 {}} {256 0 0 0-5388 {}} {256 0 0 0-5283 {}} {258 0 0 0-5246 {}} {258 0 0 0-5222 {}} {256 0 0 0-5154 {}} {256 0 0 0-5065 {}} {258 0 0 0-5031 {}} {258 0 0 0-5007 {}} {256 0 0 0-4936 {}} {256 0 0 0-4839 {}} {258 0 0 0-4802 {}} {258 0 0 0-4778 {}} {256 0 0 0-4710 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}} {774 0 0 0-5927 {}} {774 0 0 0-5903 {}} {772 0 0 0-5832 {}} {772 0 0 0-5735 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {774 0 0 0-4802 {}} {774 0 1.564 0-4839 {}} {774 0 1.564 0-4936 {}} {774 0 0 0-5007 {}} {774 0 0 0-5031 {}} {774 0 1.564 0-5065 {}} {774 0 1.564 0-5154 {}} {774 0 0 0-5222 {}} {774 0 0 0-5246 {}} {774 0 1.564 0-5283 {}} {774 0 1.564 0-5388 {}} {774 0 0 0-5459 {}} {774 0 0 0-5483 {}} {774 0 1.564 0-5517 {}} {774 0 1.564 0-5606 {}} {774 0 0 0-5674 {}} {774 0 0 0-5698 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5735 {}} {258 0 1.564 0-5832 {}} {258 0 0 0-5903 {}} {258 0 0 0-5927 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-5699) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#6)(9-3)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1530 LOC {163 0.0524399 192 0.0 192 0.0 192 0.8291185999999999} PREDS {{146 0 0 0-5684 {}} {258 0 0 0-5590 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 1.564 0-5700 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5700) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1531 LOC {192 1.0 192 0.9415 192 1.0 193 0.006249937500000025 193 0.006249937500000025} PREDS {{774 0 0 0-5700 {}} {259 0 1.564 0-5699 {}} {130 0 0 0-5684 {}} {258 0 1.564 0-5682 {}} {258 0 0 0-5676 {}} {256 0 0 0-5608 {}} {130 0 0 0-4199 {}} {256 0 0 0-5519 {}} {258 0 0 0-5485 {}} {258 0 0 0-5461 {}} {256 0 0 0-5390 {}} {256 0 0 0-5285 {}} {258 0 0 0-5248 {}} {258 0 0 0-5224 {}} {256 0 0 0-5156 {}} {256 0 0 0-5067 {}} {258 0 0 0-5033 {}} {258 0 0 0-5009 {}} {256 0 0 0-4938 {}} {256 0 0 0-4841 {}} {258 0 0 0-4804 {}} {258 0 0 0-4780 {}} {256 0 0 0-4712 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}} {774 0 0 0-5929 {}} {774 0 0 0-5905 {}} {772 0 0 0-5834 {}} {772 0 0 0-5737 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {774 0 0 0-4804 {}} {774 0 1.564 0-4841 {}} {774 0 1.564 0-4938 {}} {774 0 0 0-5009 {}} {774 0 0 0-5033 {}} {774 0 1.564 0-5067 {}} {774 0 1.564 0-5156 {}} {774 0 0 0-5224 {}} {774 0 0 0-5248 {}} {774 0 1.564 0-5285 {}} {774 0 1.564 0-5390 {}} {774 0 0 0-5461 {}} {774 0 0 0-5485 {}} {774 0 1.564 0-5519 {}} {774 0 1.564 0-5608 {}} {774 0 0 0-5676 {}} {774 0 0 0-5700 {}} {130 0 0 0-5710 {}} {258 0 1.564 0-5737 {}} {258 0 1.564 0-5834 {}} {258 0 0 0-5905 {}} {258 0 0 0-5929 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-5701) {AREA_SCORE {} NAME COMP_LOOP-7:slc(STAGE_LOOP:lshift.psp)(9-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1532 LOC {162 1.0 163 0.9651342249999999 163 0.9651342249999999 194 0.9651342249999999} PREDS {{130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5702 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5702) {AREA_SCORE {} NAME COMP_LOOP-7:not#3 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1533 LOC {162 1.0 163 0.9651342249999999 163 0.9651342249999999 194 0.9651342249999999} PREDS {{259 0 0 0-5701 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5703 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5703) {AREA_SCORE {} NAME COMP_LOOP-7:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1534 LOC {162 1.0 163 0.9651342249999999 163 0.9651342249999999 194 0.9651342249999999} PREDS {{259 0 0 0-5702 {}} {130 0 0 0-4199 {}}} SUCCS {{258 0 0 0-5707 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5704) {AREA_SCORE {} NAME COMP_LOOP:k:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1535 LOC {162 1.0 163 0.0 163 0.0 163 0.0 194 0.9651342249999999} PREDS {{130 0 0 0-4199 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5705 {}} {130 0 0 0-5710 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5705) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1536 LOC {162 1.0 163 0.0 163 0.0 194 0.9651342249999999} PREDS {{259 0 0 0-5704 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5706 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5706) {AREA_SCORE {} NAME COMP_LOOP:conc#36 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1537 LOC {162 1.0 163 0.9651342249999999 163 0.9651342249999999 194 0.9651342249999999} PREDS {{259 0 0 0-5705 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5707 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5707) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 9 NAME COMP_LOOP-7:acc TYPE ACCU DELAY {0.56 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1538 LOC {163 0.0 163 0.9651342249999999 163 0.9651342249999999 163 0.9999999477564101 194 0.9999999477564101} PREDS {{259 0 0 0-5706 {}} {258 0 0 0-5703 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5708 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5708) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc)(9) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1539 LOC {163 0.034865775 163 1.0 163 1.0 194 1.0} PREDS {{259 0 0 0-5707 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5709 {}} {130 0 0 0-5710 {}}} CYCLES {}}
set a(0-5709) {AREA_SCORE {} NAME COMP_LOOP-7:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1540 LOC {163 0.034865775 193 1.0 193 1.0 194 1.0} PREDS {{259 0 0 0-5708 {}} {130 0 0 0-4199 {}}} SUCCS {{259 0 0 0-5710 {}}} CYCLES {}}
set a(0-5710) {AREA_SCORE {} NAME COMP_LOOP-7:break(COMP_LOOP) TYPE TERMINATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1541 LOC {193 0.0062499999999999995 193 1.0 193 1.0 194 1.0} PREDS {{259 0 0 0-5709 {}} {130 0 0 0-5708 {}} {130 0 0 0-5707 {}} {130 0 0 0-5706 {}} {130 0 0 0-5705 {}} {130 0 0 0-5704 {}} {130 0 0 0-5703 {}} {130 0 0 0-5702 {}} {130 0 0 0-5701 {}} {130 0 0 0-5700 {}} {130 0 0 0-5699 {}} {130 0 0 0-5698 {}} {130 0 0 0-5697 {}} {130 0 0 0-5696 {}} {130 0 0 0-5695 {}} {130 0 0 0-5694 {}} {130 0 0 0-5693 {}} {130 0 0 0-5692 {}} {130 0 0 0-5691 {}} {130 0 0 0-5690 {}} {130 0 0 0-5689 {}} {130 0 0 0-5688 {}} {130 0 0 0-5687 {}} {130 0 0 0-5686 {}} {130 0 0 0-5685 {}} {130 0 0 0-5683 {}} {130 0 0 0-5682 {}} {130 0 0 0-5680 {}} {130 0 0 0-5679 {}} {130 0 0 0-5678 {}} {130 0 0 0-5677 {}} {130 0 0 0-5676 {}} {130 0 0 0-5675 {}} {130 0 0 0-5674 {}} {130 0 0 0-5673 {}} {130 0 0 0-5672 {}} {130 0 0 0-5671 {}} {130 0 0 0-5670 {}} {130 0 0 0-5669 {}} {130 0 0 0-5668 {}} {130 0 0 0-5667 {}} {130 0 0 0-5666 {}} {130 0 0 0-5665 {}} {130 0 0 0-5664 {}} {130 0 0 0-5663 {}} {130 0 0 0-5662 {}} {130 0 0 0-5661 {}} {130 0 0 0-5659 {}} {130 0 0 0-5658 {}} {130 0 0 0-5656 {}} {130 0 0 0-5655 {}} {130 0 0 0-5654 {}} {130 0 0 0-5653 {}} {130 0 0 0-5651 {}} {130 0 0 0-5650 {}} {130 0 0 0-5649 {}} {130 0 0 0-5648 {}} {130 0 0 0-5647 {}} {130 0 0 0-5646 {}} {130 0 0 0-5645 {}} {130 0 0 0-5644 {}} {130 0 0 0-5643 {}} {130 0 0 0-5642 {}} {130 0 0 0-5641 {}} {130 0 0 0-5640 {}} {130 0 0 0-5639 {}} {130 0 0 0-5638 {}} {130 0 0 0-5637 {}} {130 0 0 0-5636 {}} {130 0 0 0-5635 {}} {130 0 0 0-5634 {}} {130 0 0 0-5633 {}} {130 0 0 0-5632 {}} {130 0 0 0-5631 {}} {130 0 0 0-5630 {}} {130 0 0 0-5629 {}} {130 0 0 0-5628 {}} {130 0 0 0-5627 {}} {130 0 0 0-5626 {}} {130 0 0 0-5625 {}} {130 0 0 0-5624 {}} {130 0 0 0-5623 {}} {130 0 0 0-5622 {}} {130 0 0 0-5621 {}} {130 0 0 0-5620 {}} {130 0 0 0-5619 {}} {130 0 0 0-5618 {}} {130 0 0 0-5617 {}} {130 0 0 0-5616 {}} {130 0 0 0-5615 {}} {130 0 0 0-5614 {}} {130 0 0 0-5613 {}} {130 0 0 0-5612 {}} {130 0 0 0-5611 {}} {130 0 0 0-5610 {}} {130 0 0 0-5609 {}} {130 0 0 0-5608 {}} {130 0 0 0-5607 {}} {130 0 0 0-5606 {}} {130 0 0 0-5605 {}} {130 0 0 0-5604 {}} {130 0 0 0-5603 {}} {130 0 0 0-5602 {}} {130 0 0 0-5601 {}} {130 0 0 0-5600 {}} {130 0 0 0-5599 {}} {130 0 0 0-5598 {}} {130 0 0 0-5597 {}} {130 0 0 0-5596 {}} {130 0 0 0-5595 {}} {130 0 0 0-5594 {}} {130 0 0 0-5593 {}} {130 0 0 0-5591 {}} {130 0 0 0-5590 {}} {130 0 0 0-5589 {}} {130 0 0 0-5588 {}} {130 0 0 0-5587 {}} {130 0 0 0-5586 {}} {130 0 0 0-5585 {}} {130 0 0 0-5584 {}} {130 0 0 0-4199 {}}} SUCCS {{128 0 0 0-5788 {}} {128 0 0 0-5789 {}} {128 0 0 0-5790 {}} {64 0 0 0-4200 {}}} CYCLES {}}
set a(0-5711) {AREA_SCORE {} NAME COMP_LOOP:asn#118 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1542 LOC {0 1.0 1 0.0 1 0.0 1 0.0 193 0.7945032249999999} PREDS {} SUCCS {{259 0 0 0-5712 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5712) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(9-1)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1543 LOC {0 1.0 1 0.0 1 0.0 193 0.7945032249999999} PREDS {{259 0 0 0-5711 {}}} SUCCS {{258 0 0 0-5716 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5713) {AREA_SCORE {} NAME COMP_LOOP:k:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1544 LOC {0 1.0 1 0.0 1 0.0 1 0.0 193 0.7945032249999999} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5714 {}} {130 0 0 0-4200 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5714) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1545 LOC {0 1.0 1 0.0 1 0.0 193 0.7945032249999999} PREDS {{259 0 0 0-5713 {}}} SUCCS {{259 0 0 0-5715 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5715) {AREA_SCORE {} NAME COMP_LOOP:conc#37 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1546 LOC {0 1.0 1 0.965384625 1 0.965384625 193 0.7945032249999999} PREDS {{259 0 0 0-5714 {}}} SUCCS {{259 0 0 0-5716 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5716) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 2 NAME COMP_LOOP:acc#14 TYPE ACCU DELAY {0.55 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1547 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 193 0.8291185471153846} PREDS {{259 0 0 0-5715 {}} {258 0 0 0-5712 {}}} SUCCS {{259 0 0 0-5717 {}} {258 0 0 0-5722 {}} {258 0 0 0-5724 {}} {258 0 0 0-5726 {}} {258 0 0 0-5728 {}} {258 0 0 0-5730 {}} {258 0 0 0-5732 {}} {258 0 0 0-5734 {}} {258 0 0 0-5736 {}} {258 0 0 0-5738 {}} {258 0 0 0-5739 {}} {258 0 0 0-5745 {}} {258 0 0 0-5746 {}} {258 0 0 0-5749 {}} {258 0 0 0-5750 {}} {258 0 0 0-5755 {}} {258 0 0 0-5758 {}} {258 0 0 0-5761 {}} {258 0 0 0-5762 {}} {258 0 0 0-5767 {}} {258 0 0 0-5770 {}} {258 0 0 0-5773 {}} {258 0 0 0-5774 {}} {258 0 0 0-5779 {}} {258 0 0 0-5780 {}} {130 0 0 0-4200 {}} {258 0 0 0-5885 {}} {258 0 0 0-5890 {}} {258 0 0 0-5892 {}} {258 0 0 0-5894 {}} {258 0 0 0-5896 {}} {258 0 0 0-5898 {}} {258 0 0 0-5900 {}} {258 0 0 0-5902 {}} {258 0 0 0-5904 {}}} CYCLES {}}
set a(0-5717) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1548 LOC {1 0.034615375 1 1.0 1 1.0 193 0.8291185999999999} PREDS {{259 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5720 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5718) {AREA_SCORE {} NAME COMP_LOOP:asn#119 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1549 LOC {0 1.0 1 0.0 1 0.0 1 0.0 193 0.8291185999999999} PREDS {} SUCCS {{259 0 0 0-5719 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5719) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#52 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1550 LOC {0 1.0 1 0.0 1 0.0 193 0.8291185999999999} PREDS {{259 0 0 0-5718 {}}} SUCCS {{259 0 0 0-5720 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5720) {AREA_SCORE {} NAME COMP_LOOP:conc#205 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1551 LOC {1 0.034615375 1 1.0 1 1.0 193 0.8291185999999999} PREDS {{259 0 0 0-5719 {}} {258 0 0 0-5717 {}}} SUCCS {{259 0 0 0-5721 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5721) {AREA_SCORE {} NAME COMP_LOOP:switch#12 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1552 LOC {1 0.034615375 1 1.0 1 1.0 193 0.8291185999999999} PREDS {{259 0 0 0-5720 {}}} SUCCS {{146 0 0 0-5722 {}} {146 0 0 0-5723 {}} {146 0 0 0-5724 {}} {146 0 0 0-5725 {}} {146 0 0 0-5726 {}} {146 0 0 0-5727 {}} {146 0 0 0-5728 {}} {146 0 0 0-5729 {}} {146 0 0 0-5730 {}} {146 0 0 0-5731 {}} {146 0 0 0-5732 {}} {146 0 0 0-5733 {}} {146 0 0 0-5734 {}} {146 0 0 0-5735 {}} {146 0 0 0-5736 {}} {146 0 0 0-5737 {}}} CYCLES {}}
set a(0-5722) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1553 LOC {1 0.034615375 193 0.8291185999999999 193 0.8291185999999999 193 0.8291185999999999} PREDS {{146 0 0 0-5721 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5723 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5723) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1554 LOC {193 1.0 193 0.9415 193 1.0 194 0.09437493750000003 194 0.09437493750000003} PREDS {{259 0 1.564 0-5722 {}} {146 0 0 0-5721 {}} {258 0 1.564 0-5686 {}} {258 0 1.564 0-5662 {}} {258 0 1.564 0-5471 {}} {258 0 1.564 0-5447 {}} {258 0 1.564 0-5234 {}} {258 0 1.564 0-5210 {}} {258 0 1.564 0-5019 {}} {258 0 1.564 0-4995 {}} {258 0 1.564 0-4790 {}} {258 0 1.564 0-4766 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {772 0 0 0-4766 {}} {772 0 0 0-4790 {}} {772 0 0 0-4995 {}} {772 0 0 0-5019 {}} {772 0 0 0-5210 {}} {772 0 0 0-5234 {}} {772 0 0 0-5447 {}} {772 0 0 0-5471 {}} {772 0 0 0-5662 {}} {772 0 0 0-5686 {}} {258 0 0 0-5784 {}} {130 0 0 0-4200 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-5724) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1555 LOC {1 0.034615375 193 0.8291185999999999 193 0.8291185999999999 193 0.8291185999999999} PREDS {{146 0 0 0-5721 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5725 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5725) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1556 LOC {193 1.0 193 0.9415 193 1.0 194 0.09437493750000003 194 0.09437493750000003} PREDS {{259 0 1.564 0-5724 {}} {146 0 0 0-5721 {}} {258 0 1.564 0-5688 {}} {258 0 1.564 0-5664 {}} {258 0 1.564 0-5473 {}} {258 0 1.564 0-5449 {}} {258 0 1.564 0-5236 {}} {258 0 1.564 0-5212 {}} {258 0 1.564 0-5021 {}} {258 0 1.564 0-4997 {}} {258 0 1.564 0-4792 {}} {258 0 1.564 0-4768 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {772 0 0 0-4768 {}} {772 0 0 0-4792 {}} {772 0 0 0-4997 {}} {772 0 0 0-5021 {}} {772 0 0 0-5212 {}} {772 0 0 0-5236 {}} {772 0 0 0-5449 {}} {772 0 0 0-5473 {}} {772 0 0 0-5664 {}} {772 0 0 0-5688 {}} {258 0 0 0-5784 {}} {130 0 0 0-4200 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-5726) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1557 LOC {1 0.034615375 193 0.8291185999999999 193 0.8291185999999999 193 0.8291185999999999} PREDS {{146 0 0 0-5721 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5727 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5727) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1558 LOC {193 1.0 193 0.9415 193 1.0 194 0.09437493750000003 194 0.09437493750000003} PREDS {{259 0 1.564 0-5726 {}} {146 0 0 0-5721 {}} {258 0 1.564 0-5690 {}} {258 0 1.564 0-5666 {}} {258 0 1.564 0-5475 {}} {258 0 1.564 0-5451 {}} {258 0 1.564 0-5238 {}} {258 0 1.564 0-5214 {}} {258 0 1.564 0-5023 {}} {258 0 1.564 0-4999 {}} {258 0 1.564 0-4794 {}} {258 0 1.564 0-4770 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {772 0 0 0-4770 {}} {772 0 0 0-4794 {}} {772 0 0 0-4999 {}} {772 0 0 0-5023 {}} {772 0 0 0-5214 {}} {772 0 0 0-5238 {}} {772 0 0 0-5451 {}} {772 0 0 0-5475 {}} {772 0 0 0-5666 {}} {772 0 0 0-5690 {}} {258 0 0 0-5784 {}} {130 0 0 0-4200 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-5728) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1559 LOC {1 0.034615375 193 0.8291185999999999 193 0.8291185999999999 193 0.8291185999999999} PREDS {{146 0 0 0-5721 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5729 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5729) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1560 LOC {193 1.0 193 0.9415 193 1.0 194 0.09437493750000003 194 0.09437493750000003} PREDS {{259 0 1.564 0-5728 {}} {146 0 0 0-5721 {}} {258 0 1.564 0-5692 {}} {258 0 1.564 0-5668 {}} {258 0 1.564 0-5477 {}} {258 0 1.564 0-5453 {}} {258 0 1.564 0-5240 {}} {258 0 1.564 0-5216 {}} {258 0 1.564 0-5025 {}} {258 0 1.564 0-5001 {}} {258 0 1.564 0-4796 {}} {258 0 1.564 0-4772 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {772 0 0 0-4772 {}} {772 0 0 0-4796 {}} {772 0 0 0-5001 {}} {772 0 0 0-5025 {}} {772 0 0 0-5216 {}} {772 0 0 0-5240 {}} {772 0 0 0-5453 {}} {772 0 0 0-5477 {}} {772 0 0 0-5668 {}} {772 0 0 0-5692 {}} {258 0 0 0-5784 {}} {130 0 0 0-4200 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-5730) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1561 LOC {1 0.034615375 193 0.8291185999999999 193 0.8291185999999999 193 0.8291185999999999} PREDS {{146 0 0 0-5721 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5731 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5731) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1562 LOC {193 1.0 193 0.9415 193 1.0 194 0.09437493750000003 194 0.09437493750000003} PREDS {{259 0 1.564 0-5730 {}} {146 0 0 0-5721 {}} {258 0 1.564 0-5694 {}} {258 0 1.564 0-5670 {}} {258 0 1.564 0-5479 {}} {258 0 1.564 0-5455 {}} {258 0 1.564 0-5242 {}} {258 0 1.564 0-5218 {}} {258 0 1.564 0-5027 {}} {258 0 1.564 0-5003 {}} {258 0 1.564 0-4798 {}} {258 0 1.564 0-4774 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {772 0 0 0-4774 {}} {772 0 0 0-4798 {}} {772 0 0 0-5003 {}} {772 0 0 0-5027 {}} {772 0 0 0-5218 {}} {772 0 0 0-5242 {}} {772 0 0 0-5455 {}} {772 0 0 0-5479 {}} {772 0 0 0-5670 {}} {772 0 0 0-5694 {}} {258 0 0 0-5784 {}} {130 0 0 0-4200 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-5732) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1563 LOC {1 0.034615375 193 0.8291185999999999 193 0.8291185999999999 193 0.8291185999999999} PREDS {{146 0 0 0-5721 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5733 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5733) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1564 LOC {193 1.0 193 0.9415 193 1.0 194 0.09437493750000003 194 0.09437493750000003} PREDS {{259 0 1.564 0-5732 {}} {146 0 0 0-5721 {}} {258 0 1.564 0-5696 {}} {258 0 1.564 0-5672 {}} {258 0 1.564 0-5481 {}} {258 0 1.564 0-5457 {}} {258 0 1.564 0-5244 {}} {258 0 1.564 0-5220 {}} {258 0 1.564 0-5029 {}} {258 0 1.564 0-5005 {}} {258 0 1.564 0-4800 {}} {258 0 1.564 0-4776 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {772 0 0 0-4776 {}} {772 0 0 0-4800 {}} {772 0 0 0-5005 {}} {772 0 0 0-5029 {}} {772 0 0 0-5220 {}} {772 0 0 0-5244 {}} {772 0 0 0-5457 {}} {772 0 0 0-5481 {}} {772 0 0 0-5672 {}} {772 0 0 0-5696 {}} {258 0 0 0-5784 {}} {130 0 0 0-4200 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-5734) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1565 LOC {1 0.034615375 193 0.8291185999999999 193 0.8291185999999999 193 0.8291185999999999} PREDS {{146 0 0 0-5721 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5735 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5735) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1566 LOC {193 1.0 193 0.9415 193 1.0 194 0.09437493750000003 194 0.09437493750000003} PREDS {{259 0 1.564 0-5734 {}} {146 0 0 0-5721 {}} {258 0 1.564 0-5698 {}} {258 0 1.564 0-5674 {}} {258 0 1.564 0-5483 {}} {258 0 1.564 0-5459 {}} {258 0 1.564 0-5246 {}} {258 0 1.564 0-5222 {}} {258 0 1.564 0-5031 {}} {258 0 1.564 0-5007 {}} {258 0 1.564 0-4802 {}} {258 0 1.564 0-4778 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {772 0 0 0-4778 {}} {772 0 0 0-4802 {}} {772 0 0 0-5007 {}} {772 0 0 0-5031 {}} {772 0 0 0-5222 {}} {772 0 0 0-5246 {}} {772 0 0 0-5459 {}} {772 0 0 0-5483 {}} {772 0 0 0-5674 {}} {772 0 0 0-5698 {}} {258 0 0 0-5784 {}} {130 0 0 0-4200 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-5736) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1567 LOC {1 0.034615375 193 0.8291185999999999 193 0.8291185999999999 193 0.8291185999999999} PREDS {{146 0 0 0-5721 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5737 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5737) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#12 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1568 LOC {193 1.0 193 0.9415 193 1.0 194 0.09437493750000003 194 0.09437493750000003} PREDS {{259 0 1.564 0-5736 {}} {146 0 0 0-5721 {}} {258 0 1.564 0-5700 {}} {258 0 1.564 0-5676 {}} {258 0 1.564 0-5485 {}} {258 0 1.564 0-5461 {}} {258 0 1.564 0-5248 {}} {258 0 1.564 0-5224 {}} {258 0 1.564 0-5033 {}} {258 0 1.564 0-5009 {}} {258 0 1.564 0-4804 {}} {258 0 1.564 0-4780 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {772 0 0 0-4780 {}} {772 0 0 0-4804 {}} {772 0 0 0-5009 {}} {772 0 0 0-5033 {}} {772 0 0 0-5224 {}} {772 0 0 0-5248 {}} {772 0 0 0-5461 {}} {772 0 0 0-5485 {}} {772 0 0 0-5676 {}} {772 0 0 0-5700 {}} {258 0 0 0-5784 {}} {130 0 0 0-4200 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-5738) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1569 LOC {1 0.034615375 3 0.0 3 0.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5742 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5739) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1570 LOC {1 0.034615375 3 0.0 3 0.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5742 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5740) {AREA_SCORE {} NAME COMP_LOOP:asn#120 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1571 LOC {0 1.0 19 0.0 19 0.0 19 0.0 194 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5741 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5741) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#55 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1572 LOC {0 1.0 19 0.0 19 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5740 {}}} SUCCS {{259 0 0 0-5742 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5742) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#24 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1573 LOC {1 0.034615375 19 0.0 19 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5741 {}} {258 0 0 0-5739 {}} {258 0 0 0-5738 {}}} SUCCS {{258 0 0 0-5784 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5743) {AREA_SCORE {} NAME COMP_LOOP:asn#121 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1574 LOC {0 1.0 194 0.0 194 0.0 194 0.0 194 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5744 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5744) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#56 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1575 LOC {0 1.0 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5743 {}}} SUCCS {{258 0 0 0-5748 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5745) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1576 LOC {1 0.034615375 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5747 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5746) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1577 LOC {1 0.034615375 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{259 0 0 0-5747 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5747) {AREA_SCORE {} NAME COMP_LOOP:nor#73 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1578 LOC {1 0.034615375 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5746 {}} {258 0 0 0-5745 {}}} SUCCS {{259 0 0 0-5748 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5748) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#168 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1579 LOC {1 0.034615375 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5747 {}} {258 0 0 0-5744 {}}} SUCCS {{258 0 0 0-5784 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5749) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1580 LOC {1 0.034615375 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5754 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5750) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1581 LOC {1 0.034615375 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5753 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5751) {AREA_SCORE {} NAME COMP_LOOP:asn#122 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1582 LOC {0 1.0 194 0.0 194 0.0 194 0.0 194 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5752 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5752) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#61 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1583 LOC {0 1.0 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5751 {}}} SUCCS {{259 0 0 0-5753 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5753) {AREA_SCORE {} NAME COMP_LOOP:nor#74 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1584 LOC {1 0.034615375 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5752 {}} {258 0 0 0-5750 {}}} SUCCS {{259 0 0 0-5754 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5754) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#169 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1585 LOC {1 0.034615375 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5753 {}} {258 0 0 0-5749 {}}} SUCCS {{258 0 0 0-5784 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5755) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1586 LOC {1 0.034615375 1 1.0 1 1.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5760 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5756) {AREA_SCORE {} NAME COMP_LOOP:asn#123 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1587 LOC {0 1.0 33 0.0 33 0.0 33 0.0 194 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5757 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5757) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#63 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1588 LOC {0 1.0 33 0.0 33 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5756 {}}} SUCCS {{258 0 0 0-5760 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5758) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1589 LOC {1 0.034615375 1 1.0 1 1.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{259 0 0 0-5759 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5759) {AREA_SCORE {} NAME COMP_LOOP:not#106 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1590 LOC {1 0.034615375 1 1.0 1 1.0 194 0.9511217999999999} PREDS {{259 0 0 0-5758 {}}} SUCCS {{259 0 0 0-5760 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5760) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#170 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1591 LOC {1 0.034615375 33 0.0 33 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5759 {}} {258 0 0 0-5757 {}} {258 0 0 0-5755 {}}} SUCCS {{258 0 0 0-5784 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5761) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1592 LOC {1 0.034615375 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5766 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5762) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1593 LOC {1 0.034615375 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5765 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5763) {AREA_SCORE {} NAME COMP_LOOP:asn#124 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1594 LOC {0 1.0 194 0.0 194 0.0 194 0.0 194 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5764 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5764) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#67 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1595 LOC {0 1.0 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5763 {}}} SUCCS {{259 0 0 0-5765 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5765) {AREA_SCORE {} NAME COMP_LOOP:nor#75 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1596 LOC {1 0.034615375 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5764 {}} {258 0 0 0-5762 {}}} SUCCS {{259 0 0 0-5766 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5766) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#171 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1597 LOC {1 0.034615375 194 0.0 194 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5765 {}} {258 0 0 0-5761 {}}} SUCCS {{258 0 0 0-5784 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5767) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1598 LOC {1 0.034615375 3 0.0 3 0.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5772 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5768) {AREA_SCORE {} NAME COMP_LOOP:asn#125 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1599 LOC {0 1.0 3 0.0 3 0.0 3 0.0 194 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5769 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5769) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#69 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1600 LOC {0 1.0 3 0.0 3 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5768 {}}} SUCCS {{258 0 0 0-5772 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5770) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1601 LOC {1 0.034615375 3 0.0 3 0.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{259 0 0 0-5771 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5771) {AREA_SCORE {} NAME COMP_LOOP:not#107 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1602 LOC {1 0.034615375 3 0.0 3 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5770 {}}} SUCCS {{259 0 0 0-5772 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5772) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#172 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1603 LOC {1 0.034615375 3 0.0 3 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5771 {}} {258 0 0 0-5769 {}} {258 0 0 0-5767 {}}} SUCCS {{258 0 0 0-5784 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5773) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1604 LOC {1 0.034615375 1 1.0 1 1.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5778 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5774) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1605 LOC {1 0.034615375 1 1.0 1 1.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5778 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5775) {AREA_SCORE {} NAME COMP_LOOP:asn#126 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1606 LOC {0 1.0 1 0.0 1 0.0 1 0.0 194 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5776 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5776) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#73 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1607 LOC {0 1.0 1 0.0 1 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5775 {}}} SUCCS {{259 0 0 0-5777 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5777) {AREA_SCORE {} NAME COMP_LOOP:not#108 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1608 LOC {1 0.0 1 1.0 1 1.0 194 0.9511217999999999} PREDS {{259 0 0 0-5776 {}}} SUCCS {{259 0 0 0-5778 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5778) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#173 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1609 LOC {1 0.034615375 1 1.0 1 1.0 194 0.9511217999999999} PREDS {{259 0 0 0-5777 {}} {258 0 0 0-5774 {}} {258 0 0 0-5773 {}}} SUCCS {{258 0 0 0-5784 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5779) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1610 LOC {1 0.034615375 1 1.0 1 1.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5783 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5780) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#3.idiv(9:1))(1-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1611 LOC {1 0.034615375 1 1.0 1 1.0 194 0.9511217999999999} PREDS {{258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5783 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5781) {AREA_SCORE {} NAME COMP_LOOP:asn#127 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1612 LOC {0 1.0 80 0.0 80 0.0 80 0.0 194 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-5782 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5782) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1613 LOC {0 1.0 80 0.0 80 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5781 {}}} SUCCS {{259 0 0 0-5783 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5783) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#174 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1614 LOC {1 0.034615375 80 0.0 80 0.0 194 0.9511217999999999} PREDS {{259 0 0 0-5782 {}} {258 0 0 0-5780 {}} {258 0 0 0-5779 {}}} SUCCS {{259 0 0 0-5784 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5784) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#12 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1615 LOC {194 0.094375 194 0.9511217999999999 194 0.9511217999999999 194 0.999999942628205 194 0.999999942628205} PREDS {{259 0 0 0-5783 {}} {258 0 0 0-5778 {}} {258 0 0 0-5772 {}} {258 0 0 0-5766 {}} {258 0 0 0-5760 {}} {258 0 0 0-5754 {}} {258 0 0 0-5748 {}} {258 0 0 0-5742 {}} {258 0 0 0-5737 {}} {258 0 0 0-5735 {}} {258 0 0 0-5733 {}} {258 0 0 0-5731 {}} {258 0 0 0-5729 {}} {258 0 0 0-5727 {}} {258 0 0 0-5725 {}} {258 0 0 0-5723 {}} {258 0 0 0-4270 {}} {258 0 0 0-4269 {}} {258 0 0 0-4268 {}} {258 0 0 0-4267 {}} {258 0 0 0-4266 {}} {258 0 0 0-4265 {}} {258 0 0 0-4264 {}} {258 0 0 0-4263 {}}} SUCCS {{130 0 0 0-4200 {}} {258 0 0 0-5880 {}} {258 0 0 0-5907 {}}} CYCLES {}}
set a(0-5785) {AREA_SCORE {} NAME COMP_LOOP:k:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1616 LOC {0 1.0 194 0.0 194 0.0 194 0.0 194 1.0} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5786 {}} {130 0 0 0-4200 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5786) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1617 LOC {0 1.0 194 0.0 194 0.0 194 1.0} PREDS {{259 0 0 0-5785 {}}} SUCCS {{259 0 0 0-5787 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5787) {AREA_SCORE {} NAME COMP_LOOP-7:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1618 LOC {0 1.0 194 0.0 194 0.0 194 1.0} PREDS {{259 0 0 0-5786 {}}} SUCCS {{259 0 0 0-5788 {}} {130 0 0 0-4200 {}}} CYCLES {}}
set a(0-5788) {AREA_SCORE {} NAME COMP_LOOP:asn#128 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1619 LOC {193 0.0 194 0.0 194 0.0 194 0.0 194 1.0} PREDS {{259 0 0 0-5787 {}} {128 0 0 0-5710 {}} {772 0 0 0-4200 {}}} SUCCS {{258 0 0 0-4200 {}}} CYCLES {}}
set a(0-5789) {AREA_SCORE {} NAME COMP_LOOP-7:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1620 LOC {193 0.0 194 1.0 194 1.0 194 1.0 194 1.0} PREDS {{128 0 0 0-5710 {}} {772 0 0 0-5835 {}} {772 0 0 0-4200 {}}} SUCCS {{258 0 0 0-4200 {}}} CYCLES {}}
set a(0-5790) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-7:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1621 LOC {193 0.0 194 1.0 194 1.0 194 1.0 194 1.0} PREDS {{128 0 0 0-5710 {}} {772 0 0 0-4200 {}}} SUCCS {{259 0 0 0-4200 {}}} CYCLES {}}
set a(0-5791) {AREA_SCORE {} NAME modExp_dev#1:while:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1622 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-5809 {}}} SUCCS {{259 0 0 0-5792 {}} {256 0 0 0-5809 {}}} CYCLES {}}
set a(0-5792) {AREA_SCORE {} NAME COMP_LOOP-7:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1623 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-5791 {}}} SUCCS {{128 0 0 0-5802 {}} {128 0 0 0-5803 {}} {128 0 0 0-5809 {}}} CYCLES {}}
set a(0-5793) {AREA_SCORE {} NAME modExp_dev#1:while:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1624 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-5803 {}}} SUCCS {{258 0 0 0-5795 {}} {256 0 0 0-5803 {}}} CYCLES {}}
set a(0-5794) {AREA_SCORE {} NAME modExp_dev#1:while:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1625 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-5795 {}}} CYCLES {}}
set a(0-5795) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-7:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1626 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-5794 {}} {258 0 0 0-5793 {}}} SUCCS {{259 0 0 0-5796 {}}} CYCLES {}}
set a(0-5796) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.base TYPE {C-CORE PORT} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1627 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-5795 {}} {128 0 0 0-5798 {}}} SUCCS {{258 0 0 0-5798 {}}} CYCLES {}}
set a(0-5797) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.m TYPE {C-CORE PORT} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1628 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-5798 {}}} SUCCS {{259 0 0 0-5798 {}}} CYCLES {}}
set a(0-5798) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-7:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1629 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-5797 {}} {258 0 0 0-5796 {}}} SUCCS {{128 0 0 0-5796 {}} {128 0 0 0-5797 {}} {259 0 0 0-5799 {}}} CYCLES {}}
set a(0-5799) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.return TYPE {C-CORE PORT} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1630 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-5798 {}}} SUCCS {{258 0 0 0-5803 {}}} CYCLES {}}
set a(0-5800) {AREA_SCORE {} NAME modExp_dev#1:while:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1631 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-5802 {}}} SUCCS {{259 0 0 0-5801 {}} {256 0 0 0-5802 {}}} CYCLES {}}
set a(0-5801) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-7:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1632 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-5800 {}}} SUCCS {{259 0 0 0-5802 {}} {258 0 0 0-5804 {}}} CYCLES {}}
set a(0-5802) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#8.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1633 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-5802 {}} {259 0 0 0-5801 {}} {256 0 0 0-5800 {}} {128 0 0 0-5792 {}}} SUCCS {{774 0 0 0-5800 {}} {772 0 0 0-5802 {}}} CYCLES {}}
set a(0-5803) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1634 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-5803 {}} {258 0 0 0-5799 {}} {256 0 0 0-5793 {}} {128 0 0 0-5792 {}}} SUCCS {{774 0 0 0-5793 {}} {772 0 0 0-5803 {}}} CYCLES {}}
set a(0-5804) {AREA_SCORE {} NAME COMP_LOOP-7:operator><64,false>#1:not TYPE NOT PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1635 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-5801 {}}} SUCCS {{259 0 0 0-5805 {}}} CYCLES {}}
set a(0-5805) {AREA_SCORE {} NAME COMP_LOOP-7:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1636 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-5804 {}}} SUCCS {{259 0 0 0-5806 {}}} CYCLES {}}
set a(0-5806) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-7:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1637 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-5805 {}}} SUCCS {{259 0 0 0-5807 {}}} CYCLES {}}
set a(0-5807) {AREA_SCORE {} NAME COMP_LOOP-7:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1638 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-5806 {}}} SUCCS {{259 0 0 0-5808 {}}} CYCLES {}}
set a(0-5808) {AREA_SCORE {} NAME COMP_LOOP-7:modExp_dev#1:while:not TYPE NOT PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1639 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-5807 {}}} SUCCS {{259 0 0 0-5809 {}}} CYCLES {}}
set a(0-5809) {AREA_SCORE {} NAME modExp_dev#1:while:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4200 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1640 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-5809 {}} {259 0 0 0-5808 {}} {128 0 0 0-5792 {}} {256 0 0 0-5791 {}}} SUCCS {{774 0 0 0-5791 {}} {772 0 0 0-5809 {}}} CYCLES {}}
set a(0-4200) {CHI {0-5791 0-5792 0-5793 0-5794 0-5795 0-5796 0-5797 0-5798 0-5799 0-5800 0-5801 0-5802 0-5803 0-5804 0-5805 0-5806 0-5807 0-5808 0-5809} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {8775 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 8775 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 8775 NAME COMP_LOOP-7:modExp_dev#1:while TYPE LOOP DELAY {175520.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1641 LOC {194 1.0 194 1.0 194 1.0 194 1.0} PREDS {{259 0 0 0-5790 {}} {258 0 0 0-5789 {}} {258 0 0 0-5788 {}} {130 0 0 0-5787 {}} {130 0 0 0-5786 {}} {130 0 0 0-5785 {}} {130 0 0 0-5784 {}} {130 0 0 0-5783 {}} {130 0 0 0-5782 {}} {130 0 0 0-5781 {}} {130 0 0 0-5780 {}} {130 0 0 0-5779 {}} {130 0 0 0-5778 {}} {130 0 0 0-5777 {}} {130 0 0 0-5776 {}} {130 0 0 0-5775 {}} {130 0 0 0-5774 {}} {130 0 0 0-5773 {}} {130 0 0 0-5772 {}} {130 0 0 0-5771 {}} {130 0 0 0-5770 {}} {130 0 0 0-5769 {}} {130 0 0 0-5768 {}} {130 0 0 0-5767 {}} {130 0 0 0-5766 {}} {130 0 0 0-5765 {}} {130 0 0 0-5764 {}} {130 0 0 0-5763 {}} {130 0 0 0-5762 {}} {130 0 0 0-5761 {}} {130 0 0 0-5760 {}} {130 0 0 0-5759 {}} {130 0 0 0-5758 {}} {130 0 0 0-5757 {}} {130 0 0 0-5756 {}} {130 0 0 0-5755 {}} {130 0 0 0-5754 {}} {130 0 0 0-5753 {}} {130 0 0 0-5752 {}} {130 0 0 0-5751 {}} {130 0 0 0-5750 {}} {130 0 0 0-5749 {}} {130 0 0 0-5748 {}} {130 0 0 0-5747 {}} {130 0 0 0-5746 {}} {130 0 0 0-5745 {}} {130 0 0 0-5744 {}} {130 0 0 0-5743 {}} {130 0 0 0-5742 {}} {130 0 0 0-5741 {}} {130 0 0 0-5740 {}} {130 0 0 0-5739 {}} {130 0 0 0-5738 {}} {130 0 0 0-5737 {}} {130 0 0 0-5736 {}} {130 0 0 0-5735 {}} {130 0 0 0-5734 {}} {130 0 0 0-5733 {}} {130 0 0 0-5732 {}} {130 0 0 0-5731 {}} {130 0 0 0-5730 {}} {130 0 0 0-5729 {}} {130 0 0 0-5728 {}} {130 0 0 0-5727 {}} {130 0 0 0-5726 {}} {130 0 0 0-5725 {}} {130 0 0 0-5724 {}} {130 0 0 0-5723 {}} {130 0 0 0-5722 {}} {130 0 0 0-5720 {}} {130 0 0 0-5719 {}} {130 0 0 0-5718 {}} {130 0 0 0-5717 {}} {130 0 0 0-5716 {}} {130 0 0 0-5715 {}} {130 0 0 0-5714 {}} {130 0 0 0-5713 {}} {130 0 0 0-5712 {}} {130 0 0 0-5711 {}} {64 0 0 0-5710 {}} {64 0 0 0-4199 {}}} SUCCS {{772 0 0 0-5788 {}} {772 0 0 0-5789 {}} {772 0 0 0-5790 {}} {131 0 0 0-5810 {}} {130 0 0 0-5811 {}} {130 0 0 0-5812 {}} {130 0 0 0-5813 {}} {130 0 0 0-5814 {}} {130 0 0 0-5815 {}} {130 0 0 0-5816 {}} {130 0 0 0-5817 {}} {130 0 0 0-5819 {}} {130 0 0 0-5820 {}} {130 0 0 0-5821 {}} {130 0 0 0-5822 {}} {130 0 0 0-5823 {}} {130 0 0 0-5824 {}} {130 0 0 0-5825 {}} {130 0 0 0-5826 {}} {130 0 0 0-5827 {}} {130 0 0 0-5828 {}} {130 0 0 0-5829 {}} {130 0 0 0-5830 {}} {130 0 0 0-5831 {}} {130 0 0 0-5832 {}} {130 0 0 0-5833 {}} {130 0 0 0-5834 {}} {258 0 0 0-5835 {}} {130 0 0 0-5836 {}} {130 0 0 0-5837 {}} {130 0 0 0-5838 {}} {130 0 0 0-5839 {}} {130 0 0 0-5840 {}} {130 0 0 0-5841 {}} {130 0 0 0-5842 {}} {130 0 0 0-5843 {}} {130 0 0 0-5844 {}} {130 0 0 0-5845 {}} {130 0 0 0-5846 {}} {130 0 0 0-5847 {}} {130 0 0 0-5848 {}} {130 0 0 0-5849 {}} {130 0 0 0-5850 {}} {130 0 0 0-5851 {}} {130 0 0 0-5852 {}} {130 0 0 0-5853 {}} {130 0 0 0-5854 {}} {130 0 0 0-5855 {}} {130 0 0 0-5856 {}} {130 0 0 0-5857 {}} {130 0 0 0-5858 {}} {130 0 0 0-5859 {}} {130 0 0 0-5860 {}} {130 0 0 0-5861 {}} {130 0 0 0-5862 {}} {130 0 0 0-5863 {}} {130 0 0 0-5864 {}} {130 0 0 0-5865 {}} {130 0 0 0-5866 {}} {130 0 0 0-5867 {}} {130 0 0 0-5868 {}} {130 0 0 0-5869 {}} {130 0 0 0-5870 {}} {130 0 0 0-5871 {}} {130 0 0 0-5872 {}} {130 0 0 0-5873 {}} {130 0 0 0-5874 {}} {130 0 0 0-5875 {}} {130 0 0 0-5876 {}} {130 0 0 0-5877 {}} {130 0 0 0-5879 {}} {130 0 0 0-5880 {}} {130 0 0 0-5881 {}} {130 0 0 0-5882 {}} {130 0 0 0-5884 {}} {130 0 0 0-5885 {}} {130 0 0 0-5886 {}} {130 0 0 0-5887 {}} {130 0 0 0-5888 {}} {130 0 0 0-5890 {}} {130 0 0 0-5891 {}} {130 0 0 0-5892 {}} {130 0 0 0-5893 {}} {130 0 0 0-5894 {}} {130 0 0 0-5895 {}} {130 0 0 0-5896 {}} {130 0 0 0-5897 {}} {130 0 0 0-5898 {}} {130 0 0 0-5899 {}} {130 0 0 0-5900 {}} {130 0 0 0-5901 {}} {130 0 0 0-5902 {}} {130 0 0 0-5903 {}} {130 0 0 0-5904 {}} {130 0 0 0-5905 {}} {130 0 0 0-5906 {}} {130 0 0 0-5907 {}} {130 0 0 0-5908 {}} {130 0 0 0-5909 {}} {130 0 0 0-5911 {}} {130 0 0 0-5912 {}} {130 0 0 0-5914 {}} {130 0 0 0-5915 {}} {130 0 0 0-5916 {}} {130 0 0 0-5917 {}} {130 0 0 0-5918 {}} {130 0 0 0-5919 {}} {130 0 0 0-5920 {}} {130 0 0 0-5921 {}} {130 0 0 0-5922 {}} {130 0 0 0-5923 {}} {130 0 0 0-5924 {}} {130 0 0 0-5925 {}} {130 0 0 0-5926 {}} {130 0 0 0-5927 {}} {130 0 0 0-5928 {}} {130 0 0 0-5929 {}} {130 0 0 0-5930 {}} {130 0 0 0-5931 {}} {130 0 0 0-5932 {}} {130 0 0 0-5933 {}} {130 0 0 0-5934 {}} {130 0 0 0-5935 {}} {130 0 0 0-5936 {}} {130 0 0 0-5937 {}} {130 0 0 0-5938 {}} {64 0 0 0-4201 {}}} CYCLES {}}
set a(0-5810) {AREA_SCORE {} NAME COMP_LOOP:asn#129 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1642 LOC {194 1.0 195 0.0 195 0.0 195 0.0 195 0.7766786999999999} PREDS {{131 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5811 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5811) {AREA_SCORE {} NAME COMP_LOOP-7:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1643 LOC {194 1.0 195 0.0 195 0.0 195 0.7766786999999999} PREDS {{259 0 0 0-5810 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5815 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5812) {AREA_SCORE {} NAME COMP_LOOP:k:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1644 LOC {194 1.0 195 0.0 195 0.0 195 0.0 195 0.7766786999999999} PREDS {{130 0 0 0-4200 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5813 {}} {130 0 0 0-5938 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5813) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1645 LOC {194 1.0 195 0.0 195 0.0 195 0.7766786999999999} PREDS {{259 0 0 0-5812 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5814 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5814) {AREA_SCORE {} NAME COMP_LOOP:conc#39 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1646 LOC {194 1.0 195 0.7766786999999999 195 0.7766786999999999 195 0.7766786999999999} PREDS {{259 0 0 0-5813 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5815 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5815) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 8 NAME COMP_LOOP-7:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1647 LOC {195 0.0 195 0.7766786999999999 195 0.7766786999999999 195 0.8291185413461538 195 0.8291185413461538} PREDS {{259 0 0 0-5814 {}} {258 0 0 0-5811 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5816 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5816) {AREA_SCORE {} NAME COMP_LOOP-7:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1648 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 195 0.8291185999999999} PREDS {{259 0 0 0-5815 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5817 {}} {258 0 0 0-5819 {}} {258 0 0 0-5821 {}} {258 0 0 0-5823 {}} {258 0 0 0-5825 {}} {258 0 0 0-5827 {}} {258 0 0 0-5829 {}} {258 0 0 0-5831 {}} {258 0 0 0-5833 {}} {258 0 0 0-5836 {}} {258 0 0 0-5837 {}} {258 0 0 0-5838 {}} {258 0 0 0-5840 {}} {258 0 0 0-5841 {}} {258 0 0 0-5842 {}} {258 0 0 0-5845 {}} {258 0 0 0-5846 {}} {258 0 0 0-5847 {}} {258 0 0 0-5850 {}} {258 0 0 0-5851 {}} {258 0 0 0-5852 {}} {258 0 0 0-5855 {}} {258 0 0 0-5856 {}} {258 0 0 0-5857 {}} {258 0 0 0-5860 {}} {258 0 0 0-5861 {}} {258 0 0 0-5862 {}} {258 0 0 0-5865 {}} {258 0 0 0-5866 {}} {258 0 0 0-5867 {}} {258 0 0 0-5870 {}} {258 0 0 0-5871 {}} {258 0 0 0-5872 {}} {258 0 0 0-5912 {}} {258 0 0 0-5914 {}} {258 0 0 0-5916 {}} {258 0 0 0-5918 {}} {258 0 0 0-5920 {}} {258 0 0 0-5922 {}} {258 0 0 0-5924 {}} {258 0 0 0-5926 {}} {258 0 0 0-5928 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5817) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1649 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 195 0.8291185999999999} PREDS {{259 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5818 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5818) {AREA_SCORE {} NAME COMP_LOOP:switch#13 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1650 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 195 0.8291185999999999} PREDS {{259 0 0 0-5817 {}}} SUCCS {{146 0 0 0-5819 {}} {146 0 0 0-5820 {}} {146 0 0 0-5821 {}} {146 0 0 0-5822 {}} {146 0 0 0-5823 {}} {146 0 0 0-5824 {}} {146 0 0 0-5825 {}} {146 0 0 0-5826 {}} {146 0 0 0-5827 {}} {146 0 0 0-5828 {}} {146 0 0 0-5829 {}} {146 0 0 0-5830 {}} {146 0 0 0-5831 {}} {146 0 0 0-5832 {}} {146 0 0 0-5833 {}} {146 0 0 0-5834 {}}} CYCLES {}}
set a(0-5819) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1651 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 195 0.8291185999999999} PREDS {{146 0 0 0-5818 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5820 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5820) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1652 LOC {195 1.0 195 0.9415 195 1.0 196 0.09437493750000003 196 0.09437493750000003} PREDS {{259 0 1.564 0-5819 {}} {146 0 0 0-5818 {}} {130 0 0 0-4200 {}} {258 0 1.564 0-5686 {}} {258 0 1.564 0-5662 {}} {258 0 1.564 0-5471 {}} {258 0 1.564 0-5447 {}} {258 0 1.564 0-5234 {}} {258 0 1.564 0-5210 {}} {258 0 1.564 0-5019 {}} {258 0 1.564 0-4995 {}} {258 0 1.564 0-4790 {}} {258 0 1.564 0-4766 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}} {774 0 1.564 0-5915 {}} {774 0 1.564 0-5891 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {772 0 0 0-4766 {}} {772 0 0 0-4790 {}} {772 0 0 0-4995 {}} {772 0 0 0-5019 {}} {772 0 0 0-5210 {}} {772 0 0 0-5234 {}} {772 0 0 0-5447 {}} {772 0 0 0-5471 {}} {772 0 0 0-5662 {}} {772 0 0 0-5686 {}} {258 0 0 0-5874 {}} {256 0 0 0-5891 {}} {256 0 0 0-5915 {}} {130 0 0 0-5938 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-5821) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1653 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 195 0.8291185999999999} PREDS {{146 0 0 0-5818 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5822 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5822) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1654 LOC {195 1.0 195 0.9415 195 1.0 196 0.09437493750000003 196 0.09437493750000003} PREDS {{259 0 1.564 0-5821 {}} {146 0 0 0-5818 {}} {130 0 0 0-4200 {}} {258 0 1.564 0-5688 {}} {258 0 1.564 0-5664 {}} {258 0 1.564 0-5473 {}} {258 0 1.564 0-5449 {}} {258 0 1.564 0-5236 {}} {258 0 1.564 0-5212 {}} {258 0 1.564 0-5021 {}} {258 0 1.564 0-4997 {}} {258 0 1.564 0-4792 {}} {258 0 1.564 0-4768 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}} {774 0 1.564 0-5917 {}} {774 0 1.564 0-5893 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {772 0 0 0-4768 {}} {772 0 0 0-4792 {}} {772 0 0 0-4997 {}} {772 0 0 0-5021 {}} {772 0 0 0-5212 {}} {772 0 0 0-5236 {}} {772 0 0 0-5449 {}} {772 0 0 0-5473 {}} {772 0 0 0-5664 {}} {772 0 0 0-5688 {}} {258 0 0 0-5874 {}} {256 0 0 0-5893 {}} {256 0 0 0-5917 {}} {130 0 0 0-5938 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-5823) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1655 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 195 0.8291185999999999} PREDS {{146 0 0 0-5818 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5824 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5824) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1656 LOC {195 1.0 195 0.9415 195 1.0 196 0.09437493750000003 196 0.09437493750000003} PREDS {{259 0 1.564 0-5823 {}} {146 0 0 0-5818 {}} {130 0 0 0-4200 {}} {258 0 1.564 0-5690 {}} {258 0 1.564 0-5666 {}} {258 0 1.564 0-5475 {}} {258 0 1.564 0-5451 {}} {258 0 1.564 0-5238 {}} {258 0 1.564 0-5214 {}} {258 0 1.564 0-5023 {}} {258 0 1.564 0-4999 {}} {258 0 1.564 0-4794 {}} {258 0 1.564 0-4770 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}} {774 0 1.564 0-5919 {}} {774 0 1.564 0-5895 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {772 0 0 0-4770 {}} {772 0 0 0-4794 {}} {772 0 0 0-4999 {}} {772 0 0 0-5023 {}} {772 0 0 0-5214 {}} {772 0 0 0-5238 {}} {772 0 0 0-5451 {}} {772 0 0 0-5475 {}} {772 0 0 0-5666 {}} {772 0 0 0-5690 {}} {258 0 0 0-5874 {}} {256 0 0 0-5895 {}} {256 0 0 0-5919 {}} {130 0 0 0-5938 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-5825) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1657 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 195 0.8291185999999999} PREDS {{146 0 0 0-5818 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5826 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5826) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1658 LOC {195 1.0 195 0.9415 195 1.0 196 0.09437493750000003 196 0.09437493750000003} PREDS {{259 0 1.564 0-5825 {}} {146 0 0 0-5818 {}} {130 0 0 0-4200 {}} {258 0 1.564 0-5692 {}} {258 0 1.564 0-5668 {}} {258 0 1.564 0-5477 {}} {258 0 1.564 0-5453 {}} {258 0 1.564 0-5240 {}} {258 0 1.564 0-5216 {}} {258 0 1.564 0-5025 {}} {258 0 1.564 0-5001 {}} {258 0 1.564 0-4796 {}} {258 0 1.564 0-4772 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}} {774 0 1.564 0-5921 {}} {774 0 1.564 0-5897 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {772 0 0 0-4772 {}} {772 0 0 0-4796 {}} {772 0 0 0-5001 {}} {772 0 0 0-5025 {}} {772 0 0 0-5216 {}} {772 0 0 0-5240 {}} {772 0 0 0-5453 {}} {772 0 0 0-5477 {}} {772 0 0 0-5668 {}} {772 0 0 0-5692 {}} {258 0 0 0-5874 {}} {256 0 0 0-5897 {}} {256 0 0 0-5921 {}} {130 0 0 0-5938 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-5827) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1659 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 195 0.8291185999999999} PREDS {{146 0 0 0-5818 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5828 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5828) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1660 LOC {195 1.0 195 0.9415 195 1.0 196 0.09437493750000003 196 0.09437493750000003} PREDS {{259 0 1.564 0-5827 {}} {146 0 0 0-5818 {}} {130 0 0 0-4200 {}} {258 0 1.564 0-5694 {}} {258 0 1.564 0-5670 {}} {258 0 1.564 0-5479 {}} {258 0 1.564 0-5455 {}} {258 0 1.564 0-5242 {}} {258 0 1.564 0-5218 {}} {258 0 1.564 0-5027 {}} {258 0 1.564 0-5003 {}} {258 0 1.564 0-4798 {}} {258 0 1.564 0-4774 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}} {774 0 1.564 0-5923 {}} {774 0 1.564 0-5899 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {772 0 0 0-4774 {}} {772 0 0 0-4798 {}} {772 0 0 0-5003 {}} {772 0 0 0-5027 {}} {772 0 0 0-5218 {}} {772 0 0 0-5242 {}} {772 0 0 0-5455 {}} {772 0 0 0-5479 {}} {772 0 0 0-5670 {}} {772 0 0 0-5694 {}} {258 0 0 0-5874 {}} {256 0 0 0-5899 {}} {256 0 0 0-5923 {}} {130 0 0 0-5938 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-5829) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1661 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 195 0.8291185999999999} PREDS {{146 0 0 0-5818 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5830 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5830) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1662 LOC {195 1.0 195 0.9415 195 1.0 196 0.09437493750000003 196 0.09437493750000003} PREDS {{259 0 1.564 0-5829 {}} {146 0 0 0-5818 {}} {130 0 0 0-4200 {}} {258 0 1.564 0-5696 {}} {258 0 1.564 0-5672 {}} {258 0 1.564 0-5481 {}} {258 0 1.564 0-5457 {}} {258 0 1.564 0-5244 {}} {258 0 1.564 0-5220 {}} {258 0 1.564 0-5029 {}} {258 0 1.564 0-5005 {}} {258 0 1.564 0-4800 {}} {258 0 1.564 0-4776 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}} {774 0 1.564 0-5925 {}} {774 0 1.564 0-5901 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {772 0 0 0-4776 {}} {772 0 0 0-4800 {}} {772 0 0 0-5005 {}} {772 0 0 0-5029 {}} {772 0 0 0-5220 {}} {772 0 0 0-5244 {}} {772 0 0 0-5457 {}} {772 0 0 0-5481 {}} {772 0 0 0-5672 {}} {772 0 0 0-5696 {}} {258 0 0 0-5874 {}} {256 0 0 0-5901 {}} {256 0 0 0-5925 {}} {130 0 0 0-5938 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-5831) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1663 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 195 0.8291185999999999} PREDS {{146 0 0 0-5818 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5832 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5832) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1664 LOC {195 1.0 195 0.9415 195 1.0 196 0.09437493750000003 196 0.09437493750000003} PREDS {{259 0 1.564 0-5831 {}} {146 0 0 0-5818 {}} {130 0 0 0-4200 {}} {258 0 1.564 0-5698 {}} {258 0 1.564 0-5674 {}} {258 0 1.564 0-5483 {}} {258 0 1.564 0-5459 {}} {258 0 1.564 0-5246 {}} {258 0 1.564 0-5222 {}} {258 0 1.564 0-5031 {}} {258 0 1.564 0-5007 {}} {258 0 1.564 0-4802 {}} {258 0 1.564 0-4778 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}} {774 0 1.564 0-5927 {}} {774 0 1.564 0-5903 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {772 0 0 0-4778 {}} {772 0 0 0-4802 {}} {772 0 0 0-5007 {}} {772 0 0 0-5031 {}} {772 0 0 0-5222 {}} {772 0 0 0-5246 {}} {772 0 0 0-5459 {}} {772 0 0 0-5483 {}} {772 0 0 0-5674 {}} {772 0 0 0-5698 {}} {258 0 0 0-5874 {}} {256 0 0 0-5903 {}} {256 0 0 0-5927 {}} {130 0 0 0-5938 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-5833) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1665 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 195 0.8291185999999999} PREDS {{146 0 0 0-5818 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5834 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5834) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#13 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1666 LOC {195 1.0 195 0.9415 195 1.0 196 0.09437493750000003 196 0.09437493750000003} PREDS {{259 0 1.564 0-5833 {}} {146 0 0 0-5818 {}} {130 0 0 0-4200 {}} {258 0 1.564 0-5700 {}} {258 0 1.564 0-5676 {}} {258 0 1.564 0-5485 {}} {258 0 1.564 0-5461 {}} {258 0 1.564 0-5248 {}} {258 0 1.564 0-5224 {}} {258 0 1.564 0-5033 {}} {258 0 1.564 0-5009 {}} {258 0 1.564 0-4804 {}} {258 0 1.564 0-4780 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}} {774 0 1.564 0-5929 {}} {774 0 1.564 0-5905 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {772 0 0 0-4780 {}} {772 0 0 0-4804 {}} {772 0 0 0-5009 {}} {772 0 0 0-5033 {}} {772 0 0 0-5224 {}} {772 0 0 0-5248 {}} {772 0 0 0-5461 {}} {772 0 0 0-5485 {}} {772 0 0 0-5676 {}} {772 0 0 0-5700 {}} {258 0 0 0-5874 {}} {256 0 0 0-5905 {}} {256 0 0 0-5929 {}} {130 0 0 0-5938 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-5835) {AREA_SCORE {} NAME COMP_LOOP:asn#130 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1667 LOC {194 1.0 196 0.21615332499999998 196 0.21615332499999998 196 0.21615332499999998 196 0.21615332499999998} PREDS {{258 0 0 0-4200 {}}} SUCCS {{772 0 0 0-5789 {}} {258 0 0 0-5875 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5836) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1668 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5839 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5837) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1669 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5839 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5838) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1670 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5839 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5839) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#25 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1671 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{259 0 0 0-5838 {}} {258 0 0 0-5837 {}} {258 0 0 0-5836 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5874 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5840) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1672 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5844 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5841) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1673 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5843 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5842) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1674 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5843 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5843) {AREA_SCORE {} NAME COMP_LOOP:nor#76 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1675 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{259 0 0 0-5842 {}} {258 0 0 0-5841 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5844 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5844) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#175 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1676 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{259 0 0 0-5843 {}} {258 0 0 0-5840 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5874 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5845) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1677 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5849 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5846) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1678 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5848 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5847) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1679 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5848 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5848) {AREA_SCORE {} NAME COMP_LOOP:nor#77 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1680 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{259 0 0 0-5847 {}} {258 0 0 0-5846 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5849 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5849) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#176 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1681 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{259 0 0 0-5848 {}} {258 0 0 0-5845 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5874 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5850) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1682 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5854 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5851) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1683 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5854 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5852) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1684 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5853 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5853) {AREA_SCORE {} NAME COMP_LOOP:not#109 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1685 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{259 0 0 0-5852 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5854 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5854) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#177 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1686 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{259 0 0 0-5853 {}} {258 0 0 0-5851 {}} {258 0 0 0-5850 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5874 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5855) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1687 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5859 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5856) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1688 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5858 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5857) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1689 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5858 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5858) {AREA_SCORE {} NAME COMP_LOOP:nor#78 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1690 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{259 0 0 0-5857 {}} {258 0 0 0-5856 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5859 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5859) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#178 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1691 LOC {195 0.0524399 196 0.0 196 0.0 196 0.167275125} PREDS {{259 0 0 0-5858 {}} {258 0 0 0-5855 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5874 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5860) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1692 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5864 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5861) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1693 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5864 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5862) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1694 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5863 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5863) {AREA_SCORE {} NAME COMP_LOOP:not#110 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1695 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{259 0 0 0-5862 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5864 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5864) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#179 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1696 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{259 0 0 0-5863 {}} {258 0 0 0-5861 {}} {258 0 0 0-5860 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5874 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5865) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1697 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5869 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5866) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1698 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5869 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5867) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1699 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5868 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5868) {AREA_SCORE {} NAME COMP_LOOP:not#111 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1700 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{259 0 0 0-5867 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5869 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5869) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#180 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1701 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{259 0 0 0-5868 {}} {258 0 0 0-5866 {}} {258 0 0 0-5865 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5874 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5870) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1702 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5873 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5871) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1703 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5873 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5872) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1704 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5873 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5873) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#181 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1705 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 196 0.167275125} PREDS {{259 0 0 0-5872 {}} {258 0 0 0-5871 {}} {258 0 0 0-5870 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5874 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5874) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#13 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1706 LOC {196 0.094375 196 0.167275125 196 0.167275125 196 0.21615326762820514 196 0.21615326762820514} PREDS {{259 0 0 0-5873 {}} {258 0 0 0-5869 {}} {258 0 0 0-5864 {}} {258 0 0 0-5859 {}} {258 0 0 0-5854 {}} {258 0 0 0-5849 {}} {258 0 0 0-5844 {}} {258 0 0 0-5839 {}} {258 0 0 0-5834 {}} {258 0 0 0-5832 {}} {258 0 0 0-5830 {}} {258 0 0 0-5828 {}} {258 0 0 0-5826 {}} {258 0 0 0-5824 {}} {258 0 0 0-5822 {}} {258 0 0 0-5820 {}} {130 0 0 0-4200 {}} {258 0 0 0-4262 {}} {258 0 0 0-4261 {}} {258 0 0 0-4260 {}} {258 0 0 0-4259 {}} {258 0 0 0-4258 {}} {258 0 0 0-4257 {}} {258 0 0 0-4256 {}} {258 0 0 0-4255 {}}} SUCCS {{259 0 0 0-5875 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5875) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-7:mul TYPE MUL DELAY {12.54 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1707 LOC {196 0.1432532 196 0.21615332499999998 196 0.21615332499999998 196 0.9999999388496399 196 0.9999999388496399} PREDS {{259 0 0 0-5874 {}} {258 0 0 0-5835 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5876 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5876) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1708 LOC {197 0.0 197 0.6009625 197 0.6009625 197 0.6009625} PREDS {{259 0 0 0-5875 {}} {130 0 0 0-4200 {}} {128 0 0 0-5878 {}}} SUCCS {{258 0 0 0-5878 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5877) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1709 LOC {197 0.0 197 0.6009625 197 0.6009625 197 0.6009625} PREDS {{130 0 0 0-4200 {}} {128 0 0 0-5878 {}}} SUCCS {{259 0 0 0-5878 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5878) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-7:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1710 LOC {197 1.0 197 0.681 197 1.0 210 0.0064061875000001045 210 0.0064061875000001045} PREDS {{259 0 0 0-5877 {}} {258 0 0 0-5876 {}}} SUCCS {{128 0 0 0-5876 {}} {128 0 0 0-5877 {}} {259 0 0 0-5879 {}}} CYCLES {}}
set a(0-5879) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1711 LOC {210 0.006406225 210 0.5525751 210 0.5525751 210 0.5525751} PREDS {{259 0 0 0-5878 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5880 {}} {258 0 0 0-5906 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5880) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-7:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1712 LOC {210 0.006406225 210 0.5525751 210 0.5525751 210 0.6009624573717949 210 0.6009624573717949} PREDS {{259 0 0 0-5879 {}} {130 0 0 0-4200 {}} {258 0 0 0-5784 {}}} SUCCS {{259 0 0 0-5881 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5881) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1713 LOC {210 0.054793625 210 0.6009625 210 0.6009625 210 0.6009625} PREDS {{259 0 0 0-5880 {}} {130 0 0 0-4200 {}} {128 0 0 0-5883 {}}} SUCCS {{258 0 0 0-5883 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5882) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1714 LOC {210 0.0 210 0.6009625 210 0.6009625 210 0.6009625} PREDS {{130 0 0 0-4200 {}} {128 0 0 0-5883 {}}} SUCCS {{259 0 0 0-5883 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5883) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-7:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1715 LOC {210 1.0 210 0.681 210 1.0 223 0.0064061875000001045 223 0.0064061875000001045} PREDS {{259 0 0 0-5882 {}} {258 0 0 0-5881 {}}} SUCCS {{128 0 0 0-5881 {}} {128 0 0 0-5882 {}} {259 0 0 0-5884 {}}} CYCLES {}}
set a(0-5884) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1716 LOC {223 0.006406225 223 0.8291185999999999 223 0.8291185999999999 223 0.8291185999999999} PREDS {{259 0 0 0-5883 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 1.564 0-5891 {}} {258 0 1.564 0-5893 {}} {258 0 1.564 0-5895 {}} {258 0 1.564 0-5897 {}} {258 0 1.564 0-5899 {}} {258 0 1.564 0-5901 {}} {258 0 1.564 0-5903 {}} {258 0 1.564 0-5905 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5885) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-7:COMP_LOOP:conc#1.idiv(9:1))(1-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1717 LOC {194 1.0 194 1.0 194 1.0 223 0.8291185999999999} PREDS {{130 0 0 0-4200 {}} {258 0 0 0-5716 {}}} SUCCS {{258 0 0 0-5888 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5886) {AREA_SCORE {} NAME COMP_LOOP:asn#131 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1718 LOC {194 1.0 194 1.0 194 1.0 194 1.0 223 0.8291185999999999} PREDS {{130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5887 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5887) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1719 LOC {194 1.0 194 1.0 194 1.0 223 0.8291185999999999} PREDS {{259 0 0 0-5886 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5888 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5888) {AREA_SCORE {} NAME COMP_LOOP:conc#107 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1720 LOC {194 1.0 194 1.0 194 1.0 223 0.8291185999999999} PREDS {{259 0 0 0-5887 {}} {258 0 0 0-5885 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5889 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5889) {AREA_SCORE {} NAME COMP_LOOP:switch#28 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1721 LOC {194 1.0 194 1.0 194 1.0 223 0.8291185999999999} PREDS {{259 0 0 0-5888 {}}} SUCCS {{146 0 0 0-5890 {}} {130 0 0 0-5891 {}} {146 0 0 0-5892 {}} {130 0 0 0-5893 {}} {146 0 0 0-5894 {}} {130 0 0 0-5895 {}} {146 0 0 0-5896 {}} {130 0 0 0-5897 {}} {146 0 0 0-5898 {}} {130 0 0 0-5899 {}} {146 0 0 0-5900 {}} {130 0 0 0-5901 {}} {146 0 0 0-5902 {}} {130 0 0 0-5903 {}} {146 0 0 0-5904 {}} {130 0 0 0-5905 {}}} CYCLES {}}
set a(0-5890) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1722 LOC {194 1.0 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-5889 {}} {130 0 0 0-4200 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5891 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5891) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1723 LOC {223 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-5891 {}} {259 0 1.564 0-5890 {}} {130 0 0 0-5889 {}} {258 0 1.564 0-5884 {}} {256 0 0 0-5820 {}} {130 0 0 0-4200 {}} {256 0 0 0-5723 {}} {258 0 0 0-5686 {}} {258 0 0 0-5662 {}} {256 0 0 0-5594 {}} {256 0 0 0-5505 {}} {258 0 0 0-5471 {}} {258 0 0 0-5447 {}} {256 0 0 0-5376 {}} {256 0 0 0-5271 {}} {258 0 0 0-5234 {}} {258 0 0 0-5210 {}} {256 0 0 0-5142 {}} {256 0 0 0-5053 {}} {258 0 0 0-5019 {}} {258 0 0 0-4995 {}} {256 0 0 0-4924 {}} {256 0 0 0-4827 {}} {258 0 0 0-4790 {}} {258 0 0 0-4766 {}} {256 0 0 0-4698 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}} {774 0 0 0-5915 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {774 0 0 0-4790 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4924 {}} {774 0 0 0-4995 {}} {774 0 0 0-5019 {}} {774 0 1.564 0-5053 {}} {774 0 1.564 0-5142 {}} {774 0 0 0-5210 {}} {774 0 0 0-5234 {}} {774 0 1.564 0-5271 {}} {774 0 1.564 0-5376 {}} {774 0 0 0-5447 {}} {774 0 0 0-5471 {}} {774 0 1.564 0-5505 {}} {774 0 1.564 0-5594 {}} {774 0 0 0-5662 {}} {774 0 0 0-5686 {}} {774 0 1.564 0-5723 {}} {774 0 1.564 0-5820 {}} {774 0 0 0-5891 {}} {258 0 0 0-5915 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-5892) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1724 LOC {194 1.0 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-5889 {}} {130 0 0 0-4200 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5893 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5893) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1725 LOC {223 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-5893 {}} {259 0 1.564 0-5892 {}} {130 0 0 0-5889 {}} {258 0 1.564 0-5884 {}} {256 0 0 0-5822 {}} {130 0 0 0-4200 {}} {256 0 0 0-5725 {}} {258 0 0 0-5688 {}} {258 0 0 0-5664 {}} {256 0 0 0-5596 {}} {256 0 0 0-5507 {}} {258 0 0 0-5473 {}} {258 0 0 0-5449 {}} {256 0 0 0-5378 {}} {256 0 0 0-5273 {}} {258 0 0 0-5236 {}} {258 0 0 0-5212 {}} {256 0 0 0-5144 {}} {256 0 0 0-5055 {}} {258 0 0 0-5021 {}} {258 0 0 0-4997 {}} {256 0 0 0-4926 {}} {256 0 0 0-4829 {}} {258 0 0 0-4792 {}} {258 0 0 0-4768 {}} {256 0 0 0-4700 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}} {774 0 0 0-5917 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {774 0 0 0-4792 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4926 {}} {774 0 0 0-4997 {}} {774 0 0 0-5021 {}} {774 0 1.564 0-5055 {}} {774 0 1.564 0-5144 {}} {774 0 0 0-5212 {}} {774 0 0 0-5236 {}} {774 0 1.564 0-5273 {}} {774 0 1.564 0-5378 {}} {774 0 0 0-5449 {}} {774 0 0 0-5473 {}} {774 0 1.564 0-5507 {}} {774 0 1.564 0-5596 {}} {774 0 0 0-5664 {}} {774 0 0 0-5688 {}} {774 0 1.564 0-5725 {}} {774 0 1.564 0-5822 {}} {774 0 0 0-5893 {}} {258 0 0 0-5917 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-5894) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1726 LOC {194 1.0 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-5889 {}} {130 0 0 0-4200 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5895 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5895) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1727 LOC {223 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-5895 {}} {259 0 1.564 0-5894 {}} {130 0 0 0-5889 {}} {258 0 1.564 0-5884 {}} {256 0 0 0-5824 {}} {130 0 0 0-4200 {}} {256 0 0 0-5727 {}} {258 0 0 0-5690 {}} {258 0 0 0-5666 {}} {256 0 0 0-5598 {}} {256 0 0 0-5509 {}} {258 0 0 0-5475 {}} {258 0 0 0-5451 {}} {256 0 0 0-5380 {}} {256 0 0 0-5275 {}} {258 0 0 0-5238 {}} {258 0 0 0-5214 {}} {256 0 0 0-5146 {}} {256 0 0 0-5057 {}} {258 0 0 0-5023 {}} {258 0 0 0-4999 {}} {256 0 0 0-4928 {}} {256 0 0 0-4831 {}} {258 0 0 0-4794 {}} {258 0 0 0-4770 {}} {256 0 0 0-4702 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}} {774 0 0 0-5919 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {774 0 0 0-4794 {}} {774 0 1.564 0-4831 {}} {774 0 1.564 0-4928 {}} {774 0 0 0-4999 {}} {774 0 0 0-5023 {}} {774 0 1.564 0-5057 {}} {774 0 1.564 0-5146 {}} {774 0 0 0-5214 {}} {774 0 0 0-5238 {}} {774 0 1.564 0-5275 {}} {774 0 1.564 0-5380 {}} {774 0 0 0-5451 {}} {774 0 0 0-5475 {}} {774 0 1.564 0-5509 {}} {774 0 1.564 0-5598 {}} {774 0 0 0-5666 {}} {774 0 0 0-5690 {}} {774 0 1.564 0-5727 {}} {774 0 1.564 0-5824 {}} {774 0 0 0-5895 {}} {258 0 0 0-5919 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-5896) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1728 LOC {194 1.0 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-5889 {}} {130 0 0 0-4200 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5897 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5897) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1729 LOC {223 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-5897 {}} {259 0 1.564 0-5896 {}} {130 0 0 0-5889 {}} {258 0 1.564 0-5884 {}} {256 0 0 0-5826 {}} {130 0 0 0-4200 {}} {256 0 0 0-5729 {}} {258 0 0 0-5692 {}} {258 0 0 0-5668 {}} {256 0 0 0-5600 {}} {256 0 0 0-5511 {}} {258 0 0 0-5477 {}} {258 0 0 0-5453 {}} {256 0 0 0-5382 {}} {256 0 0 0-5277 {}} {258 0 0 0-5240 {}} {258 0 0 0-5216 {}} {256 0 0 0-5148 {}} {256 0 0 0-5059 {}} {258 0 0 0-5025 {}} {258 0 0 0-5001 {}} {256 0 0 0-4930 {}} {256 0 0 0-4833 {}} {258 0 0 0-4796 {}} {258 0 0 0-4772 {}} {256 0 0 0-4704 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}} {774 0 0 0-5921 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {774 0 0 0-4796 {}} {774 0 1.564 0-4833 {}} {774 0 1.564 0-4930 {}} {774 0 0 0-5001 {}} {774 0 0 0-5025 {}} {774 0 1.564 0-5059 {}} {774 0 1.564 0-5148 {}} {774 0 0 0-5216 {}} {774 0 0 0-5240 {}} {774 0 1.564 0-5277 {}} {774 0 1.564 0-5382 {}} {774 0 0 0-5453 {}} {774 0 0 0-5477 {}} {774 0 1.564 0-5511 {}} {774 0 1.564 0-5600 {}} {774 0 0 0-5668 {}} {774 0 0 0-5692 {}} {774 0 1.564 0-5729 {}} {774 0 1.564 0-5826 {}} {774 0 0 0-5897 {}} {258 0 0 0-5921 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-5898) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1730 LOC {194 1.0 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-5889 {}} {130 0 0 0-4200 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5899 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5899) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1731 LOC {223 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-5899 {}} {259 0 1.564 0-5898 {}} {130 0 0 0-5889 {}} {258 0 1.564 0-5884 {}} {256 0 0 0-5828 {}} {130 0 0 0-4200 {}} {256 0 0 0-5731 {}} {258 0 0 0-5694 {}} {258 0 0 0-5670 {}} {256 0 0 0-5602 {}} {256 0 0 0-5513 {}} {258 0 0 0-5479 {}} {258 0 0 0-5455 {}} {256 0 0 0-5384 {}} {256 0 0 0-5279 {}} {258 0 0 0-5242 {}} {258 0 0 0-5218 {}} {256 0 0 0-5150 {}} {256 0 0 0-5061 {}} {258 0 0 0-5027 {}} {258 0 0 0-5003 {}} {256 0 0 0-4932 {}} {256 0 0 0-4835 {}} {258 0 0 0-4798 {}} {258 0 0 0-4774 {}} {256 0 0 0-4706 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}} {774 0 0 0-5923 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {774 0 0 0-4798 {}} {774 0 1.564 0-4835 {}} {774 0 1.564 0-4932 {}} {774 0 0 0-5003 {}} {774 0 0 0-5027 {}} {774 0 1.564 0-5061 {}} {774 0 1.564 0-5150 {}} {774 0 0 0-5218 {}} {774 0 0 0-5242 {}} {774 0 1.564 0-5279 {}} {774 0 1.564 0-5384 {}} {774 0 0 0-5455 {}} {774 0 0 0-5479 {}} {774 0 1.564 0-5513 {}} {774 0 1.564 0-5602 {}} {774 0 0 0-5670 {}} {774 0 0 0-5694 {}} {774 0 1.564 0-5731 {}} {774 0 1.564 0-5828 {}} {774 0 0 0-5899 {}} {258 0 0 0-5923 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-5900) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1732 LOC {194 1.0 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-5889 {}} {130 0 0 0-4200 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5901 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5901) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1733 LOC {223 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-5901 {}} {259 0 1.564 0-5900 {}} {130 0 0 0-5889 {}} {258 0 1.564 0-5884 {}} {256 0 0 0-5830 {}} {130 0 0 0-4200 {}} {256 0 0 0-5733 {}} {258 0 0 0-5696 {}} {258 0 0 0-5672 {}} {256 0 0 0-5604 {}} {256 0 0 0-5515 {}} {258 0 0 0-5481 {}} {258 0 0 0-5457 {}} {256 0 0 0-5386 {}} {256 0 0 0-5281 {}} {258 0 0 0-5244 {}} {258 0 0 0-5220 {}} {256 0 0 0-5152 {}} {256 0 0 0-5063 {}} {258 0 0 0-5029 {}} {258 0 0 0-5005 {}} {256 0 0 0-4934 {}} {256 0 0 0-4837 {}} {258 0 0 0-4800 {}} {258 0 0 0-4776 {}} {256 0 0 0-4708 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}} {774 0 0 0-5925 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {774 0 0 0-4800 {}} {774 0 1.564 0-4837 {}} {774 0 1.564 0-4934 {}} {774 0 0 0-5005 {}} {774 0 0 0-5029 {}} {774 0 1.564 0-5063 {}} {774 0 1.564 0-5152 {}} {774 0 0 0-5220 {}} {774 0 0 0-5244 {}} {774 0 1.564 0-5281 {}} {774 0 1.564 0-5386 {}} {774 0 0 0-5457 {}} {774 0 0 0-5481 {}} {774 0 1.564 0-5515 {}} {774 0 1.564 0-5604 {}} {774 0 0 0-5672 {}} {774 0 0 0-5696 {}} {774 0 1.564 0-5733 {}} {774 0 1.564 0-5830 {}} {774 0 0 0-5901 {}} {258 0 0 0-5925 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-5902) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1734 LOC {194 1.0 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-5889 {}} {130 0 0 0-4200 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5903 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5903) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1735 LOC {223 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-5903 {}} {259 0 1.564 0-5902 {}} {130 0 0 0-5889 {}} {258 0 1.564 0-5884 {}} {256 0 0 0-5832 {}} {130 0 0 0-4200 {}} {256 0 0 0-5735 {}} {258 0 0 0-5698 {}} {258 0 0 0-5674 {}} {256 0 0 0-5606 {}} {256 0 0 0-5517 {}} {258 0 0 0-5483 {}} {258 0 0 0-5459 {}} {256 0 0 0-5388 {}} {256 0 0 0-5283 {}} {258 0 0 0-5246 {}} {258 0 0 0-5222 {}} {256 0 0 0-5154 {}} {256 0 0 0-5065 {}} {258 0 0 0-5031 {}} {258 0 0 0-5007 {}} {256 0 0 0-4936 {}} {256 0 0 0-4839 {}} {258 0 0 0-4802 {}} {258 0 0 0-4778 {}} {256 0 0 0-4710 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}} {774 0 0 0-5927 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {774 0 0 0-4802 {}} {774 0 1.564 0-4839 {}} {774 0 1.564 0-4936 {}} {774 0 0 0-5007 {}} {774 0 0 0-5031 {}} {774 0 1.564 0-5065 {}} {774 0 1.564 0-5154 {}} {774 0 0 0-5222 {}} {774 0 0 0-5246 {}} {774 0 1.564 0-5283 {}} {774 0 1.564 0-5388 {}} {774 0 0 0-5459 {}} {774 0 0 0-5483 {}} {774 0 1.564 0-5517 {}} {774 0 1.564 0-5606 {}} {774 0 0 0-5674 {}} {774 0 0 0-5698 {}} {774 0 1.564 0-5735 {}} {774 0 1.564 0-5832 {}} {774 0 0 0-5903 {}} {258 0 0 0-5927 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-5904) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#14.psp)(8-2)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1736 LOC {194 1.0 223 0.0 223 0.0 223 0.8291185999999999} PREDS {{146 0 0 0-5889 {}} {130 0 0 0-4200 {}} {258 0 0 0-5716 {}}} SUCCS {{259 0 1.564 0-5905 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5905) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1737 LOC {223 1.0 223 0.9415 223 1.0 224 0.006249937500000025 224 0.006249937500000025} PREDS {{774 0 0 0-5905 {}} {259 0 1.564 0-5904 {}} {130 0 0 0-5889 {}} {258 0 1.564 0-5884 {}} {256 0 0 0-5834 {}} {130 0 0 0-4200 {}} {256 0 0 0-5737 {}} {258 0 0 0-5700 {}} {258 0 0 0-5676 {}} {256 0 0 0-5608 {}} {256 0 0 0-5519 {}} {258 0 0 0-5485 {}} {258 0 0 0-5461 {}} {256 0 0 0-5390 {}} {256 0 0 0-5285 {}} {258 0 0 0-5248 {}} {258 0 0 0-5224 {}} {256 0 0 0-5156 {}} {256 0 0 0-5067 {}} {258 0 0 0-5033 {}} {258 0 0 0-5009 {}} {256 0 0 0-4938 {}} {256 0 0 0-4841 {}} {258 0 0 0-4804 {}} {258 0 0 0-4780 {}} {256 0 0 0-4712 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}} {774 0 0 0-5929 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {774 0 0 0-4804 {}} {774 0 1.564 0-4841 {}} {774 0 1.564 0-4938 {}} {774 0 0 0-5009 {}} {774 0 0 0-5033 {}} {774 0 1.564 0-5067 {}} {774 0 1.564 0-5156 {}} {774 0 0 0-5224 {}} {774 0 0 0-5248 {}} {774 0 1.564 0-5285 {}} {774 0 1.564 0-5390 {}} {774 0 0 0-5461 {}} {774 0 0 0-5485 {}} {774 0 1.564 0-5519 {}} {774 0 1.564 0-5608 {}} {774 0 0 0-5676 {}} {774 0 0 0-5700 {}} {774 0 1.564 0-5737 {}} {774 0 1.564 0-5834 {}} {774 0 0 0-5905 {}} {258 0 0 0-5929 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-5906) {AREA_SCORE {} NAME COMP_LOOP-7:factor2:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1738 LOC {210 0.006406225 210 0.9516125999999999 210 0.9516125999999999 211 0.5525751} PREDS {{258 0 0 0-5879 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5907 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5907) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-7:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1739 LOC {210 0.006406225 210 0.9516125999999999 210 0.9516125999999999 210 0.9999999573717948 211 0.6009624573717949} PREDS {{259 0 0 0-5906 {}} {130 0 0 0-4200 {}} {258 0 0 0-5784 {}}} SUCCS {{259 0 0 0-5908 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5908) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1740 LOC {210 0.054793625 211 0.6009625 211 0.6009625 211 0.6009625} PREDS {{259 0 0 0-5907 {}} {130 0 0 0-4200 {}} {128 0 0 0-5910 {}}} SUCCS {{258 0 0 0-5910 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5909) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1741 LOC {210 0.0 211 0.6009625 211 0.6009625 211 0.6009625} PREDS {{130 0 0 0-4200 {}} {128 0 0 0-5910 {}}} SUCCS {{259 0 0 0-5910 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5910) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-7:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1742 LOC {210 1.0 211 0.681 211 1.0 224 0.0064061875000001045 224 0.0064061875000001045} PREDS {{259 0 0 0-5909 {}} {258 0 0 0-5908 {}}} SUCCS {{128 0 0 0-5908 {}} {128 0 0 0-5909 {}} {259 0 0 0-5911 {}}} CYCLES {}}
set a(0-5911) {AREA_SCORE {} NAME COMP_LOOP-7:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1743 LOC {223 0.006406225 224 0.8291185999999999 224 0.8291185999999999 224 0.8291185999999999} PREDS {{259 0 0 0-5910 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 1.564 0-5915 {}} {258 0 1.564 0-5917 {}} {258 0 1.564 0-5919 {}} {258 0 1.564 0-5921 {}} {258 0 1.564 0-5923 {}} {258 0 1.564 0-5925 {}} {258 0 1.564 0-5927 {}} {258 0 1.564 0-5929 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5912) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(2-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1744 LOC {195 0.0524399 195 0.8291185999999999 195 0.8291185999999999 224 0.8291185999999999} PREDS {{258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5913 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5913) {AREA_SCORE {} NAME COMP_LOOP:switch#29 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1745 LOC {195 0.0524399 195 1.0 195 1.0 224 0.8291185999999999} PREDS {{259 0 0 0-5912 {}}} SUCCS {{146 0 0 0-5914 {}} {130 0 0 0-5915 {}} {146 0 0 0-5916 {}} {130 0 0 0-5917 {}} {146 0 0 0-5918 {}} {130 0 0 0-5919 {}} {146 0 0 0-5920 {}} {130 0 0 0-5921 {}} {146 0 0 0-5922 {}} {130 0 0 0-5923 {}} {146 0 0 0-5924 {}} {130 0 0 0-5925 {}} {146 0 0 0-5926 {}} {130 0 0 0-5927 {}} {146 0 0 0-5928 {}} {130 0 0 0-5929 {}}} CYCLES {}}
set a(0-5914) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1746 LOC {195 0.0524399 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-5913 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5915 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5915) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1747 LOC {224 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-5915 {}} {259 0 1.564 0-5914 {}} {130 0 0 0-5913 {}} {258 0 1.564 0-5911 {}} {258 0 0 0-5891 {}} {256 0 0 0-5820 {}} {130 0 0 0-4200 {}} {256 0 0 0-5723 {}} {258 0 0 0-5686 {}} {258 0 0 0-5662 {}} {256 0 0 0-5594 {}} {256 0 0 0-5505 {}} {258 0 0 0-5471 {}} {258 0 0 0-5447 {}} {256 0 0 0-5376 {}} {256 0 0 0-5271 {}} {258 0 0 0-5234 {}} {258 0 0 0-5210 {}} {256 0 0 0-5142 {}} {256 0 0 0-5053 {}} {258 0 0 0-5019 {}} {258 0 0 0-4995 {}} {256 0 0 0-4924 {}} {256 0 0 0-4827 {}} {258 0 0 0-4790 {}} {258 0 0 0-4766 {}} {256 0 0 0-4698 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}} {774 0 0 0-6105 {}} {772 0 0 0-6037 {}} {772 0 0 0-5948 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {774 0 0 0-4790 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4924 {}} {774 0 0 0-4995 {}} {774 0 0 0-5019 {}} {774 0 1.564 0-5053 {}} {774 0 1.564 0-5142 {}} {774 0 0 0-5210 {}} {774 0 0 0-5234 {}} {774 0 1.564 0-5271 {}} {774 0 1.564 0-5376 {}} {774 0 0 0-5447 {}} {774 0 0 0-5471 {}} {774 0 1.564 0-5505 {}} {774 0 1.564 0-5594 {}} {774 0 0 0-5662 {}} {774 0 0 0-5686 {}} {774 0 1.564 0-5723 {}} {774 0 1.564 0-5820 {}} {774 0 0 0-5891 {}} {774 0 0 0-5915 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5948 {}} {258 0 1.564 0-6037 {}} {258 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-5916) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1748 LOC {195 0.0524399 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-5913 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5917 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5917) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1749 LOC {224 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-5917 {}} {259 0 1.564 0-5916 {}} {130 0 0 0-5913 {}} {258 0 1.564 0-5911 {}} {258 0 0 0-5893 {}} {256 0 0 0-5822 {}} {130 0 0 0-4200 {}} {256 0 0 0-5725 {}} {258 0 0 0-5688 {}} {258 0 0 0-5664 {}} {256 0 0 0-5596 {}} {256 0 0 0-5507 {}} {258 0 0 0-5473 {}} {258 0 0 0-5449 {}} {256 0 0 0-5378 {}} {256 0 0 0-5273 {}} {258 0 0 0-5236 {}} {258 0 0 0-5212 {}} {256 0 0 0-5144 {}} {256 0 0 0-5055 {}} {258 0 0 0-5021 {}} {258 0 0 0-4997 {}} {256 0 0 0-4926 {}} {256 0 0 0-4829 {}} {258 0 0 0-4792 {}} {258 0 0 0-4768 {}} {256 0 0 0-4700 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}} {774 0 0 0-6107 {}} {772 0 0 0-6039 {}} {772 0 0 0-5950 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {774 0 0 0-4792 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4926 {}} {774 0 0 0-4997 {}} {774 0 0 0-5021 {}} {774 0 1.564 0-5055 {}} {774 0 1.564 0-5144 {}} {774 0 0 0-5212 {}} {774 0 0 0-5236 {}} {774 0 1.564 0-5273 {}} {774 0 1.564 0-5378 {}} {774 0 0 0-5449 {}} {774 0 0 0-5473 {}} {774 0 1.564 0-5507 {}} {774 0 1.564 0-5596 {}} {774 0 0 0-5664 {}} {774 0 0 0-5688 {}} {774 0 1.564 0-5725 {}} {774 0 1.564 0-5822 {}} {774 0 0 0-5893 {}} {774 0 0 0-5917 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5950 {}} {258 0 1.564 0-6039 {}} {258 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-5918) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1750 LOC {195 0.0524399 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-5913 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5919 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5919) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1751 LOC {224 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-5919 {}} {259 0 1.564 0-5918 {}} {130 0 0 0-5913 {}} {258 0 1.564 0-5911 {}} {258 0 0 0-5895 {}} {256 0 0 0-5824 {}} {130 0 0 0-4200 {}} {256 0 0 0-5727 {}} {258 0 0 0-5690 {}} {258 0 0 0-5666 {}} {256 0 0 0-5598 {}} {256 0 0 0-5509 {}} {258 0 0 0-5475 {}} {258 0 0 0-5451 {}} {256 0 0 0-5380 {}} {256 0 0 0-5275 {}} {258 0 0 0-5238 {}} {258 0 0 0-5214 {}} {256 0 0 0-5146 {}} {256 0 0 0-5057 {}} {258 0 0 0-5023 {}} {258 0 0 0-4999 {}} {256 0 0 0-4928 {}} {256 0 0 0-4831 {}} {258 0 0 0-4794 {}} {258 0 0 0-4770 {}} {256 0 0 0-4702 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}} {774 0 0 0-6109 {}} {772 0 0 0-6041 {}} {772 0 0 0-5952 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {774 0 0 0-4794 {}} {774 0 1.564 0-4831 {}} {774 0 1.564 0-4928 {}} {774 0 0 0-4999 {}} {774 0 0 0-5023 {}} {774 0 1.564 0-5057 {}} {774 0 1.564 0-5146 {}} {774 0 0 0-5214 {}} {774 0 0 0-5238 {}} {774 0 1.564 0-5275 {}} {774 0 1.564 0-5380 {}} {774 0 0 0-5451 {}} {774 0 0 0-5475 {}} {774 0 1.564 0-5509 {}} {774 0 1.564 0-5598 {}} {774 0 0 0-5666 {}} {774 0 0 0-5690 {}} {774 0 1.564 0-5727 {}} {774 0 1.564 0-5824 {}} {774 0 0 0-5895 {}} {774 0 0 0-5919 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5952 {}} {258 0 1.564 0-6041 {}} {258 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-5920) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1752 LOC {195 0.0524399 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-5913 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5921 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5921) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1753 LOC {224 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-5921 {}} {259 0 1.564 0-5920 {}} {130 0 0 0-5913 {}} {258 0 1.564 0-5911 {}} {258 0 0 0-5897 {}} {256 0 0 0-5826 {}} {130 0 0 0-4200 {}} {256 0 0 0-5729 {}} {258 0 0 0-5692 {}} {258 0 0 0-5668 {}} {256 0 0 0-5600 {}} {256 0 0 0-5511 {}} {258 0 0 0-5477 {}} {258 0 0 0-5453 {}} {256 0 0 0-5382 {}} {256 0 0 0-5277 {}} {258 0 0 0-5240 {}} {258 0 0 0-5216 {}} {256 0 0 0-5148 {}} {256 0 0 0-5059 {}} {258 0 0 0-5025 {}} {258 0 0 0-5001 {}} {256 0 0 0-4930 {}} {256 0 0 0-4833 {}} {258 0 0 0-4796 {}} {258 0 0 0-4772 {}} {256 0 0 0-4704 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}} {774 0 0 0-6111 {}} {772 0 0 0-6043 {}} {772 0 0 0-5954 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {774 0 0 0-4796 {}} {774 0 1.564 0-4833 {}} {774 0 1.564 0-4930 {}} {774 0 0 0-5001 {}} {774 0 0 0-5025 {}} {774 0 1.564 0-5059 {}} {774 0 1.564 0-5148 {}} {774 0 0 0-5216 {}} {774 0 0 0-5240 {}} {774 0 1.564 0-5277 {}} {774 0 1.564 0-5382 {}} {774 0 0 0-5453 {}} {774 0 0 0-5477 {}} {774 0 1.564 0-5511 {}} {774 0 1.564 0-5600 {}} {774 0 0 0-5668 {}} {774 0 0 0-5692 {}} {774 0 1.564 0-5729 {}} {774 0 1.564 0-5826 {}} {774 0 0 0-5897 {}} {774 0 0 0-5921 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5954 {}} {258 0 1.564 0-6043 {}} {258 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-5922) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1754 LOC {195 0.0524399 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-5913 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5923 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5923) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1755 LOC {224 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-5923 {}} {259 0 1.564 0-5922 {}} {130 0 0 0-5913 {}} {258 0 1.564 0-5911 {}} {258 0 0 0-5899 {}} {256 0 0 0-5828 {}} {130 0 0 0-4200 {}} {256 0 0 0-5731 {}} {258 0 0 0-5694 {}} {258 0 0 0-5670 {}} {256 0 0 0-5602 {}} {256 0 0 0-5513 {}} {258 0 0 0-5479 {}} {258 0 0 0-5455 {}} {256 0 0 0-5384 {}} {256 0 0 0-5279 {}} {258 0 0 0-5242 {}} {258 0 0 0-5218 {}} {256 0 0 0-5150 {}} {256 0 0 0-5061 {}} {258 0 0 0-5027 {}} {258 0 0 0-5003 {}} {256 0 0 0-4932 {}} {256 0 0 0-4835 {}} {258 0 0 0-4798 {}} {258 0 0 0-4774 {}} {256 0 0 0-4706 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}} {774 0 0 0-6113 {}} {772 0 0 0-6045 {}} {772 0 0 0-5956 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {774 0 0 0-4798 {}} {774 0 1.564 0-4835 {}} {774 0 1.564 0-4932 {}} {774 0 0 0-5003 {}} {774 0 0 0-5027 {}} {774 0 1.564 0-5061 {}} {774 0 1.564 0-5150 {}} {774 0 0 0-5218 {}} {774 0 0 0-5242 {}} {774 0 1.564 0-5279 {}} {774 0 1.564 0-5384 {}} {774 0 0 0-5455 {}} {774 0 0 0-5479 {}} {774 0 1.564 0-5513 {}} {774 0 1.564 0-5602 {}} {774 0 0 0-5670 {}} {774 0 0 0-5694 {}} {774 0 1.564 0-5731 {}} {774 0 1.564 0-5828 {}} {774 0 0 0-5899 {}} {774 0 0 0-5923 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5956 {}} {258 0 1.564 0-6045 {}} {258 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-5924) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1756 LOC {195 0.0524399 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-5913 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5925 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5925) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1757 LOC {224 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-5925 {}} {259 0 1.564 0-5924 {}} {130 0 0 0-5913 {}} {258 0 1.564 0-5911 {}} {258 0 0 0-5901 {}} {256 0 0 0-5830 {}} {130 0 0 0-4200 {}} {256 0 0 0-5733 {}} {258 0 0 0-5696 {}} {258 0 0 0-5672 {}} {256 0 0 0-5604 {}} {256 0 0 0-5515 {}} {258 0 0 0-5481 {}} {258 0 0 0-5457 {}} {256 0 0 0-5386 {}} {256 0 0 0-5281 {}} {258 0 0 0-5244 {}} {258 0 0 0-5220 {}} {256 0 0 0-5152 {}} {256 0 0 0-5063 {}} {258 0 0 0-5029 {}} {258 0 0 0-5005 {}} {256 0 0 0-4934 {}} {256 0 0 0-4837 {}} {258 0 0 0-4800 {}} {258 0 0 0-4776 {}} {256 0 0 0-4708 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}} {774 0 0 0-6115 {}} {772 0 0 0-6047 {}} {772 0 0 0-5958 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {774 0 0 0-4800 {}} {774 0 1.564 0-4837 {}} {774 0 1.564 0-4934 {}} {774 0 0 0-5005 {}} {774 0 0 0-5029 {}} {774 0 1.564 0-5063 {}} {774 0 1.564 0-5152 {}} {774 0 0 0-5220 {}} {774 0 0 0-5244 {}} {774 0 1.564 0-5281 {}} {774 0 1.564 0-5386 {}} {774 0 0 0-5457 {}} {774 0 0 0-5481 {}} {774 0 1.564 0-5515 {}} {774 0 1.564 0-5604 {}} {774 0 0 0-5672 {}} {774 0 0 0-5696 {}} {774 0 1.564 0-5733 {}} {774 0 1.564 0-5830 {}} {774 0 0 0-5901 {}} {774 0 0 0-5925 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5958 {}} {258 0 1.564 0-6047 {}} {258 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-5926) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1758 LOC {195 0.0524399 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-5913 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5927 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5927) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1759 LOC {224 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-5927 {}} {259 0 1.564 0-5926 {}} {130 0 0 0-5913 {}} {258 0 1.564 0-5911 {}} {258 0 0 0-5903 {}} {256 0 0 0-5832 {}} {130 0 0 0-4200 {}} {256 0 0 0-5735 {}} {258 0 0 0-5698 {}} {258 0 0 0-5674 {}} {256 0 0 0-5606 {}} {256 0 0 0-5517 {}} {258 0 0 0-5483 {}} {258 0 0 0-5459 {}} {256 0 0 0-5388 {}} {256 0 0 0-5283 {}} {258 0 0 0-5246 {}} {258 0 0 0-5222 {}} {256 0 0 0-5154 {}} {256 0 0 0-5065 {}} {258 0 0 0-5031 {}} {258 0 0 0-5007 {}} {256 0 0 0-4936 {}} {256 0 0 0-4839 {}} {258 0 0 0-4802 {}} {258 0 0 0-4778 {}} {256 0 0 0-4710 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}} {774 0 0 0-6117 {}} {772 0 0 0-6049 {}} {772 0 0 0-5960 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {774 0 0 0-4802 {}} {774 0 1.564 0-4839 {}} {774 0 1.564 0-4936 {}} {774 0 0 0-5007 {}} {774 0 0 0-5031 {}} {774 0 1.564 0-5065 {}} {774 0 1.564 0-5154 {}} {774 0 0 0-5222 {}} {774 0 0 0-5246 {}} {774 0 1.564 0-5283 {}} {774 0 1.564 0-5388 {}} {774 0 0 0-5459 {}} {774 0 0 0-5483 {}} {774 0 1.564 0-5517 {}} {774 0 1.564 0-5606 {}} {774 0 0 0-5674 {}} {774 0 0 0-5698 {}} {774 0 1.564 0-5735 {}} {774 0 1.564 0-5832 {}} {774 0 0 0-5903 {}} {774 0 0 0-5927 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5960 {}} {258 0 1.564 0-6049 {}} {258 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-5928) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#7)(9-3)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1760 LOC {195 0.0524399 224 0.0 224 0.0 224 0.8291185999999999} PREDS {{146 0 0 0-5913 {}} {258 0 0 0-5816 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 1.564 0-5929 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5929) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1761 LOC {224 1.0 224 0.9415 224 1.0 225 0.006249937500000025 225 0.006249937500000025} PREDS {{774 0 0 0-5929 {}} {259 0 1.564 0-5928 {}} {130 0 0 0-5913 {}} {258 0 1.564 0-5911 {}} {258 0 0 0-5905 {}} {256 0 0 0-5834 {}} {130 0 0 0-4200 {}} {256 0 0 0-5737 {}} {258 0 0 0-5700 {}} {258 0 0 0-5676 {}} {256 0 0 0-5608 {}} {256 0 0 0-5519 {}} {258 0 0 0-5485 {}} {258 0 0 0-5461 {}} {256 0 0 0-5390 {}} {256 0 0 0-5285 {}} {258 0 0 0-5248 {}} {258 0 0 0-5224 {}} {256 0 0 0-5156 {}} {256 0 0 0-5067 {}} {258 0 0 0-5033 {}} {258 0 0 0-5009 {}} {256 0 0 0-4938 {}} {256 0 0 0-4841 {}} {258 0 0 0-4804 {}} {258 0 0 0-4780 {}} {256 0 0 0-4712 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}} {774 0 0 0-6119 {}} {772 0 0 0-6051 {}} {772 0 0 0-5962 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {774 0 0 0-4804 {}} {774 0 1.564 0-4841 {}} {774 0 1.564 0-4938 {}} {774 0 0 0-5009 {}} {774 0 0 0-5033 {}} {774 0 1.564 0-5067 {}} {774 0 1.564 0-5156 {}} {774 0 0 0-5224 {}} {774 0 0 0-5248 {}} {774 0 1.564 0-5285 {}} {774 0 1.564 0-5390 {}} {774 0 0 0-5461 {}} {774 0 0 0-5485 {}} {774 0 1.564 0-5519 {}} {774 0 1.564 0-5608 {}} {774 0 0 0-5676 {}} {774 0 0 0-5700 {}} {774 0 1.564 0-5737 {}} {774 0 1.564 0-5834 {}} {774 0 0 0-5905 {}} {774 0 0 0-5929 {}} {130 0 0 0-5938 {}} {258 0 1.564 0-5962 {}} {258 0 1.564 0-6051 {}} {258 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-5930) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(9-4) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1762 LOC {194 1.0 195 0.965885425 195 0.965885425 226 0.965885425} PREDS {{130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5931 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5931) {AREA_SCORE {} NAME COMP_LOOP-8:not#3 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1763 LOC {194 1.0 195 0.965885425 195 0.965885425 226 0.965885425} PREDS {{259 0 0 0-5930 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5932 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5932) {AREA_SCORE {} NAME COMP_LOOP-8:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1764 LOC {194 1.0 195 0.965885425 195 0.965885425 226 0.965885425} PREDS {{259 0 0 0-5931 {}} {130 0 0 0-4200 {}}} SUCCS {{258 0 0 0-5935 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5933) {AREA_SCORE {} NAME COMP_LOOP:k:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1765 LOC {194 1.0 195 0.0 195 0.0 195 0.0 226 0.965885425} PREDS {{130 0 0 0-4200 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5934 {}} {130 0 0 0-5938 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5934) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#28 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1766 LOC {194 1.0 195 0.0 195 0.0 226 0.965885425} PREDS {{259 0 0 0-5933 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5935 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5935) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(7,0,6,0,7) QUANTITY 2 NAME COMP_LOOP:acc#15 TYPE ACCU DELAY {0.55 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1767 LOC {195 0.0 195 0.965885425 195 0.965885425 195 0.9999999458333333 226 0.9999999458333333} PREDS {{259 0 0 0-5934 {}} {258 0 0 0-5932 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5936 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5936) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#15)(6) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1768 LOC {195 0.034114575 195 1.0 195 1.0 226 1.0} PREDS {{259 0 0 0-5935 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5937 {}} {130 0 0 0-5938 {}}} CYCLES {}}
set a(0-5937) {AREA_SCORE {} NAME COMP_LOOP-8:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1769 LOC {195 0.034114575 225 1.0 225 1.0 226 1.0} PREDS {{259 0 0 0-5936 {}} {130 0 0 0-4200 {}}} SUCCS {{259 0 0 0-5938 {}}} CYCLES {}}
set a(0-5938) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1770 LOC {225 0.0062499999999999995 225 1.0 225 1.0 226 1.0} PREDS {{259 0 0 0-5937 {}} {130 0 0 0-5936 {}} {130 0 0 0-5935 {}} {130 0 0 0-5934 {}} {130 0 0 0-5933 {}} {130 0 0 0-5932 {}} {130 0 0 0-5931 {}} {130 0 0 0-5930 {}} {130 0 0 0-5929 {}} {130 0 0 0-5928 {}} {130 0 0 0-5927 {}} {130 0 0 0-5926 {}} {130 0 0 0-5925 {}} {130 0 0 0-5924 {}} {130 0 0 0-5923 {}} {130 0 0 0-5922 {}} {130 0 0 0-5921 {}} {130 0 0 0-5920 {}} {130 0 0 0-5919 {}} {130 0 0 0-5918 {}} {130 0 0 0-5917 {}} {130 0 0 0-5916 {}} {130 0 0 0-5915 {}} {130 0 0 0-5914 {}} {130 0 0 0-5912 {}} {130 0 0 0-5911 {}} {130 0 0 0-5909 {}} {130 0 0 0-5908 {}} {130 0 0 0-5907 {}} {130 0 0 0-5906 {}} {130 0 0 0-5905 {}} {130 0 0 0-5904 {}} {130 0 0 0-5903 {}} {130 0 0 0-5902 {}} {130 0 0 0-5901 {}} {130 0 0 0-5900 {}} {130 0 0 0-5899 {}} {130 0 0 0-5898 {}} {130 0 0 0-5897 {}} {130 0 0 0-5896 {}} {130 0 0 0-5895 {}} {130 0 0 0-5894 {}} {130 0 0 0-5893 {}} {130 0 0 0-5892 {}} {130 0 0 0-5891 {}} {130 0 0 0-5890 {}} {130 0 0 0-5888 {}} {130 0 0 0-5887 {}} {130 0 0 0-5886 {}} {130 0 0 0-5885 {}} {130 0 0 0-5884 {}} {130 0 0 0-5882 {}} {130 0 0 0-5881 {}} {130 0 0 0-5880 {}} {130 0 0 0-5879 {}} {130 0 0 0-5877 {}} {130 0 0 0-5876 {}} {130 0 0 0-5875 {}} {130 0 0 0-5874 {}} {130 0 0 0-5873 {}} {130 0 0 0-5872 {}} {130 0 0 0-5871 {}} {130 0 0 0-5870 {}} {130 0 0 0-5869 {}} {130 0 0 0-5868 {}} {130 0 0 0-5867 {}} {130 0 0 0-5866 {}} {130 0 0 0-5865 {}} {130 0 0 0-5864 {}} {130 0 0 0-5863 {}} {130 0 0 0-5862 {}} {130 0 0 0-5861 {}} {130 0 0 0-5860 {}} {130 0 0 0-5859 {}} {130 0 0 0-5858 {}} {130 0 0 0-5857 {}} {130 0 0 0-5856 {}} {130 0 0 0-5855 {}} {130 0 0 0-5854 {}} {130 0 0 0-5853 {}} {130 0 0 0-5852 {}} {130 0 0 0-5851 {}} {130 0 0 0-5850 {}} {130 0 0 0-5849 {}} {130 0 0 0-5848 {}} {130 0 0 0-5847 {}} {130 0 0 0-5846 {}} {130 0 0 0-5845 {}} {130 0 0 0-5844 {}} {130 0 0 0-5843 {}} {130 0 0 0-5842 {}} {130 0 0 0-5841 {}} {130 0 0 0-5840 {}} {130 0 0 0-5839 {}} {130 0 0 0-5838 {}} {130 0 0 0-5837 {}} {130 0 0 0-5836 {}} {130 0 0 0-5835 {}} {130 0 0 0-5834 {}} {130 0 0 0-5833 {}} {130 0 0 0-5832 {}} {130 0 0 0-5831 {}} {130 0 0 0-5830 {}} {130 0 0 0-5829 {}} {130 0 0 0-5828 {}} {130 0 0 0-5827 {}} {130 0 0 0-5826 {}} {130 0 0 0-5825 {}} {130 0 0 0-5824 {}} {130 0 0 0-5823 {}} {130 0 0 0-5822 {}} {130 0 0 0-5821 {}} {130 0 0 0-5820 {}} {130 0 0 0-5819 {}} {130 0 0 0-5817 {}} {130 0 0 0-5816 {}} {130 0 0 0-5815 {}} {130 0 0 0-5814 {}} {130 0 0 0-5813 {}} {130 0 0 0-5812 {}} {130 0 0 0-5811 {}} {130 0 0 0-5810 {}} {130 0 0 0-4200 {}}} SUCCS {{128 0 0 0-6005 {}} {128 0 0 0-6006 {}} {128 0 0 0-6007 {}} {64 0 0 0-4201 {}}} CYCLES {}}
set a(0-5939) {AREA_SCORE {} NAME COMP_LOOP:asn#132 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1771 LOC {0 1.0 1 0.0 1 0.0 1 0.0 225 0.7942528249999999} PREDS {} SUCCS {{259 0 0 0-5940 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5940) {AREA_SCORE {} NAME COMP_LOOP-8:slc(VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1772 LOC {0 1.0 1 0.0 1 0.0 225 0.7942528249999999} PREDS {{259 0 0 0-5939 {}}} SUCCS {{258 0 0 0-5944 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5941) {AREA_SCORE {} NAME COMP_LOOP:k:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1773 LOC {0 1.0 1 0.0 1 0.0 1 0.0 225 0.7942528249999999} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-5942 {}} {130 0 0 0-4201 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-5942) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#29 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1774 LOC {0 1.0 1 0.0 1 0.0 225 0.7942528249999999} PREDS {{259 0 0 0-5941 {}}} SUCCS {{259 0 0 0-5943 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5943) {AREA_SCORE {} NAME COMP_LOOP:conc#43 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1775 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 225 0.7942528249999999} PREDS {{259 0 0 0-5942 {}}} SUCCS {{259 0 0 0-5944 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5944) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 9 NAME COMP_LOOP-8:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1776 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 225 0.8291185477564101} PREDS {{259 0 0 0-5943 {}} {258 0 0 0-5940 {}}} SUCCS {{259 0 0 0-5945 {}} {258 0 0 0-5947 {}} {258 0 0 0-5949 {}} {258 0 0 0-5951 {}} {258 0 0 0-5953 {}} {258 0 0 0-5955 {}} {258 0 0 0-5957 {}} {258 0 0 0-5959 {}} {258 0 0 0-5961 {}} {258 0 0 0-5963 {}} {258 0 0 0-5964 {}} {258 0 0 0-5965 {}} {258 0 0 0-5967 {}} {258 0 0 0-5968 {}} {258 0 0 0-5969 {}} {258 0 0 0-5972 {}} {258 0 0 0-5973 {}} {258 0 0 0-5974 {}} {258 0 0 0-5977 {}} {258 0 0 0-5978 {}} {258 0 0 0-5979 {}} {258 0 0 0-5982 {}} {258 0 0 0-5983 {}} {258 0 0 0-5984 {}} {258 0 0 0-5987 {}} {258 0 0 0-5988 {}} {258 0 0 0-5989 {}} {258 0 0 0-5992 {}} {258 0 0 0-5993 {}} {258 0 0 0-5994 {}} {258 0 0 0-5997 {}} {258 0 0 0-5998 {}} {258 0 0 0-5999 {}} {130 0 0 0-4201 {}} {258 0 0 0-6102 {}} {258 0 0 0-6104 {}} {258 0 0 0-6106 {}} {258 0 0 0-6108 {}} {258 0 0 0-6110 {}} {258 0 0 0-6112 {}} {258 0 0 0-6114 {}} {258 0 0 0-6116 {}} {258 0 0 0-6118 {}}} CYCLES {}}
set a(0-5945) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1777 LOC {1 0.034865775 1 1.0 1 1.0 225 0.8291185999999999} PREDS {{259 0 0 0-5944 {}}} SUCCS {{259 0 0 0-5946 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5946) {AREA_SCORE {} NAME COMP_LOOP:switch#14 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1778 LOC {1 0.034865775 1 1.0 1 1.0 225 0.8291185999999999} PREDS {{259 0 0 0-5945 {}}} SUCCS {{146 0 0 0-5947 {}} {146 0 0 0-5948 {}} {146 0 0 0-5949 {}} {146 0 0 0-5950 {}} {146 0 0 0-5951 {}} {146 0 0 0-5952 {}} {146 0 0 0-5953 {}} {146 0 0 0-5954 {}} {146 0 0 0-5955 {}} {146 0 0 0-5956 {}} {146 0 0 0-5957 {}} {146 0 0 0-5958 {}} {146 0 0 0-5959 {}} {146 0 0 0-5960 {}} {146 0 0 0-5961 {}} {146 0 0 0-5962 {}}} CYCLES {}}
set a(0-5947) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1779 LOC {1 0.034865775 225 0.8291185999999999 225 0.8291185999999999 225 0.8291185999999999} PREDS {{146 0 0 0-5946 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-5948 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5948) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1780 LOC {225 1.0 225 0.9415 225 1.0 226 0.09437493750000003 226 0.09437493750000003} PREDS {{259 0 1.564 0-5947 {}} {146 0 0 0-5946 {}} {258 0 1.564 0-5915 {}} {258 0 1.564 0-5891 {}} {258 0 1.564 0-5686 {}} {258 0 1.564 0-5662 {}} {258 0 1.564 0-5471 {}} {258 0 1.564 0-5447 {}} {258 0 1.564 0-5234 {}} {258 0 1.564 0-5210 {}} {258 0 1.564 0-5019 {}} {258 0 1.564 0-4995 {}} {258 0 1.564 0-4790 {}} {258 0 1.564 0-4766 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {772 0 0 0-4766 {}} {772 0 0 0-4790 {}} {772 0 0 0-4995 {}} {772 0 0 0-5019 {}} {772 0 0 0-5210 {}} {772 0 0 0-5234 {}} {772 0 0 0-5447 {}} {772 0 0 0-5471 {}} {772 0 0 0-5662 {}} {772 0 0 0-5686 {}} {772 0 0 0-5891 {}} {772 0 0 0-5915 {}} {258 0 0 0-6001 {}} {130 0 0 0-4201 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-5949) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1781 LOC {1 0.034865775 225 0.8291185999999999 225 0.8291185999999999 225 0.8291185999999999} PREDS {{146 0 0 0-5946 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-5950 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5950) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1782 LOC {225 1.0 225 0.9415 225 1.0 226 0.09437493750000003 226 0.09437493750000003} PREDS {{259 0 1.564 0-5949 {}} {146 0 0 0-5946 {}} {258 0 1.564 0-5917 {}} {258 0 1.564 0-5893 {}} {258 0 1.564 0-5688 {}} {258 0 1.564 0-5664 {}} {258 0 1.564 0-5473 {}} {258 0 1.564 0-5449 {}} {258 0 1.564 0-5236 {}} {258 0 1.564 0-5212 {}} {258 0 1.564 0-5021 {}} {258 0 1.564 0-4997 {}} {258 0 1.564 0-4792 {}} {258 0 1.564 0-4768 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {772 0 0 0-4768 {}} {772 0 0 0-4792 {}} {772 0 0 0-4997 {}} {772 0 0 0-5021 {}} {772 0 0 0-5212 {}} {772 0 0 0-5236 {}} {772 0 0 0-5449 {}} {772 0 0 0-5473 {}} {772 0 0 0-5664 {}} {772 0 0 0-5688 {}} {772 0 0 0-5893 {}} {772 0 0 0-5917 {}} {258 0 0 0-6001 {}} {130 0 0 0-4201 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-5951) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1783 LOC {1 0.034865775 225 0.8291185999999999 225 0.8291185999999999 225 0.8291185999999999} PREDS {{146 0 0 0-5946 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-5952 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5952) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1784 LOC {225 1.0 225 0.9415 225 1.0 226 0.09437493750000003 226 0.09437493750000003} PREDS {{259 0 1.564 0-5951 {}} {146 0 0 0-5946 {}} {258 0 1.564 0-5919 {}} {258 0 1.564 0-5895 {}} {258 0 1.564 0-5690 {}} {258 0 1.564 0-5666 {}} {258 0 1.564 0-5475 {}} {258 0 1.564 0-5451 {}} {258 0 1.564 0-5238 {}} {258 0 1.564 0-5214 {}} {258 0 1.564 0-5023 {}} {258 0 1.564 0-4999 {}} {258 0 1.564 0-4794 {}} {258 0 1.564 0-4770 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {772 0 0 0-4770 {}} {772 0 0 0-4794 {}} {772 0 0 0-4999 {}} {772 0 0 0-5023 {}} {772 0 0 0-5214 {}} {772 0 0 0-5238 {}} {772 0 0 0-5451 {}} {772 0 0 0-5475 {}} {772 0 0 0-5666 {}} {772 0 0 0-5690 {}} {772 0 0 0-5895 {}} {772 0 0 0-5919 {}} {258 0 0 0-6001 {}} {130 0 0 0-4201 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-5953) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1785 LOC {1 0.034865775 225 0.8291185999999999 225 0.8291185999999999 225 0.8291185999999999} PREDS {{146 0 0 0-5946 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-5954 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5954) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1786 LOC {225 1.0 225 0.9415 225 1.0 226 0.09437493750000003 226 0.09437493750000003} PREDS {{259 0 1.564 0-5953 {}} {146 0 0 0-5946 {}} {258 0 1.564 0-5921 {}} {258 0 1.564 0-5897 {}} {258 0 1.564 0-5692 {}} {258 0 1.564 0-5668 {}} {258 0 1.564 0-5477 {}} {258 0 1.564 0-5453 {}} {258 0 1.564 0-5240 {}} {258 0 1.564 0-5216 {}} {258 0 1.564 0-5025 {}} {258 0 1.564 0-5001 {}} {258 0 1.564 0-4796 {}} {258 0 1.564 0-4772 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {772 0 0 0-4772 {}} {772 0 0 0-4796 {}} {772 0 0 0-5001 {}} {772 0 0 0-5025 {}} {772 0 0 0-5216 {}} {772 0 0 0-5240 {}} {772 0 0 0-5453 {}} {772 0 0 0-5477 {}} {772 0 0 0-5668 {}} {772 0 0 0-5692 {}} {772 0 0 0-5897 {}} {772 0 0 0-5921 {}} {258 0 0 0-6001 {}} {130 0 0 0-4201 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-5955) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1787 LOC {1 0.034865775 225 0.8291185999999999 225 0.8291185999999999 225 0.8291185999999999} PREDS {{146 0 0 0-5946 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-5956 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5956) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1788 LOC {225 1.0 225 0.9415 225 1.0 226 0.09437493750000003 226 0.09437493750000003} PREDS {{259 0 1.564 0-5955 {}} {146 0 0 0-5946 {}} {258 0 1.564 0-5923 {}} {258 0 1.564 0-5899 {}} {258 0 1.564 0-5694 {}} {258 0 1.564 0-5670 {}} {258 0 1.564 0-5479 {}} {258 0 1.564 0-5455 {}} {258 0 1.564 0-5242 {}} {258 0 1.564 0-5218 {}} {258 0 1.564 0-5027 {}} {258 0 1.564 0-5003 {}} {258 0 1.564 0-4798 {}} {258 0 1.564 0-4774 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {772 0 0 0-4774 {}} {772 0 0 0-4798 {}} {772 0 0 0-5003 {}} {772 0 0 0-5027 {}} {772 0 0 0-5218 {}} {772 0 0 0-5242 {}} {772 0 0 0-5455 {}} {772 0 0 0-5479 {}} {772 0 0 0-5670 {}} {772 0 0 0-5694 {}} {772 0 0 0-5899 {}} {772 0 0 0-5923 {}} {258 0 0 0-6001 {}} {130 0 0 0-4201 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-5957) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1789 LOC {1 0.034865775 225 0.8291185999999999 225 0.8291185999999999 225 0.8291185999999999} PREDS {{146 0 0 0-5946 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-5958 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5958) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1790 LOC {225 1.0 225 0.9415 225 1.0 226 0.09437493750000003 226 0.09437493750000003} PREDS {{259 0 1.564 0-5957 {}} {146 0 0 0-5946 {}} {258 0 1.564 0-5925 {}} {258 0 1.564 0-5901 {}} {258 0 1.564 0-5696 {}} {258 0 1.564 0-5672 {}} {258 0 1.564 0-5481 {}} {258 0 1.564 0-5457 {}} {258 0 1.564 0-5244 {}} {258 0 1.564 0-5220 {}} {258 0 1.564 0-5029 {}} {258 0 1.564 0-5005 {}} {258 0 1.564 0-4800 {}} {258 0 1.564 0-4776 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {772 0 0 0-4776 {}} {772 0 0 0-4800 {}} {772 0 0 0-5005 {}} {772 0 0 0-5029 {}} {772 0 0 0-5220 {}} {772 0 0 0-5244 {}} {772 0 0 0-5457 {}} {772 0 0 0-5481 {}} {772 0 0 0-5672 {}} {772 0 0 0-5696 {}} {772 0 0 0-5901 {}} {772 0 0 0-5925 {}} {258 0 0 0-6001 {}} {130 0 0 0-4201 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-5959) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1791 LOC {1 0.034865775 225 0.8291185999999999 225 0.8291185999999999 225 0.8291185999999999} PREDS {{146 0 0 0-5946 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-5960 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5960) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1792 LOC {225 1.0 225 0.9415 225 1.0 226 0.09437493750000003 226 0.09437493750000003} PREDS {{259 0 1.564 0-5959 {}} {146 0 0 0-5946 {}} {258 0 1.564 0-5927 {}} {258 0 1.564 0-5903 {}} {258 0 1.564 0-5698 {}} {258 0 1.564 0-5674 {}} {258 0 1.564 0-5483 {}} {258 0 1.564 0-5459 {}} {258 0 1.564 0-5246 {}} {258 0 1.564 0-5222 {}} {258 0 1.564 0-5031 {}} {258 0 1.564 0-5007 {}} {258 0 1.564 0-4802 {}} {258 0 1.564 0-4778 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {772 0 0 0-4778 {}} {772 0 0 0-4802 {}} {772 0 0 0-5007 {}} {772 0 0 0-5031 {}} {772 0 0 0-5222 {}} {772 0 0 0-5246 {}} {772 0 0 0-5459 {}} {772 0 0 0-5483 {}} {772 0 0 0-5674 {}} {772 0 0 0-5698 {}} {772 0 0 0-5903 {}} {772 0 0 0-5927 {}} {258 0 0 0-6001 {}} {130 0 0 0-4201 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-5961) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1793 LOC {1 0.034865775 225 0.8291185999999999 225 0.8291185999999999 225 0.8291185999999999} PREDS {{146 0 0 0-5946 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-5962 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5962) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#14 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1794 LOC {225 1.0 225 0.9415 225 1.0 226 0.09437493750000003 226 0.09437493750000003} PREDS {{259 0 1.564 0-5961 {}} {146 0 0 0-5946 {}} {258 0 1.564 0-5929 {}} {258 0 1.564 0-5905 {}} {258 0 1.564 0-5700 {}} {258 0 1.564 0-5676 {}} {258 0 1.564 0-5485 {}} {258 0 1.564 0-5461 {}} {258 0 1.564 0-5248 {}} {258 0 1.564 0-5224 {}} {258 0 1.564 0-5033 {}} {258 0 1.564 0-5009 {}} {258 0 1.564 0-4804 {}} {258 0 1.564 0-4780 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {772 0 0 0-4780 {}} {772 0 0 0-4804 {}} {772 0 0 0-5009 {}} {772 0 0 0-5033 {}} {772 0 0 0-5224 {}} {772 0 0 0-5248 {}} {772 0 0 0-5461 {}} {772 0 0 0-5485 {}} {772 0 0 0-5676 {}} {772 0 0 0-5700 {}} {772 0 0 0-5905 {}} {772 0 0 0-5929 {}} {258 0 0 0-6001 {}} {130 0 0 0-4201 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-5963) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1795 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5966 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5964) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1796 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5966 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5965) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1797 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{259 0 0 0-5966 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5966) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#28 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1798 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{259 0 0 0-5965 {}} {258 0 0 0-5964 {}} {258 0 0 0-5963 {}}} SUCCS {{258 0 0 0-6001 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5967) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1799 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5971 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5968) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1800 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5970 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5969) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1801 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{259 0 0 0-5970 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5970) {AREA_SCORE {} NAME COMP_LOOP:nor#85 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1802 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{259 0 0 0-5969 {}} {258 0 0 0-5968 {}}} SUCCS {{259 0 0 0-5971 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5971) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#196 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1803 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{259 0 0 0-5970 {}} {258 0 0 0-5967 {}}} SUCCS {{258 0 0 0-6001 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5972) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1804 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5976 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5973) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1805 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5975 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5974) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1806 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{259 0 0 0-5975 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5975) {AREA_SCORE {} NAME COMP_LOOP:nor#86 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1807 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{259 0 0 0-5974 {}} {258 0 0 0-5973 {}}} SUCCS {{259 0 0 0-5976 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5976) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#197 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1808 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{259 0 0 0-5975 {}} {258 0 0 0-5972 {}}} SUCCS {{258 0 0 0-6001 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5977) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1809 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5981 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5978) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1810 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5981 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5979) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1811 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{259 0 0 0-5980 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5980) {AREA_SCORE {} NAME COMP_LOOP:not#118 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1812 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{259 0 0 0-5979 {}}} SUCCS {{259 0 0 0-5981 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5981) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#198 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1813 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{259 0 0 0-5980 {}} {258 0 0 0-5978 {}} {258 0 0 0-5977 {}}} SUCCS {{258 0 0 0-6001 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5982) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1814 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5986 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5983) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1815 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5985 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5984) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1816 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{259 0 0 0-5985 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5985) {AREA_SCORE {} NAME COMP_LOOP:nor#87 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1817 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{259 0 0 0-5984 {}} {258 0 0 0-5983 {}}} SUCCS {{259 0 0 0-5986 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5986) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#199 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1818 LOC {1 0.034865775 226 0.0 226 0.0 226 0.9511217999999999} PREDS {{259 0 0 0-5985 {}} {258 0 0 0-5982 {}}} SUCCS {{258 0 0 0-6001 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5987) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1819 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5991 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5988) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1820 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5991 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5989) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1821 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{259 0 0 0-5990 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5990) {AREA_SCORE {} NAME COMP_LOOP:not#119 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1822 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{259 0 0 0-5989 {}}} SUCCS {{259 0 0 0-5991 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5991) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#200 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1823 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{259 0 0 0-5990 {}} {258 0 0 0-5988 {}} {258 0 0 0-5987 {}}} SUCCS {{258 0 0 0-6001 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5992) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1824 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5996 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5993) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1825 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-5996 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5994) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1826 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{259 0 0 0-5995 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5995) {AREA_SCORE {} NAME COMP_LOOP:not#120 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1827 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{259 0 0 0-5994 {}}} SUCCS {{259 0 0 0-5996 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5996) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#201 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1828 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{259 0 0 0-5995 {}} {258 0 0 0-5993 {}} {258 0 0 0-5992 {}}} SUCCS {{258 0 0 0-6001 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5997) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1829 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-6000 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5998) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1830 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{258 0 0 0-6000 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-5999) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1831 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{258 0 0 0-5944 {}}} SUCCS {{259 0 0 0-6000 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-6000) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#202 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1832 LOC {1 0.034865775 1 1.0 1 1.0 226 0.9511217999999999} PREDS {{259 0 0 0-5999 {}} {258 0 0 0-5998 {}} {258 0 0 0-5997 {}}} SUCCS {{259 0 0 0-6001 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-6001) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#14 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1833 LOC {226 0.094375 226 0.9511217999999999 226 0.9511217999999999 226 0.999999942628205 226 0.999999942628205} PREDS {{259 0 0 0-6000 {}} {258 0 0 0-5996 {}} {258 0 0 0-5991 {}} {258 0 0 0-5986 {}} {258 0 0 0-5981 {}} {258 0 0 0-5976 {}} {258 0 0 0-5971 {}} {258 0 0 0-5966 {}} {258 0 0 0-5962 {}} {258 0 0 0-5960 {}} {258 0 0 0-5958 {}} {258 0 0 0-5956 {}} {258 0 0 0-5954 {}} {258 0 0 0-5952 {}} {258 0 0 0-5950 {}} {258 0 0 0-5948 {}} {258 0 0 0-4254 {}} {258 0 0 0-4253 {}} {258 0 0 0-4252 {}} {258 0 0 0-4251 {}} {258 0 0 0-4250 {}} {258 0 0 0-4249 {}} {258 0 0 0-4248 {}} {258 0 0 0-4247 {}}} SUCCS {{130 0 0 0-4201 {}} {258 0 0 0-6097 {}} {258 0 0 0-6121 {}}} CYCLES {}}
set a(0-6002) {AREA_SCORE {} NAME COMP_LOOP:k:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1834 LOC {0 1.0 226 0.0 226 0.0 226 0.0 226 1.0} PREDS {{774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-6003 {}} {130 0 0 0-4201 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-6003) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#30 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1835 LOC {0 1.0 226 0.0 226 0.0 226 1.0} PREDS {{259 0 0 0-6002 {}}} SUCCS {{259 0 0 0-6004 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-6004) {AREA_SCORE {} NAME COMP_LOOP-8:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1836 LOC {0 1.0 226 0.0 226 0.0 226 1.0} PREDS {{259 0 0 0-6003 {}}} SUCCS {{259 0 0 0-6005 {}} {130 0 0 0-4201 {}}} CYCLES {}}
set a(0-6005) {AREA_SCORE {} NAME COMP_LOOP:asn#133 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1837 LOC {225 0.0 226 0.0 226 0.0 226 0.0 226 1.0} PREDS {{259 0 0 0-6004 {}} {128 0 0 0-5938 {}} {772 0 0 0-4201 {}}} SUCCS {{258 0 0 0-4201 {}}} CYCLES {}}
set a(0-6006) {AREA_SCORE {} NAME COMP_LOOP-8:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1838 LOC {225 0.0 226 1.0 226 1.0 226 1.0 226 1.0} PREDS {{128 0 0 0-5938 {}} {772 0 0 0-6052 {}} {772 0 0 0-4201 {}}} SUCCS {{258 0 0 0-4201 {}}} CYCLES {}}
set a(0-6007) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-8:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1839 LOC {225 0.0 226 1.0 226 1.0 226 1.0 226 1.0} PREDS {{128 0 0 0-5938 {}} {772 0 0 0-4201 {}}} SUCCS {{259 0 0 0-4201 {}}} CYCLES {}}
set a(0-6008) {AREA_SCORE {} NAME modExp_dev#1:while:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1840 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-6026 {}}} SUCCS {{259 0 0 0-6009 {}} {256 0 0 0-6026 {}}} CYCLES {}}
set a(0-6009) {AREA_SCORE {} NAME COMP_LOOP-8:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1841 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-6008 {}}} SUCCS {{128 0 0 0-6019 {}} {128 0 0 0-6020 {}} {128 0 0 0-6026 {}}} CYCLES {}}
set a(0-6010) {AREA_SCORE {} NAME modExp_dev#1:while:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1842 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-6020 {}}} SUCCS {{258 0 0 0-6012 {}} {256 0 0 0-6020 {}}} CYCLES {}}
set a(0-6011) {AREA_SCORE {} NAME modExp_dev#1:while:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1843 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-6012 {}}} CYCLES {}}
set a(0-6012) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-8:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1844 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-6011 {}} {258 0 0 0-6010 {}}} SUCCS {{259 0 0 0-6013 {}}} CYCLES {}}
set a(0-6013) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.base TYPE {C-CORE PORT} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1845 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-6012 {}} {128 0 0 0-6015 {}}} SUCCS {{258 0 0 0-6015 {}}} CYCLES {}}
set a(0-6014) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.m TYPE {C-CORE PORT} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1846 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-6015 {}}} SUCCS {{259 0 0 0-6015 {}}} CYCLES {}}
set a(0-6015) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-8:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1847 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-6014 {}} {258 0 0 0-6013 {}}} SUCCS {{128 0 0 0-6013 {}} {128 0 0 0-6014 {}} {259 0 0 0-6016 {}}} CYCLES {}}
set a(0-6016) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.return TYPE {C-CORE PORT} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1848 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-6015 {}}} SUCCS {{258 0 0 0-6020 {}}} CYCLES {}}
set a(0-6017) {AREA_SCORE {} NAME modExp_dev#1:while:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1849 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-6019 {}}} SUCCS {{259 0 0 0-6018 {}} {256 0 0 0-6019 {}}} CYCLES {}}
set a(0-6018) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-8:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1850 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-6017 {}}} SUCCS {{259 0 0 0-6019 {}} {258 0 0 0-6021 {}}} CYCLES {}}
set a(0-6019) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1851 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-6019 {}} {259 0 0 0-6018 {}} {256 0 0 0-6017 {}} {128 0 0 0-6009 {}}} SUCCS {{774 0 0 0-6017 {}} {772 0 0 0-6019 {}}} CYCLES {}}
set a(0-6020) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1852 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-6020 {}} {258 0 0 0-6016 {}} {256 0 0 0-6010 {}} {128 0 0 0-6009 {}}} SUCCS {{774 0 0 0-6010 {}} {772 0 0 0-6020 {}}} CYCLES {}}
set a(0-6021) {AREA_SCORE {} NAME COMP_LOOP-8:operator><64,false>#1:not TYPE NOT PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1853 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-6018 {}}} SUCCS {{259 0 0 0-6022 {}}} CYCLES {}}
set a(0-6022) {AREA_SCORE {} NAME COMP_LOOP-8:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1854 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-6021 {}}} SUCCS {{259 0 0 0-6023 {}}} CYCLES {}}
set a(0-6023) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-8:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1855 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-6022 {}}} SUCCS {{259 0 0 0-6024 {}}} CYCLES {}}
set a(0-6024) {AREA_SCORE {} NAME COMP_LOOP-8:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1856 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-6023 {}}} SUCCS {{259 0 0 0-6025 {}}} CYCLES {}}
set a(0-6025) {AREA_SCORE {} NAME COMP_LOOP-8:modExp_dev#1:while:not TYPE NOT PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1857 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-6024 {}}} SUCCS {{259 0 0 0-6026 {}}} CYCLES {}}
set a(0-6026) {AREA_SCORE {} NAME modExp_dev#1:while:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4201 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1858 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-6026 {}} {259 0 0 0-6025 {}} {128 0 0 0-6009 {}} {256 0 0 0-6008 {}}} SUCCS {{774 0 0 0-6008 {}} {772 0 0 0-6026 {}}} CYCLES {}}
set a(0-4201) {CHI {0-6008 0-6009 0-6010 0-6011 0-6012 0-6013 0-6014 0-6015 0-6016 0-6017 0-6018 0-6019 0-6020 0-6021 0-6022 0-6023 0-6024 0-6025 0-6026} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {8775 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 8775 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 8775 NAME COMP_LOOP-8:modExp_dev#1:while TYPE LOOP DELAY {175520.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1859 LOC {226 1.0 226 1.0 226 1.0 226 1.0} PREDS {{259 0 0 0-6007 {}} {258 0 0 0-6006 {}} {258 0 0 0-6005 {}} {130 0 0 0-6004 {}} {130 0 0 0-6003 {}} {130 0 0 0-6002 {}} {130 0 0 0-6001 {}} {130 0 0 0-6000 {}} {130 0 0 0-5999 {}} {130 0 0 0-5998 {}} {130 0 0 0-5997 {}} {130 0 0 0-5996 {}} {130 0 0 0-5995 {}} {130 0 0 0-5994 {}} {130 0 0 0-5993 {}} {130 0 0 0-5992 {}} {130 0 0 0-5991 {}} {130 0 0 0-5990 {}} {130 0 0 0-5989 {}} {130 0 0 0-5988 {}} {130 0 0 0-5987 {}} {130 0 0 0-5986 {}} {130 0 0 0-5985 {}} {130 0 0 0-5984 {}} {130 0 0 0-5983 {}} {130 0 0 0-5982 {}} {130 0 0 0-5981 {}} {130 0 0 0-5980 {}} {130 0 0 0-5979 {}} {130 0 0 0-5978 {}} {130 0 0 0-5977 {}} {130 0 0 0-5976 {}} {130 0 0 0-5975 {}} {130 0 0 0-5974 {}} {130 0 0 0-5973 {}} {130 0 0 0-5972 {}} {130 0 0 0-5971 {}} {130 0 0 0-5970 {}} {130 0 0 0-5969 {}} {130 0 0 0-5968 {}} {130 0 0 0-5967 {}} {130 0 0 0-5966 {}} {130 0 0 0-5965 {}} {130 0 0 0-5964 {}} {130 0 0 0-5963 {}} {130 0 0 0-5962 {}} {130 0 0 0-5961 {}} {130 0 0 0-5960 {}} {130 0 0 0-5959 {}} {130 0 0 0-5958 {}} {130 0 0 0-5957 {}} {130 0 0 0-5956 {}} {130 0 0 0-5955 {}} {130 0 0 0-5954 {}} {130 0 0 0-5953 {}} {130 0 0 0-5952 {}} {130 0 0 0-5951 {}} {130 0 0 0-5950 {}} {130 0 0 0-5949 {}} {130 0 0 0-5948 {}} {130 0 0 0-5947 {}} {130 0 0 0-5945 {}} {130 0 0 0-5944 {}} {130 0 0 0-5943 {}} {130 0 0 0-5942 {}} {130 0 0 0-5941 {}} {130 0 0 0-5940 {}} {130 0 0 0-5939 {}} {64 0 0 0-5938 {}} {64 0 0 0-4200 {}}} SUCCS {{772 0 0 0-6005 {}} {772 0 0 0-6006 {}} {772 0 0 0-6007 {}} {131 0 0 0-6027 {}} {130 0 0 0-6028 {}} {130 0 0 0-6029 {}} {130 0 0 0-6030 {}} {130 0 0 0-6031 {}} {130 0 0 0-6032 {}} {130 0 0 0-6033 {}} {130 0 0 0-6034 {}} {130 0 0 0-6036 {}} {130 0 0 0-6037 {}} {130 0 0 0-6038 {}} {130 0 0 0-6039 {}} {130 0 0 0-6040 {}} {130 0 0 0-6041 {}} {130 0 0 0-6042 {}} {130 0 0 0-6043 {}} {130 0 0 0-6044 {}} {130 0 0 0-6045 {}} {130 0 0 0-6046 {}} {130 0 0 0-6047 {}} {130 0 0 0-6048 {}} {130 0 0 0-6049 {}} {130 0 0 0-6050 {}} {130 0 0 0-6051 {}} {258 0 0 0-6052 {}} {130 0 0 0-6053 {}} {130 0 0 0-6054 {}} {130 0 0 0-6055 {}} {130 0 0 0-6056 {}} {130 0 0 0-6057 {}} {130 0 0 0-6058 {}} {130 0 0 0-6059 {}} {130 0 0 0-6060 {}} {130 0 0 0-6061 {}} {130 0 0 0-6062 {}} {130 0 0 0-6063 {}} {130 0 0 0-6064 {}} {130 0 0 0-6065 {}} {130 0 0 0-6066 {}} {130 0 0 0-6067 {}} {130 0 0 0-6068 {}} {130 0 0 0-6069 {}} {130 0 0 0-6070 {}} {130 0 0 0-6071 {}} {130 0 0 0-6072 {}} {130 0 0 0-6073 {}} {130 0 0 0-6074 {}} {130 0 0 0-6075 {}} {130 0 0 0-6076 {}} {130 0 0 0-6077 {}} {130 0 0 0-6078 {}} {130 0 0 0-6079 {}} {130 0 0 0-6080 {}} {130 0 0 0-6081 {}} {130 0 0 0-6082 {}} {130 0 0 0-6083 {}} {130 0 0 0-6084 {}} {130 0 0 0-6085 {}} {130 0 0 0-6086 {}} {130 0 0 0-6087 {}} {130 0 0 0-6088 {}} {130 0 0 0-6089 {}} {130 0 0 0-6090 {}} {130 0 0 0-6091 {}} {130 0 0 0-6092 {}} {130 0 0 0-6093 {}} {130 0 0 0-6094 {}} {130 0 0 0-6096 {}} {130 0 0 0-6097 {}} {130 0 0 0-6098 {}} {130 0 0 0-6099 {}} {130 0 0 0-6101 {}} {130 0 0 0-6102 {}} {130 0 0 0-6104 {}} {130 0 0 0-6105 {}} {130 0 0 0-6106 {}} {130 0 0 0-6107 {}} {130 0 0 0-6108 {}} {130 0 0 0-6109 {}} {130 0 0 0-6110 {}} {130 0 0 0-6111 {}} {130 0 0 0-6112 {}} {130 0 0 0-6113 {}} {130 0 0 0-6114 {}} {130 0 0 0-6115 {}} {130 0 0 0-6116 {}} {130 0 0 0-6117 {}} {130 0 0 0-6118 {}} {130 0 0 0-6119 {}} {130 0 0 0-6120 {}} {130 0 0 0-6121 {}} {130 0 0 0-6122 {}} {130 0 0 0-6123 {}} {130 0 0 0-6125 {}} {130 0 0 0-6126 {}} {130 0 0 0-6128 {}} {130 0 0 0-6129 {}} {130 0 0 0-6130 {}} {130 0 0 0-6131 {}} {130 0 0 0-6132 {}} {130 0 0 0-6133 {}} {130 0 0 0-6134 {}} {130 0 0 0-6135 {}} {130 0 0 0-6136 {}} {130 0 0 0-6137 {}} {130 0 0 0-6138 {}} {130 0 0 0-6139 {}} {130 0 0 0-6140 {}} {130 0 0 0-6141 {}} {130 0 0 0-6142 {}} {130 0 0 0-6143 {}} {130 0 0 0-6144 {}} {130 0 0 0-6145 {}} {130 0 0 0-6146 {}} {130 0 0 0-6147 {}} {130 0 0 0-6148 {}} {130 0 0 0-6149 {}} {130 0 0 0-6150 {}} {130 0 0 0-6151 {}} {130 0 0 0-6152 {}} {130 0 0 0-6153 {}} {130 0 0 0-6154 {}} {130 0 0 0-6155 {}}} CYCLES {}}
set a(0-6027) {AREA_SCORE {} NAME COMP_LOOP:asn#134 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1860 LOC {226 1.0 227 0.0 227 0.0 227 0.0 227 0.7766786999999999} PREDS {{131 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6028 {}}} CYCLES {}}
set a(0-6028) {AREA_SCORE {} NAME COMP_LOOP-8:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1861 LOC {226 1.0 227 0.0 227 0.0 227 0.7766786999999999} PREDS {{259 0 0 0-6027 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6032 {}}} CYCLES {}}
set a(0-6029) {AREA_SCORE {} NAME COMP_LOOP:k:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1862 LOC {226 1.0 227 0.0 227 0.0 227 0.0 227 0.7766786999999999} PREDS {{130 0 0 0-4201 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-6030 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-6030) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#31 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1863 LOC {226 1.0 227 0.0 227 0.0 227 0.7766786999999999} PREDS {{259 0 0 0-6029 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6031 {}}} CYCLES {}}
set a(0-6031) {AREA_SCORE {} NAME COMP_LOOP:conc#45 TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1864 LOC {226 1.0 227 0.7766786999999999 227 0.7766786999999999 227 0.7766786999999999} PREDS {{259 0 0 0-6030 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6032 {}}} CYCLES {}}
set a(0-6032) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 8 NAME COMP_LOOP-8:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1865 LOC {227 0.0 227 0.7766786999999999 227 0.7766786999999999 227 0.8291185413461538 227 0.8291185413461538} PREDS {{259 0 0 0-6031 {}} {258 0 0 0-6028 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6033 {}}} CYCLES {}}
set a(0-6033) {AREA_SCORE {} NAME COMP_LOOP-8:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1866 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 227 0.8291185999999999} PREDS {{259 0 0 0-6032 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6034 {}} {258 0 0 0-6036 {}} {258 0 0 0-6038 {}} {258 0 0 0-6040 {}} {258 0 0 0-6042 {}} {258 0 0 0-6044 {}} {258 0 0 0-6046 {}} {258 0 0 0-6048 {}} {258 0 0 0-6050 {}} {258 0 0 0-6053 {}} {258 0 0 0-6054 {}} {258 0 0 0-6055 {}} {258 0 0 0-6057 {}} {258 0 0 0-6058 {}} {258 0 0 0-6059 {}} {258 0 0 0-6062 {}} {258 0 0 0-6063 {}} {258 0 0 0-6064 {}} {258 0 0 0-6067 {}} {258 0 0 0-6068 {}} {258 0 0 0-6069 {}} {258 0 0 0-6072 {}} {258 0 0 0-6073 {}} {258 0 0 0-6074 {}} {258 0 0 0-6077 {}} {258 0 0 0-6078 {}} {258 0 0 0-6079 {}} {258 0 0 0-6082 {}} {258 0 0 0-6083 {}} {258 0 0 0-6084 {}} {258 0 0 0-6087 {}} {258 0 0 0-6088 {}} {258 0 0 0-6089 {}} {258 0 0 0-6126 {}} {258 0 0 0-6128 {}} {258 0 0 0-6130 {}} {258 0 0 0-6132 {}} {258 0 0 0-6134 {}} {258 0 0 0-6136 {}} {258 0 0 0-6138 {}} {258 0 0 0-6140 {}} {258 0 0 0-6142 {}}} CYCLES {}}
set a(0-6034) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1867 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 227 0.8291185999999999} PREDS {{259 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6035 {}}} CYCLES {}}
set a(0-6035) {AREA_SCORE {} NAME COMP_LOOP:switch#15 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1868 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 227 0.8291185999999999} PREDS {{259 0 0 0-6034 {}}} SUCCS {{146 0 0 0-6036 {}} {146 0 0 0-6037 {}} {146 0 0 0-6038 {}} {146 0 0 0-6039 {}} {146 0 0 0-6040 {}} {146 0 0 0-6041 {}} {146 0 0 0-6042 {}} {146 0 0 0-6043 {}} {146 0 0 0-6044 {}} {146 0 0 0-6045 {}} {146 0 0 0-6046 {}} {146 0 0 0-6047 {}} {146 0 0 0-6048 {}} {146 0 0 0-6049 {}} {146 0 0 0-6050 {}} {146 0 0 0-6051 {}}} CYCLES {}}
set a(0-6036) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#2 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1869 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 227 0.8291185999999999} PREDS {{146 0 0 0-6035 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6037 {}}} CYCLES {}}
set a(0-6037) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1870 LOC {227 1.0 227 0.9415 227 1.0 228 0.09437493750000003 228 0.09437493750000003} PREDS {{259 0 1.564 0-6036 {}} {146 0 0 0-6035 {}} {130 0 0 0-4201 {}} {258 0 1.564 0-5915 {}} {258 0 1.564 0-5891 {}} {258 0 1.564 0-5686 {}} {258 0 1.564 0-5662 {}} {258 0 1.564 0-5471 {}} {258 0 1.564 0-5447 {}} {258 0 1.564 0-5234 {}} {258 0 1.564 0-5210 {}} {258 0 1.564 0-5019 {}} {258 0 1.564 0-4995 {}} {258 0 1.564 0-4790 {}} {258 0 1.564 0-4766 {}} {258 0 1.564 0-4575 {}} {258 0 1.564 0-4558 {}} {774 0 1.564 0-6129 {}} {774 0 1.564 0-6105 {}}} SUCCS {{772 0 0 0-4558 {}} {772 0 0 0-4575 {}} {772 0 0 0-4766 {}} {772 0 0 0-4790 {}} {772 0 0 0-4995 {}} {772 0 0 0-5019 {}} {772 0 0 0-5210 {}} {772 0 0 0-5234 {}} {772 0 0 0-5447 {}} {772 0 0 0-5471 {}} {772 0 0 0-5662 {}} {772 0 0 0-5686 {}} {772 0 0 0-5891 {}} {772 0 0 0-5915 {}} {258 0 0 0-6091 {}} {256 0 0 0-6105 {}} {256 0 0 0-6129 {}}} CYCLES {}}
set a(0-6038) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1871 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 227 0.8291185999999999} PREDS {{146 0 0 0-6035 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6039 {}}} CYCLES {}}
set a(0-6039) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1872 LOC {227 1.0 227 0.9415 227 1.0 228 0.09437493750000003 228 0.09437493750000003} PREDS {{259 0 1.564 0-6038 {}} {146 0 0 0-6035 {}} {130 0 0 0-4201 {}} {258 0 1.564 0-5917 {}} {258 0 1.564 0-5893 {}} {258 0 1.564 0-5688 {}} {258 0 1.564 0-5664 {}} {258 0 1.564 0-5473 {}} {258 0 1.564 0-5449 {}} {258 0 1.564 0-5236 {}} {258 0 1.564 0-5212 {}} {258 0 1.564 0-5021 {}} {258 0 1.564 0-4997 {}} {258 0 1.564 0-4792 {}} {258 0 1.564 0-4768 {}} {258 0 1.564 0-4577 {}} {258 0 1.564 0-4559 {}} {774 0 1.564 0-6131 {}} {774 0 1.564 0-6107 {}}} SUCCS {{772 0 0 0-4559 {}} {772 0 0 0-4577 {}} {772 0 0 0-4768 {}} {772 0 0 0-4792 {}} {772 0 0 0-4997 {}} {772 0 0 0-5021 {}} {772 0 0 0-5212 {}} {772 0 0 0-5236 {}} {772 0 0 0-5449 {}} {772 0 0 0-5473 {}} {772 0 0 0-5664 {}} {772 0 0 0-5688 {}} {772 0 0 0-5893 {}} {772 0 0 0-5917 {}} {258 0 0 0-6091 {}} {256 0 0 0-6107 {}} {256 0 0 0-6131 {}}} CYCLES {}}
set a(0-6040) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1873 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 227 0.8291185999999999} PREDS {{146 0 0 0-6035 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6041 {}}} CYCLES {}}
set a(0-6041) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1874 LOC {227 1.0 227 0.9415 227 1.0 228 0.09437493750000003 228 0.09437493750000003} PREDS {{259 0 1.564 0-6040 {}} {146 0 0 0-6035 {}} {130 0 0 0-4201 {}} {258 0 1.564 0-5919 {}} {258 0 1.564 0-5895 {}} {258 0 1.564 0-5690 {}} {258 0 1.564 0-5666 {}} {258 0 1.564 0-5475 {}} {258 0 1.564 0-5451 {}} {258 0 1.564 0-5238 {}} {258 0 1.564 0-5214 {}} {258 0 1.564 0-5023 {}} {258 0 1.564 0-4999 {}} {258 0 1.564 0-4794 {}} {258 0 1.564 0-4770 {}} {258 0 1.564 0-4579 {}} {258 0 1.564 0-4560 {}} {774 0 1.564 0-6133 {}} {774 0 1.564 0-6109 {}}} SUCCS {{772 0 0 0-4560 {}} {772 0 0 0-4579 {}} {772 0 0 0-4770 {}} {772 0 0 0-4794 {}} {772 0 0 0-4999 {}} {772 0 0 0-5023 {}} {772 0 0 0-5214 {}} {772 0 0 0-5238 {}} {772 0 0 0-5451 {}} {772 0 0 0-5475 {}} {772 0 0 0-5666 {}} {772 0 0 0-5690 {}} {772 0 0 0-5895 {}} {772 0 0 0-5919 {}} {258 0 0 0-6091 {}} {256 0 0 0-6109 {}} {256 0 0 0-6133 {}}} CYCLES {}}
set a(0-6042) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1875 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 227 0.8291185999999999} PREDS {{146 0 0 0-6035 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6043 {}}} CYCLES {}}
set a(0-6043) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1876 LOC {227 1.0 227 0.9415 227 1.0 228 0.09437493750000003 228 0.09437493750000003} PREDS {{259 0 1.564 0-6042 {}} {146 0 0 0-6035 {}} {130 0 0 0-4201 {}} {258 0 1.564 0-5921 {}} {258 0 1.564 0-5897 {}} {258 0 1.564 0-5692 {}} {258 0 1.564 0-5668 {}} {258 0 1.564 0-5477 {}} {258 0 1.564 0-5453 {}} {258 0 1.564 0-5240 {}} {258 0 1.564 0-5216 {}} {258 0 1.564 0-5025 {}} {258 0 1.564 0-5001 {}} {258 0 1.564 0-4796 {}} {258 0 1.564 0-4772 {}} {258 0 1.564 0-4581 {}} {258 0 1.564 0-4561 {}} {774 0 1.564 0-6135 {}} {774 0 1.564 0-6111 {}}} SUCCS {{772 0 0 0-4561 {}} {772 0 0 0-4581 {}} {772 0 0 0-4772 {}} {772 0 0 0-4796 {}} {772 0 0 0-5001 {}} {772 0 0 0-5025 {}} {772 0 0 0-5216 {}} {772 0 0 0-5240 {}} {772 0 0 0-5453 {}} {772 0 0 0-5477 {}} {772 0 0 0-5668 {}} {772 0 0 0-5692 {}} {772 0 0 0-5897 {}} {772 0 0 0-5921 {}} {258 0 0 0-6091 {}} {256 0 0 0-6111 {}} {256 0 0 0-6135 {}}} CYCLES {}}
set a(0-6044) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1877 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 227 0.8291185999999999} PREDS {{146 0 0 0-6035 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6045 {}}} CYCLES {}}
set a(0-6045) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(4).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1878 LOC {227 1.0 227 0.9415 227 1.0 228 0.09437493750000003 228 0.09437493750000003} PREDS {{259 0 1.564 0-6044 {}} {146 0 0 0-6035 {}} {130 0 0 0-4201 {}} {258 0 1.564 0-5923 {}} {258 0 1.564 0-5899 {}} {258 0 1.564 0-5694 {}} {258 0 1.564 0-5670 {}} {258 0 1.564 0-5479 {}} {258 0 1.564 0-5455 {}} {258 0 1.564 0-5242 {}} {258 0 1.564 0-5218 {}} {258 0 1.564 0-5027 {}} {258 0 1.564 0-5003 {}} {258 0 1.564 0-4798 {}} {258 0 1.564 0-4774 {}} {258 0 1.564 0-4583 {}} {258 0 1.564 0-4562 {}} {774 0 1.564 0-6137 {}} {774 0 1.564 0-6113 {}}} SUCCS {{772 0 0 0-4562 {}} {772 0 0 0-4583 {}} {772 0 0 0-4774 {}} {772 0 0 0-4798 {}} {772 0 0 0-5003 {}} {772 0 0 0-5027 {}} {772 0 0 0-5218 {}} {772 0 0 0-5242 {}} {772 0 0 0-5455 {}} {772 0 0 0-5479 {}} {772 0 0 0-5670 {}} {772 0 0 0-5694 {}} {772 0 0 0-5899 {}} {772 0 0 0-5923 {}} {258 0 0 0-6091 {}} {256 0 0 0-6113 {}} {256 0 0 0-6137 {}}} CYCLES {}}
set a(0-6046) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1879 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 227 0.8291185999999999} PREDS {{146 0 0 0-6035 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6047 {}}} CYCLES {}}
set a(0-6047) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(5).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1880 LOC {227 1.0 227 0.9415 227 1.0 228 0.09437493750000003 228 0.09437493750000003} PREDS {{259 0 1.564 0-6046 {}} {146 0 0 0-6035 {}} {130 0 0 0-4201 {}} {258 0 1.564 0-5925 {}} {258 0 1.564 0-5901 {}} {258 0 1.564 0-5696 {}} {258 0 1.564 0-5672 {}} {258 0 1.564 0-5481 {}} {258 0 1.564 0-5457 {}} {258 0 1.564 0-5244 {}} {258 0 1.564 0-5220 {}} {258 0 1.564 0-5029 {}} {258 0 1.564 0-5005 {}} {258 0 1.564 0-4800 {}} {258 0 1.564 0-4776 {}} {258 0 1.564 0-4585 {}} {258 0 1.564 0-4563 {}} {774 0 1.564 0-6139 {}} {774 0 1.564 0-6115 {}}} SUCCS {{772 0 0 0-4563 {}} {772 0 0 0-4585 {}} {772 0 0 0-4776 {}} {772 0 0 0-4800 {}} {772 0 0 0-5005 {}} {772 0 0 0-5029 {}} {772 0 0 0-5220 {}} {772 0 0 0-5244 {}} {772 0 0 0-5457 {}} {772 0 0 0-5481 {}} {772 0 0 0-5672 {}} {772 0 0 0-5696 {}} {772 0 0 0-5901 {}} {772 0 0 0-5925 {}} {258 0 0 0-6091 {}} {256 0 0 0-6115 {}} {256 0 0 0-6139 {}}} CYCLES {}}
set a(0-6048) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1881 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 227 0.8291185999999999} PREDS {{146 0 0 0-6035 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6049 {}}} CYCLES {}}
set a(0-6049) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(6).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1882 LOC {227 1.0 227 0.9415 227 1.0 228 0.09437493750000003 228 0.09437493750000003} PREDS {{259 0 1.564 0-6048 {}} {146 0 0 0-6035 {}} {130 0 0 0-4201 {}} {258 0 1.564 0-5927 {}} {258 0 1.564 0-5903 {}} {258 0 1.564 0-5698 {}} {258 0 1.564 0-5674 {}} {258 0 1.564 0-5483 {}} {258 0 1.564 0-5459 {}} {258 0 1.564 0-5246 {}} {258 0 1.564 0-5222 {}} {258 0 1.564 0-5031 {}} {258 0 1.564 0-5007 {}} {258 0 1.564 0-4802 {}} {258 0 1.564 0-4778 {}} {258 0 1.564 0-4587 {}} {258 0 1.564 0-4564 {}} {774 0 1.564 0-6141 {}} {774 0 1.564 0-6117 {}}} SUCCS {{772 0 0 0-4564 {}} {772 0 0 0-4587 {}} {772 0 0 0-4778 {}} {772 0 0 0-4802 {}} {772 0 0 0-5007 {}} {772 0 0 0-5031 {}} {772 0 0 0-5222 {}} {772 0 0 0-5246 {}} {772 0 0 0-5459 {}} {772 0 0 0-5483 {}} {772 0 0 0-5674 {}} {772 0 0 0-5698 {}} {772 0 0 0-5903 {}} {772 0 0 0-5927 {}} {258 0 0 0-6091 {}} {256 0 0 0-6117 {}} {256 0 0 0-6141 {}}} CYCLES {}}
set a(0-6050) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1883 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 227 0.8291185999999999} PREDS {{146 0 0 0-6035 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6051 {}}} CYCLES {}}
set a(0-6051) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(7).@)#15 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1884 LOC {227 1.0 227 0.9415 227 1.0 228 0.09437493750000003 228 0.09437493750000003} PREDS {{259 0 1.564 0-6050 {}} {146 0 0 0-6035 {}} {130 0 0 0-4201 {}} {258 0 1.564 0-5929 {}} {258 0 1.564 0-5905 {}} {258 0 1.564 0-5700 {}} {258 0 1.564 0-5676 {}} {258 0 1.564 0-5485 {}} {258 0 1.564 0-5461 {}} {258 0 1.564 0-5248 {}} {258 0 1.564 0-5224 {}} {258 0 1.564 0-5033 {}} {258 0 1.564 0-5009 {}} {258 0 1.564 0-4804 {}} {258 0 1.564 0-4780 {}} {258 0 1.564 0-4589 {}} {258 0 1.564 0-4565 {}} {774 0 1.564 0-6143 {}} {774 0 1.564 0-6119 {}}} SUCCS {{772 0 0 0-4565 {}} {772 0 0 0-4589 {}} {772 0 0 0-4780 {}} {772 0 0 0-4804 {}} {772 0 0 0-5009 {}} {772 0 0 0-5033 {}} {772 0 0 0-5224 {}} {772 0 0 0-5248 {}} {772 0 0 0-5461 {}} {772 0 0 0-5485 {}} {772 0 0 0-5676 {}} {772 0 0 0-5700 {}} {772 0 0 0-5905 {}} {772 0 0 0-5929 {}} {258 0 0 0-6091 {}} {256 0 0 0-6119 {}} {256 0 0 0-6143 {}}} CYCLES {}}
set a(0-6052) {AREA_SCORE {} NAME COMP_LOOP:asn#135 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1885 LOC {226 1.0 228 0.21615332499999998 228 0.21615332499999998 228 0.21615332499999998 228 0.21615332499999998} PREDS {{258 0 0 0-4201 {}}} SUCCS {{772 0 0 0-6006 {}} {258 0 0 0-6092 {}}} CYCLES {}}
set a(0-6053) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#4 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1886 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6056 {}}} CYCLES {}}
set a(0-6054) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#5 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1887 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6056 {}}} CYCLES {}}
set a(0-6055) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#6 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1888 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6056 {}}} CYCLES {}}
set a(0-6056) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#29 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1889 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{259 0 0 0-6055 {}} {258 0 0 0-6054 {}} {258 0 0 0-6053 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-6057) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#7 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1890 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6061 {}}} CYCLES {}}
set a(0-6058) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#8 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1891 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6060 {}}} CYCLES {}}
set a(0-6059) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1892 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6060 {}}} CYCLES {}}
set a(0-6060) {AREA_SCORE {} NAME COMP_LOOP:nor#88 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1893 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{259 0 0 0-6059 {}} {258 0 0 0-6058 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6061 {}}} CYCLES {}}
set a(0-6061) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#203 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1894 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{259 0 0 0-6060 {}} {258 0 0 0-6057 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-6062) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1895 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6066 {}}} CYCLES {}}
set a(0-6063) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1896 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6065 {}}} CYCLES {}}
set a(0-6064) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1897 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6065 {}}} CYCLES {}}
set a(0-6065) {AREA_SCORE {} NAME COMP_LOOP:nor#89 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1898 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{259 0 0 0-6064 {}} {258 0 0 0-6063 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6066 {}}} CYCLES {}}
set a(0-6066) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#204 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1899 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{259 0 0 0-6065 {}} {258 0 0 0-6062 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-6067) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1900 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6071 {}}} CYCLES {}}
set a(0-6068) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1901 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6071 {}}} CYCLES {}}
set a(0-6069) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1902 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6070 {}}} CYCLES {}}
set a(0-6070) {AREA_SCORE {} NAME COMP_LOOP:not#121 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1903 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{259 0 0 0-6069 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6071 {}}} CYCLES {}}
set a(0-6071) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#205 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1904 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{259 0 0 0-6070 {}} {258 0 0 0-6068 {}} {258 0 0 0-6067 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-6072) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#16 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1905 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6076 {}}} CYCLES {}}
set a(0-6073) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#17 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1906 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6075 {}}} CYCLES {}}
set a(0-6074) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#18 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1907 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6075 {}}} CYCLES {}}
set a(0-6075) {AREA_SCORE {} NAME COMP_LOOP:nor#90 TYPE NOR PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1908 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{259 0 0 0-6074 {}} {258 0 0 0-6073 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6076 {}}} CYCLES {}}
set a(0-6076) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#206 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1909 LOC {227 0.0524399 228 0.0 228 0.0 228 0.167275125} PREDS {{259 0 0 0-6075 {}} {258 0 0 0-6072 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-6077) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#19 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1910 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6081 {}}} CYCLES {}}
set a(0-6078) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#20 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1911 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6081 {}}} CYCLES {}}
set a(0-6079) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#21 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1912 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6080 {}}} CYCLES {}}
set a(0-6080) {AREA_SCORE {} NAME COMP_LOOP:not#122 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1913 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{259 0 0 0-6079 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6081 {}}} CYCLES {}}
set a(0-6081) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#207 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1914 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{259 0 0 0-6080 {}} {258 0 0 0-6078 {}} {258 0 0 0-6077 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-6082) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#22 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1915 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6086 {}}} CYCLES {}}
set a(0-6083) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#23 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1916 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6086 {}}} CYCLES {}}
set a(0-6084) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#24 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1917 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6085 {}}} CYCLES {}}
set a(0-6085) {AREA_SCORE {} NAME COMP_LOOP:not#123 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1918 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{259 0 0 0-6084 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6086 {}}} CYCLES {}}
set a(0-6086) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#208 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1919 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{259 0 0 0-6085 {}} {258 0 0 0-6083 {}} {258 0 0 0-6082 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6091 {}}} CYCLES {}}
set a(0-6087) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#25 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1920 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6090 {}}} CYCLES {}}
set a(0-6088) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#26 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1921 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6090 {}}} CYCLES {}}
set a(0-6089) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#27 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1922 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6090 {}}} CYCLES {}}
set a(0-6090) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#209 TYPE AND PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1923 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 228 0.167275125} PREDS {{259 0 0 0-6089 {}} {258 0 0 0-6088 {}} {258 0 0 0-6087 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6091 {}}} CYCLES {}}
set a(0-6091) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,8) QUANTITY 16 NAME COMP_LOOP:mux1h#15 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1924 LOC {228 0.094375 228 0.167275125 228 0.167275125 228 0.21615326762820514 228 0.21615326762820514} PREDS {{259 0 0 0-6090 {}} {258 0 0 0-6086 {}} {258 0 0 0-6081 {}} {258 0 0 0-6076 {}} {258 0 0 0-6071 {}} {258 0 0 0-6066 {}} {258 0 0 0-6061 {}} {258 0 0 0-6056 {}} {258 0 0 0-6051 {}} {258 0 0 0-6049 {}} {258 0 0 0-6047 {}} {258 0 0 0-6045 {}} {258 0 0 0-6043 {}} {258 0 0 0-6041 {}} {258 0 0 0-6039 {}} {258 0 0 0-6037 {}} {130 0 0 0-4201 {}} {258 0 0 0-4246 {}} {258 0 0 0-4245 {}} {258 0 0 0-4244 {}} {258 0 0 0-4243 {}} {258 0 0 0-4242 {}} {258 0 0 0-4241 {}} {258 0 0 0-4240 {}} {258 0 0 0-4239 {}}} SUCCS {{259 0 0 0-6092 {}}} CYCLES {}}
set a(0-6092) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-8:mul TYPE MUL DELAY {12.54 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1925 LOC {228 0.1432532 228 0.21615332499999998 228 0.21615332499999998 228 0.9999999388496399 228 0.9999999388496399} PREDS {{259 0 0 0-6091 {}} {258 0 0 0-6052 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6093 {}}} CYCLES {}}
set a(0-6093) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1926 LOC {229 0.0 229 0.6009625 229 0.6009625 229 0.6009625} PREDS {{259 0 0 0-6092 {}} {130 0 0 0-4201 {}} {128 0 0 0-6095 {}}} SUCCS {{258 0 0 0-6095 {}}} CYCLES {}}
set a(0-6094) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1927 LOC {229 0.0 229 0.6009625 229 0.6009625 229 0.6009625} PREDS {{130 0 0 0-4201 {}} {128 0 0 0-6095 {}}} SUCCS {{259 0 0 0-6095 {}}} CYCLES {}}
set a(0-6095) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-8:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1928 LOC {229 1.0 229 0.681 229 1.0 242 0.0064061875000001045 242 0.0064061875000001045} PREDS {{259 0 0 0-6094 {}} {258 0 0 0-6093 {}}} SUCCS {{128 0 0 0-6093 {}} {128 0 0 0-6094 {}} {259 0 0 0-6096 {}}} CYCLES {}}
set a(0-6096) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1929 LOC {242 0.006406225 242 0.5525751 242 0.5525751 242 0.5525751} PREDS {{259 0 0 0-6095 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6097 {}} {258 0 0 0-6120 {}}} CYCLES {}}
set a(0-6097) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-8:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1930 LOC {242 0.006406225 242 0.5525751 242 0.5525751 242 0.6009624573717949 242 0.6009624573717949} PREDS {{259 0 0 0-6096 {}} {130 0 0 0-4201 {}} {258 0 0 0-6001 {}}} SUCCS {{259 0 0 0-6098 {}}} CYCLES {}}
set a(0-6098) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1931 LOC {242 0.054793625 242 0.6009625 242 0.6009625 242 0.6009625} PREDS {{259 0 0 0-6097 {}} {130 0 0 0-4201 {}} {128 0 0 0-6100 {}}} SUCCS {{258 0 0 0-6100 {}}} CYCLES {}}
set a(0-6099) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1932 LOC {242 0.0 242 0.6009625 242 0.6009625 242 0.6009625} PREDS {{130 0 0 0-4201 {}} {128 0 0 0-6100 {}}} SUCCS {{259 0 0 0-6100 {}}} CYCLES {}}
set a(0-6100) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-8:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1933 LOC {242 1.0 242 0.681 242 1.0 255 0.0064061875000001045 255 0.0064061875000001045} PREDS {{259 0 0 0-6099 {}} {258 0 0 0-6098 {}}} SUCCS {{128 0 0 0-6098 {}} {128 0 0 0-6099 {}} {259 0 0 0-6101 {}}} CYCLES {}}
set a(0-6101) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1934 LOC {255 0.006406225 255 0.8291185999999999 255 0.8291185999999999 255 0.8291185999999999} PREDS {{259 0 0 0-6100 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 1.564 0-6105 {}} {258 0 1.564 0-6107 {}} {258 0 1.564 0-6109 {}} {258 0 1.564 0-6111 {}} {258 0 1.564 0-6113 {}} {258 0 1.564 0-6115 {}} {258 0 1.564 0-6117 {}} {258 0 1.564 0-6119 {}}} CYCLES {}}
set a(0-6102) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(2-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1935 LOC {226 1.0 226 1.0 226 1.0 255 0.8291185999999999} PREDS {{130 0 0 0-4201 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 0 0-6103 {}}} CYCLES {}}
set a(0-6103) {AREA_SCORE {} NAME COMP_LOOP:switch#30 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1936 LOC {226 1.0 226 1.0 226 1.0 255 0.8291185999999999} PREDS {{259 0 0 0-6102 {}}} SUCCS {{146 0 0 0-6104 {}} {130 0 0 0-6105 {}} {146 0 0 0-6106 {}} {130 0 0 0-6107 {}} {146 0 0 0-6108 {}} {130 0 0 0-6109 {}} {146 0 0 0-6110 {}} {130 0 0 0-6111 {}} {146 0 0 0-6112 {}} {130 0 0 0-6113 {}} {146 0 0 0-6114 {}} {130 0 0 0-6115 {}} {146 0 0 0-6116 {}} {130 0 0 0-6117 {}} {146 0 0 0-6118 {}} {130 0 0 0-6119 {}}} CYCLES {}}
set a(0-6104) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1937 LOC {226 1.0 255 0.0 255 0.0 255 0.8291185999999999} PREDS {{146 0 0 0-6103 {}} {130 0 0 0-4201 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-6105 {}}} CYCLES {}}
set a(0-6105) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1938 LOC {255 1.0 255 0.9415 255 1.0 256 0.006249937500000025 256 0.006249937500000025} PREDS {{774 0 0 0-6105 {}} {259 0 1.564 0-6104 {}} {130 0 0 0-6103 {}} {258 0 1.564 0-6101 {}} {256 0 0 0-6037 {}} {130 0 0 0-4201 {}} {256 0 0 0-5948 {}} {258 0 0 0-5915 {}} {258 0 0 0-5891 {}} {256 0 0 0-5820 {}} {256 0 0 0-5723 {}} {258 0 0 0-5686 {}} {258 0 0 0-5662 {}} {256 0 0 0-5594 {}} {256 0 0 0-5505 {}} {258 0 0 0-5471 {}} {258 0 0 0-5447 {}} {256 0 0 0-5376 {}} {256 0 0 0-5271 {}} {258 0 0 0-5234 {}} {258 0 0 0-5210 {}} {256 0 0 0-5142 {}} {256 0 0 0-5053 {}} {258 0 0 0-5019 {}} {258 0 0 0-4995 {}} {256 0 0 0-4924 {}} {256 0 0 0-4827 {}} {258 0 0 0-4790 {}} {258 0 0 0-4766 {}} {256 0 0 0-4698 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}} {774 0 0 0-6129 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {774 0 0 0-4790 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4924 {}} {774 0 0 0-4995 {}} {774 0 0 0-5019 {}} {774 0 1.564 0-5053 {}} {774 0 1.564 0-5142 {}} {774 0 0 0-5210 {}} {774 0 0 0-5234 {}} {774 0 1.564 0-5271 {}} {774 0 1.564 0-5376 {}} {774 0 0 0-5447 {}} {774 0 0 0-5471 {}} {774 0 1.564 0-5505 {}} {774 0 1.564 0-5594 {}} {774 0 0 0-5662 {}} {774 0 0 0-5686 {}} {774 0 1.564 0-5723 {}} {774 0 1.564 0-5820 {}} {774 0 0 0-5891 {}} {774 0 0 0-5915 {}} {774 0 1.564 0-5948 {}} {774 0 1.564 0-6037 {}} {774 0 0 0-6105 {}} {258 0 0 0-6129 {}}} CYCLES {}}
set a(0-6106) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1939 LOC {226 1.0 255 0.0 255 0.0 255 0.8291185999999999} PREDS {{146 0 0 0-6103 {}} {130 0 0 0-4201 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-6107 {}}} CYCLES {}}
set a(0-6107) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1940 LOC {255 1.0 255 0.9415 255 1.0 256 0.006249937500000025 256 0.006249937500000025} PREDS {{774 0 0 0-6107 {}} {259 0 1.564 0-6106 {}} {130 0 0 0-6103 {}} {258 0 1.564 0-6101 {}} {256 0 0 0-6039 {}} {130 0 0 0-4201 {}} {256 0 0 0-5950 {}} {258 0 0 0-5917 {}} {258 0 0 0-5893 {}} {256 0 0 0-5822 {}} {256 0 0 0-5725 {}} {258 0 0 0-5688 {}} {258 0 0 0-5664 {}} {256 0 0 0-5596 {}} {256 0 0 0-5507 {}} {258 0 0 0-5473 {}} {258 0 0 0-5449 {}} {256 0 0 0-5378 {}} {256 0 0 0-5273 {}} {258 0 0 0-5236 {}} {258 0 0 0-5212 {}} {256 0 0 0-5144 {}} {256 0 0 0-5055 {}} {258 0 0 0-5021 {}} {258 0 0 0-4997 {}} {256 0 0 0-4926 {}} {256 0 0 0-4829 {}} {258 0 0 0-4792 {}} {258 0 0 0-4768 {}} {256 0 0 0-4700 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}} {774 0 0 0-6131 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {774 0 0 0-4792 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4926 {}} {774 0 0 0-4997 {}} {774 0 0 0-5021 {}} {774 0 1.564 0-5055 {}} {774 0 1.564 0-5144 {}} {774 0 0 0-5212 {}} {774 0 0 0-5236 {}} {774 0 1.564 0-5273 {}} {774 0 1.564 0-5378 {}} {774 0 0 0-5449 {}} {774 0 0 0-5473 {}} {774 0 1.564 0-5507 {}} {774 0 1.564 0-5596 {}} {774 0 0 0-5664 {}} {774 0 0 0-5688 {}} {774 0 1.564 0-5725 {}} {774 0 1.564 0-5822 {}} {774 0 0 0-5893 {}} {774 0 0 0-5917 {}} {774 0 1.564 0-5950 {}} {774 0 1.564 0-6039 {}} {774 0 0 0-6107 {}} {258 0 0 0-6131 {}}} CYCLES {}}
set a(0-6108) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1941 LOC {226 1.0 255 0.0 255 0.0 255 0.8291185999999999} PREDS {{146 0 0 0-6103 {}} {130 0 0 0-4201 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-6109 {}}} CYCLES {}}
set a(0-6109) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1942 LOC {255 1.0 255 0.9415 255 1.0 256 0.006249937500000025 256 0.006249937500000025} PREDS {{774 0 0 0-6109 {}} {259 0 1.564 0-6108 {}} {130 0 0 0-6103 {}} {258 0 1.564 0-6101 {}} {256 0 0 0-6041 {}} {130 0 0 0-4201 {}} {256 0 0 0-5952 {}} {258 0 0 0-5919 {}} {258 0 0 0-5895 {}} {256 0 0 0-5824 {}} {256 0 0 0-5727 {}} {258 0 0 0-5690 {}} {258 0 0 0-5666 {}} {256 0 0 0-5598 {}} {256 0 0 0-5509 {}} {258 0 0 0-5475 {}} {258 0 0 0-5451 {}} {256 0 0 0-5380 {}} {256 0 0 0-5275 {}} {258 0 0 0-5238 {}} {258 0 0 0-5214 {}} {256 0 0 0-5146 {}} {256 0 0 0-5057 {}} {258 0 0 0-5023 {}} {258 0 0 0-4999 {}} {256 0 0 0-4928 {}} {256 0 0 0-4831 {}} {258 0 0 0-4794 {}} {258 0 0 0-4770 {}} {256 0 0 0-4702 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}} {774 0 0 0-6133 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {774 0 0 0-4794 {}} {774 0 1.564 0-4831 {}} {774 0 1.564 0-4928 {}} {774 0 0 0-4999 {}} {774 0 0 0-5023 {}} {774 0 1.564 0-5057 {}} {774 0 1.564 0-5146 {}} {774 0 0 0-5214 {}} {774 0 0 0-5238 {}} {774 0 1.564 0-5275 {}} {774 0 1.564 0-5380 {}} {774 0 0 0-5451 {}} {774 0 0 0-5475 {}} {774 0 1.564 0-5509 {}} {774 0 1.564 0-5598 {}} {774 0 0 0-5666 {}} {774 0 0 0-5690 {}} {774 0 1.564 0-5727 {}} {774 0 1.564 0-5824 {}} {774 0 0 0-5895 {}} {774 0 0 0-5919 {}} {774 0 1.564 0-5952 {}} {774 0 1.564 0-6041 {}} {774 0 0 0-6109 {}} {258 0 0 0-6133 {}}} CYCLES {}}
set a(0-6110) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1943 LOC {226 1.0 255 0.0 255 0.0 255 0.8291185999999999} PREDS {{146 0 0 0-6103 {}} {130 0 0 0-4201 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-6111 {}}} CYCLES {}}
set a(0-6111) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1944 LOC {255 1.0 255 0.9415 255 1.0 256 0.006249937500000025 256 0.006249937500000025} PREDS {{774 0 0 0-6111 {}} {259 0 1.564 0-6110 {}} {130 0 0 0-6103 {}} {258 0 1.564 0-6101 {}} {256 0 0 0-6043 {}} {130 0 0 0-4201 {}} {256 0 0 0-5954 {}} {258 0 0 0-5921 {}} {258 0 0 0-5897 {}} {256 0 0 0-5826 {}} {256 0 0 0-5729 {}} {258 0 0 0-5692 {}} {258 0 0 0-5668 {}} {256 0 0 0-5600 {}} {256 0 0 0-5511 {}} {258 0 0 0-5477 {}} {258 0 0 0-5453 {}} {256 0 0 0-5382 {}} {256 0 0 0-5277 {}} {258 0 0 0-5240 {}} {258 0 0 0-5216 {}} {256 0 0 0-5148 {}} {256 0 0 0-5059 {}} {258 0 0 0-5025 {}} {258 0 0 0-5001 {}} {256 0 0 0-4930 {}} {256 0 0 0-4833 {}} {258 0 0 0-4796 {}} {258 0 0 0-4772 {}} {256 0 0 0-4704 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}} {774 0 0 0-6135 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {774 0 0 0-4796 {}} {774 0 1.564 0-4833 {}} {774 0 1.564 0-4930 {}} {774 0 0 0-5001 {}} {774 0 0 0-5025 {}} {774 0 1.564 0-5059 {}} {774 0 1.564 0-5148 {}} {774 0 0 0-5216 {}} {774 0 0 0-5240 {}} {774 0 1.564 0-5277 {}} {774 0 1.564 0-5382 {}} {774 0 0 0-5453 {}} {774 0 0 0-5477 {}} {774 0 1.564 0-5511 {}} {774 0 1.564 0-5600 {}} {774 0 0 0-5668 {}} {774 0 0 0-5692 {}} {774 0 1.564 0-5729 {}} {774 0 1.564 0-5826 {}} {774 0 0 0-5897 {}} {774 0 0 0-5921 {}} {774 0 1.564 0-5954 {}} {774 0 1.564 0-6043 {}} {774 0 0 0-6111 {}} {258 0 0 0-6135 {}}} CYCLES {}}
set a(0-6112) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1945 LOC {226 1.0 255 0.0 255 0.0 255 0.8291185999999999} PREDS {{146 0 0 0-6103 {}} {130 0 0 0-4201 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-6113 {}}} CYCLES {}}
set a(0-6113) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1946 LOC {255 1.0 255 0.9415 255 1.0 256 0.006249937500000025 256 0.006249937500000025} PREDS {{774 0 0 0-6113 {}} {259 0 1.564 0-6112 {}} {130 0 0 0-6103 {}} {258 0 1.564 0-6101 {}} {256 0 0 0-6045 {}} {130 0 0 0-4201 {}} {256 0 0 0-5956 {}} {258 0 0 0-5923 {}} {258 0 0 0-5899 {}} {256 0 0 0-5828 {}} {256 0 0 0-5731 {}} {258 0 0 0-5694 {}} {258 0 0 0-5670 {}} {256 0 0 0-5602 {}} {256 0 0 0-5513 {}} {258 0 0 0-5479 {}} {258 0 0 0-5455 {}} {256 0 0 0-5384 {}} {256 0 0 0-5279 {}} {258 0 0 0-5242 {}} {258 0 0 0-5218 {}} {256 0 0 0-5150 {}} {256 0 0 0-5061 {}} {258 0 0 0-5027 {}} {258 0 0 0-5003 {}} {256 0 0 0-4932 {}} {256 0 0 0-4835 {}} {258 0 0 0-4798 {}} {258 0 0 0-4774 {}} {256 0 0 0-4706 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}} {774 0 0 0-6137 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {774 0 0 0-4798 {}} {774 0 1.564 0-4835 {}} {774 0 1.564 0-4932 {}} {774 0 0 0-5003 {}} {774 0 0 0-5027 {}} {774 0 1.564 0-5061 {}} {774 0 1.564 0-5150 {}} {774 0 0 0-5218 {}} {774 0 0 0-5242 {}} {774 0 1.564 0-5279 {}} {774 0 1.564 0-5384 {}} {774 0 0 0-5455 {}} {774 0 0 0-5479 {}} {774 0 1.564 0-5513 {}} {774 0 1.564 0-5602 {}} {774 0 0 0-5670 {}} {774 0 0 0-5694 {}} {774 0 1.564 0-5731 {}} {774 0 1.564 0-5828 {}} {774 0 0 0-5899 {}} {774 0 0 0-5923 {}} {774 0 1.564 0-5956 {}} {774 0 1.564 0-6045 {}} {774 0 0 0-6113 {}} {258 0 0 0-6137 {}}} CYCLES {}}
set a(0-6114) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1947 LOC {226 1.0 255 0.0 255 0.0 255 0.8291185999999999} PREDS {{146 0 0 0-6103 {}} {130 0 0 0-4201 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-6115 {}}} CYCLES {}}
set a(0-6115) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1948 LOC {255 1.0 255 0.9415 255 1.0 256 0.006249937500000025 256 0.006249937500000025} PREDS {{774 0 0 0-6115 {}} {259 0 1.564 0-6114 {}} {130 0 0 0-6103 {}} {258 0 1.564 0-6101 {}} {256 0 0 0-6047 {}} {130 0 0 0-4201 {}} {256 0 0 0-5958 {}} {258 0 0 0-5925 {}} {258 0 0 0-5901 {}} {256 0 0 0-5830 {}} {256 0 0 0-5733 {}} {258 0 0 0-5696 {}} {258 0 0 0-5672 {}} {256 0 0 0-5604 {}} {256 0 0 0-5515 {}} {258 0 0 0-5481 {}} {258 0 0 0-5457 {}} {256 0 0 0-5386 {}} {256 0 0 0-5281 {}} {258 0 0 0-5244 {}} {258 0 0 0-5220 {}} {256 0 0 0-5152 {}} {256 0 0 0-5063 {}} {258 0 0 0-5029 {}} {258 0 0 0-5005 {}} {256 0 0 0-4934 {}} {256 0 0 0-4837 {}} {258 0 0 0-4800 {}} {258 0 0 0-4776 {}} {256 0 0 0-4708 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}} {774 0 0 0-6139 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {774 0 0 0-4800 {}} {774 0 1.564 0-4837 {}} {774 0 1.564 0-4934 {}} {774 0 0 0-5005 {}} {774 0 0 0-5029 {}} {774 0 1.564 0-5063 {}} {774 0 1.564 0-5152 {}} {774 0 0 0-5220 {}} {774 0 0 0-5244 {}} {774 0 1.564 0-5281 {}} {774 0 1.564 0-5386 {}} {774 0 0 0-5457 {}} {774 0 0 0-5481 {}} {774 0 1.564 0-5515 {}} {774 0 1.564 0-5604 {}} {774 0 0 0-5672 {}} {774 0 0 0-5696 {}} {774 0 1.564 0-5733 {}} {774 0 1.564 0-5830 {}} {774 0 0 0-5901 {}} {774 0 0 0-5925 {}} {774 0 1.564 0-5958 {}} {774 0 1.564 0-6047 {}} {774 0 0 0-6115 {}} {258 0 0 0-6139 {}}} CYCLES {}}
set a(0-6116) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1949 LOC {226 1.0 255 0.0 255 0.0 255 0.8291185999999999} PREDS {{146 0 0 0-6103 {}} {130 0 0 0-4201 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-6117 {}}} CYCLES {}}
set a(0-6117) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1950 LOC {255 1.0 255 0.9415 255 1.0 256 0.006249937500000025 256 0.006249937500000025} PREDS {{774 0 0 0-6117 {}} {259 0 1.564 0-6116 {}} {130 0 0 0-6103 {}} {258 0 1.564 0-6101 {}} {256 0 0 0-6049 {}} {130 0 0 0-4201 {}} {256 0 0 0-5960 {}} {258 0 0 0-5927 {}} {258 0 0 0-5903 {}} {256 0 0 0-5832 {}} {256 0 0 0-5735 {}} {258 0 0 0-5698 {}} {258 0 0 0-5674 {}} {256 0 0 0-5606 {}} {256 0 0 0-5517 {}} {258 0 0 0-5483 {}} {258 0 0 0-5459 {}} {256 0 0 0-5388 {}} {256 0 0 0-5283 {}} {258 0 0 0-5246 {}} {258 0 0 0-5222 {}} {256 0 0 0-5154 {}} {256 0 0 0-5065 {}} {258 0 0 0-5031 {}} {258 0 0 0-5007 {}} {256 0 0 0-4936 {}} {256 0 0 0-4839 {}} {258 0 0 0-4802 {}} {258 0 0 0-4778 {}} {256 0 0 0-4710 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}} {774 0 0 0-6141 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {774 0 0 0-4802 {}} {774 0 1.564 0-4839 {}} {774 0 1.564 0-4936 {}} {774 0 0 0-5007 {}} {774 0 0 0-5031 {}} {774 0 1.564 0-5065 {}} {774 0 1.564 0-5154 {}} {774 0 0 0-5222 {}} {774 0 0 0-5246 {}} {774 0 1.564 0-5283 {}} {774 0 1.564 0-5388 {}} {774 0 0 0-5459 {}} {774 0 0 0-5483 {}} {774 0 1.564 0-5517 {}} {774 0 1.564 0-5606 {}} {774 0 0 0-5674 {}} {774 0 0 0-5698 {}} {774 0 1.564 0-5735 {}} {774 0 1.564 0-5832 {}} {774 0 0 0-5903 {}} {774 0 0 0-5927 {}} {774 0 1.564 0-5960 {}} {774 0 1.564 0-6049 {}} {774 0 0 0-6117 {}} {258 0 0 0-6141 {}}} CYCLES {}}
set a(0-6118) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-3)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1951 LOC {226 1.0 255 0.0 255 0.0 255 0.8291185999999999} PREDS {{146 0 0 0-6103 {}} {130 0 0 0-4201 {}} {258 0 0 0-5944 {}}} SUCCS {{259 0 1.564 0-6119 {}}} CYCLES {}}
set a(0-6119) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1952 LOC {255 1.0 255 0.9415 255 1.0 256 0.006249937500000025 256 0.006249937500000025} PREDS {{774 0 0 0-6119 {}} {259 0 1.564 0-6118 {}} {130 0 0 0-6103 {}} {258 0 1.564 0-6101 {}} {256 0 0 0-6051 {}} {130 0 0 0-4201 {}} {256 0 0 0-5962 {}} {258 0 0 0-5929 {}} {258 0 0 0-5905 {}} {256 0 0 0-5834 {}} {256 0 0 0-5737 {}} {258 0 0 0-5700 {}} {258 0 0 0-5676 {}} {256 0 0 0-5608 {}} {256 0 0 0-5519 {}} {258 0 0 0-5485 {}} {258 0 0 0-5461 {}} {256 0 0 0-5390 {}} {256 0 0 0-5285 {}} {258 0 0 0-5248 {}} {258 0 0 0-5224 {}} {256 0 0 0-5156 {}} {256 0 0 0-5067 {}} {258 0 0 0-5033 {}} {258 0 0 0-5009 {}} {256 0 0 0-4938 {}} {256 0 0 0-4841 {}} {258 0 0 0-4804 {}} {258 0 0 0-4780 {}} {256 0 0 0-4712 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}} {774 0 0 0-6143 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {774 0 0 0-4804 {}} {774 0 1.564 0-4841 {}} {774 0 1.564 0-4938 {}} {774 0 0 0-5009 {}} {774 0 0 0-5033 {}} {774 0 1.564 0-5067 {}} {774 0 1.564 0-5156 {}} {774 0 0 0-5224 {}} {774 0 0 0-5248 {}} {774 0 1.564 0-5285 {}} {774 0 1.564 0-5390 {}} {774 0 0 0-5461 {}} {774 0 0 0-5485 {}} {774 0 1.564 0-5519 {}} {774 0 1.564 0-5608 {}} {774 0 0 0-5676 {}} {774 0 0 0-5700 {}} {774 0 1.564 0-5737 {}} {774 0 1.564 0-5834 {}} {774 0 0 0-5905 {}} {774 0 0 0-5929 {}} {774 0 1.564 0-5962 {}} {774 0 1.564 0-6051 {}} {774 0 0 0-6119 {}} {258 0 0 0-6143 {}}} CYCLES {}}
set a(0-6120) {AREA_SCORE {} NAME COMP_LOOP-8:factor2:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1953 LOC {242 0.006406225 242 0.9516125999999999 242 0.9516125999999999 243 0.5525751} PREDS {{258 0 0 0-6096 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6121 {}}} CYCLES {}}
set a(0-6121) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 16 NAME COMP_LOOP-8:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1954 LOC {242 0.006406225 242 0.9516125999999999 242 0.9516125999999999 242 0.9999999573717948 243 0.6009624573717949} PREDS {{259 0 0 0-6120 {}} {130 0 0 0-4201 {}} {258 0 0 0-6001 {}}} SUCCS {{259 0 0 0-6122 {}}} CYCLES {}}
set a(0-6122) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1955 LOC {242 0.054793625 243 0.6009625 243 0.6009625 243 0.6009625} PREDS {{259 0 0 0-6121 {}} {130 0 0 0-4201 {}} {128 0 0 0-6124 {}}} SUCCS {{258 0 0 0-6124 {}}} CYCLES {}}
set a(0-6123) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1956 LOC {242 0.0 243 0.6009625 243 0.6009625 243 0.6009625} PREDS {{130 0 0 0-4201 {}} {128 0 0 0-6124 {}}} SUCCS {{259 0 0 0-6124 {}}} CYCLES {}}
set a(0-6124) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-8:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1957 LOC {242 1.0 243 0.681 243 1.0 256 0.0064061875000001045 256 0.0064061875000001045} PREDS {{259 0 0 0-6123 {}} {258 0 0 0-6122 {}}} SUCCS {{128 0 0 0-6122 {}} {128 0 0 0-6123 {}} {259 0 0 0-6125 {}}} CYCLES {}}
set a(0-6125) {AREA_SCORE {} NAME COMP_LOOP-8:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1958 LOC {255 0.006406225 256 0.8291185999999999 256 0.8291185999999999 256 0.8291185999999999} PREDS {{259 0 0 0-6124 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 1.564 0-6129 {}} {258 0 1.564 0-6131 {}} {258 0 1.564 0-6133 {}} {258 0 1.564 0-6135 {}} {258 0 1.564 0-6137 {}} {258 0 1.564 0-6139 {}} {258 0 1.564 0-6141 {}} {258 0 1.564 0-6143 {}}} CYCLES {}}
set a(0-6126) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(2-0)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1959 LOC {227 0.0524399 227 0.8291185999999999 227 0.8291185999999999 256 0.8291185999999999} PREDS {{258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6127 {}}} CYCLES {}}
set a(0-6127) {AREA_SCORE {} NAME COMP_LOOP:switch#31 TYPE SELECT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1960 LOC {227 0.0524399 227 1.0 227 1.0 256 0.8291185999999999} PREDS {{259 0 0 0-6126 {}}} SUCCS {{146 0 0 0-6128 {}} {130 0 0 0-6129 {}} {146 0 0 0-6130 {}} {130 0 0 0-6131 {}} {146 0 0 0-6132 {}} {130 0 0 0-6133 {}} {146 0 0 0-6134 {}} {130 0 0 0-6135 {}} {146 0 0 0-6136 {}} {130 0 0 0-6137 {}} {146 0 0 0-6138 {}} {130 0 0 0-6139 {}} {146 0 0 0-6140 {}} {130 0 0 0-6141 {}} {146 0 0 0-6142 {}} {130 0 0 0-6143 {}}} CYCLES {}}
set a(0-6128) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#9 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1961 LOC {227 0.0524399 256 0.0 256 0.0 256 0.8291185999999999} PREDS {{146 0 0 0-6127 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6129 {}}} CYCLES {}}
set a(0-6129) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1962 LOC {256 1.0 256 0.9415 256 1.0 257 0.006249937500000025 257 0.006249937500000025} PREDS {{774 0 0 0-6129 {}} {259 0 1.564 0-6128 {}} {130 0 0 0-6127 {}} {258 0 1.564 0-6125 {}} {258 0 0 0-6105 {}} {256 0 0 0-6037 {}} {130 0 0 0-4201 {}} {256 0 0 0-5948 {}} {258 0 0 0-5915 {}} {258 0 0 0-5891 {}} {256 0 0 0-5820 {}} {256 0 0 0-5723 {}} {258 0 0 0-5686 {}} {258 0 0 0-5662 {}} {256 0 0 0-5594 {}} {256 0 0 0-5505 {}} {258 0 0 0-5471 {}} {258 0 0 0-5447 {}} {256 0 0 0-5376 {}} {256 0 0 0-5271 {}} {258 0 0 0-5234 {}} {258 0 0 0-5210 {}} {256 0 0 0-5142 {}} {256 0 0 0-5053 {}} {258 0 0 0-5019 {}} {258 0 0 0-4995 {}} {256 0 0 0-4924 {}} {256 0 0 0-4827 {}} {258 0 0 0-4790 {}} {258 0 0 0-4766 {}} {256 0 0 0-4698 {}} {256 0 0 0-4609 {}} {258 0 0 0-4575 {}} {258 0 0 0-4558 {}} {256 0 0 0-4490 {}} {256 0 0 0-4377 {}}} SUCCS {{774 0 1.564 0-4377 {}} {774 0 1.564 0-4490 {}} {774 0 0 0-4558 {}} {774 0 0 0-4575 {}} {774 0 1.564 0-4609 {}} {774 0 1.564 0-4698 {}} {774 0 0 0-4766 {}} {774 0 0 0-4790 {}} {774 0 1.564 0-4827 {}} {774 0 1.564 0-4924 {}} {774 0 0 0-4995 {}} {774 0 0 0-5019 {}} {774 0 1.564 0-5053 {}} {774 0 1.564 0-5142 {}} {774 0 0 0-5210 {}} {774 0 0 0-5234 {}} {774 0 1.564 0-5271 {}} {774 0 1.564 0-5376 {}} {774 0 0 0-5447 {}} {774 0 0 0-5471 {}} {774 0 1.564 0-5505 {}} {774 0 1.564 0-5594 {}} {774 0 0 0-5662 {}} {774 0 0 0-5686 {}} {774 0 1.564 0-5723 {}} {774 0 1.564 0-5820 {}} {774 0 0 0-5891 {}} {774 0 0 0-5915 {}} {774 0 1.564 0-5948 {}} {774 0 1.564 0-6037 {}} {774 0 0 0-6105 {}} {774 0 0 0-6129 {}}} CYCLES {}}
set a(0-6130) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#10 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1963 LOC {227 0.0524399 256 0.0 256 0.0 256 0.8291185999999999} PREDS {{146 0 0 0-6127 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6131 {}}} CYCLES {}}
set a(0-6131) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1964 LOC {256 1.0 256 0.9415 256 1.0 257 0.006249937500000025 257 0.006249937500000025} PREDS {{774 0 0 0-6131 {}} {259 0 1.564 0-6130 {}} {130 0 0 0-6127 {}} {258 0 1.564 0-6125 {}} {258 0 0 0-6107 {}} {256 0 0 0-6039 {}} {130 0 0 0-4201 {}} {256 0 0 0-5950 {}} {258 0 0 0-5917 {}} {258 0 0 0-5893 {}} {256 0 0 0-5822 {}} {256 0 0 0-5725 {}} {258 0 0 0-5688 {}} {258 0 0 0-5664 {}} {256 0 0 0-5596 {}} {256 0 0 0-5507 {}} {258 0 0 0-5473 {}} {258 0 0 0-5449 {}} {256 0 0 0-5378 {}} {256 0 0 0-5273 {}} {258 0 0 0-5236 {}} {258 0 0 0-5212 {}} {256 0 0 0-5144 {}} {256 0 0 0-5055 {}} {258 0 0 0-5021 {}} {258 0 0 0-4997 {}} {256 0 0 0-4926 {}} {256 0 0 0-4829 {}} {258 0 0 0-4792 {}} {258 0 0 0-4768 {}} {256 0 0 0-4700 {}} {256 0 0 0-4611 {}} {258 0 0 0-4577 {}} {258 0 0 0-4559 {}} {256 0 0 0-4492 {}} {256 0 0 0-4378 {}}} SUCCS {{774 0 1.564 0-4378 {}} {774 0 1.564 0-4492 {}} {774 0 0 0-4559 {}} {774 0 0 0-4577 {}} {774 0 1.564 0-4611 {}} {774 0 1.564 0-4700 {}} {774 0 0 0-4768 {}} {774 0 0 0-4792 {}} {774 0 1.564 0-4829 {}} {774 0 1.564 0-4926 {}} {774 0 0 0-4997 {}} {774 0 0 0-5021 {}} {774 0 1.564 0-5055 {}} {774 0 1.564 0-5144 {}} {774 0 0 0-5212 {}} {774 0 0 0-5236 {}} {774 0 1.564 0-5273 {}} {774 0 1.564 0-5378 {}} {774 0 0 0-5449 {}} {774 0 0 0-5473 {}} {774 0 1.564 0-5507 {}} {774 0 1.564 0-5596 {}} {774 0 0 0-5664 {}} {774 0 0 0-5688 {}} {774 0 1.564 0-5725 {}} {774 0 1.564 0-5822 {}} {774 0 0 0-5893 {}} {774 0 0 0-5917 {}} {774 0 1.564 0-5950 {}} {774 0 1.564 0-6039 {}} {774 0 0 0-6107 {}} {774 0 0 0-6131 {}}} CYCLES {}}
set a(0-6132) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#11 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1965 LOC {227 0.0524399 256 0.0 256 0.0 256 0.8291185999999999} PREDS {{146 0 0 0-6127 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6133 {}}} CYCLES {}}
set a(0-6133) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1966 LOC {256 1.0 256 0.9415 256 1.0 257 0.006249937500000025 257 0.006249937500000025} PREDS {{774 0 0 0-6133 {}} {259 0 1.564 0-6132 {}} {130 0 0 0-6127 {}} {258 0 1.564 0-6125 {}} {258 0 0 0-6109 {}} {256 0 0 0-6041 {}} {130 0 0 0-4201 {}} {256 0 0 0-5952 {}} {258 0 0 0-5919 {}} {258 0 0 0-5895 {}} {256 0 0 0-5824 {}} {256 0 0 0-5727 {}} {258 0 0 0-5690 {}} {258 0 0 0-5666 {}} {256 0 0 0-5598 {}} {256 0 0 0-5509 {}} {258 0 0 0-5475 {}} {258 0 0 0-5451 {}} {256 0 0 0-5380 {}} {256 0 0 0-5275 {}} {258 0 0 0-5238 {}} {258 0 0 0-5214 {}} {256 0 0 0-5146 {}} {256 0 0 0-5057 {}} {258 0 0 0-5023 {}} {258 0 0 0-4999 {}} {256 0 0 0-4928 {}} {256 0 0 0-4831 {}} {258 0 0 0-4794 {}} {258 0 0 0-4770 {}} {256 0 0 0-4702 {}} {256 0 0 0-4613 {}} {258 0 0 0-4579 {}} {258 0 0 0-4560 {}} {256 0 0 0-4494 {}} {256 0 0 0-4379 {}}} SUCCS {{774 0 1.564 0-4379 {}} {774 0 1.564 0-4494 {}} {774 0 0 0-4560 {}} {774 0 0 0-4579 {}} {774 0 1.564 0-4613 {}} {774 0 1.564 0-4702 {}} {774 0 0 0-4770 {}} {774 0 0 0-4794 {}} {774 0 1.564 0-4831 {}} {774 0 1.564 0-4928 {}} {774 0 0 0-4999 {}} {774 0 0 0-5023 {}} {774 0 1.564 0-5057 {}} {774 0 1.564 0-5146 {}} {774 0 0 0-5214 {}} {774 0 0 0-5238 {}} {774 0 1.564 0-5275 {}} {774 0 1.564 0-5380 {}} {774 0 0 0-5451 {}} {774 0 0 0-5475 {}} {774 0 1.564 0-5509 {}} {774 0 1.564 0-5598 {}} {774 0 0 0-5666 {}} {774 0 0 0-5690 {}} {774 0 1.564 0-5727 {}} {774 0 1.564 0-5824 {}} {774 0 0 0-5895 {}} {774 0 0 0-5919 {}} {774 0 1.564 0-5952 {}} {774 0 1.564 0-6041 {}} {774 0 0 0-6109 {}} {774 0 0 0-6133 {}}} CYCLES {}}
set a(0-6134) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#12 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1967 LOC {227 0.0524399 256 0.0 256 0.0 256 0.8291185999999999} PREDS {{146 0 0 0-6127 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6135 {}}} CYCLES {}}
set a(0-6135) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1968 LOC {256 1.0 256 0.9415 256 1.0 257 0.006249937500000025 257 0.006249937500000025} PREDS {{774 0 0 0-6135 {}} {259 0 1.564 0-6134 {}} {130 0 0 0-6127 {}} {258 0 1.564 0-6125 {}} {258 0 0 0-6111 {}} {256 0 0 0-6043 {}} {130 0 0 0-4201 {}} {256 0 0 0-5954 {}} {258 0 0 0-5921 {}} {258 0 0 0-5897 {}} {256 0 0 0-5826 {}} {256 0 0 0-5729 {}} {258 0 0 0-5692 {}} {258 0 0 0-5668 {}} {256 0 0 0-5600 {}} {256 0 0 0-5511 {}} {258 0 0 0-5477 {}} {258 0 0 0-5453 {}} {256 0 0 0-5382 {}} {256 0 0 0-5277 {}} {258 0 0 0-5240 {}} {258 0 0 0-5216 {}} {256 0 0 0-5148 {}} {256 0 0 0-5059 {}} {258 0 0 0-5025 {}} {258 0 0 0-5001 {}} {256 0 0 0-4930 {}} {256 0 0 0-4833 {}} {258 0 0 0-4796 {}} {258 0 0 0-4772 {}} {256 0 0 0-4704 {}} {256 0 0 0-4615 {}} {258 0 0 0-4581 {}} {258 0 0 0-4561 {}} {256 0 0 0-4496 {}} {256 0 0 0-4380 {}}} SUCCS {{774 0 1.564 0-4380 {}} {774 0 1.564 0-4496 {}} {774 0 0 0-4561 {}} {774 0 0 0-4581 {}} {774 0 1.564 0-4615 {}} {774 0 1.564 0-4704 {}} {774 0 0 0-4772 {}} {774 0 0 0-4796 {}} {774 0 1.564 0-4833 {}} {774 0 1.564 0-4930 {}} {774 0 0 0-5001 {}} {774 0 0 0-5025 {}} {774 0 1.564 0-5059 {}} {774 0 1.564 0-5148 {}} {774 0 0 0-5216 {}} {774 0 0 0-5240 {}} {774 0 1.564 0-5277 {}} {774 0 1.564 0-5382 {}} {774 0 0 0-5453 {}} {774 0 0 0-5477 {}} {774 0 1.564 0-5511 {}} {774 0 1.564 0-5600 {}} {774 0 0 0-5668 {}} {774 0 0 0-5692 {}} {774 0 1.564 0-5729 {}} {774 0 1.564 0-5826 {}} {774 0 0 0-5897 {}} {774 0 0 0-5921 {}} {774 0 1.564 0-5954 {}} {774 0 1.564 0-6043 {}} {774 0 0 0-6111 {}} {774 0 0 0-6135 {}}} CYCLES {}}
set a(0-6136) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#13 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1969 LOC {227 0.0524399 256 0.0 256 0.0 256 0.8291185999999999} PREDS {{146 0 0 0-6127 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6137 {}}} CYCLES {}}
set a(0-6137) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(4).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1970 LOC {256 1.0 256 0.9415 256 1.0 257 0.006249937500000025 257 0.006249937500000025} PREDS {{774 0 0 0-6137 {}} {259 0 1.564 0-6136 {}} {130 0 0 0-6127 {}} {258 0 1.564 0-6125 {}} {258 0 0 0-6113 {}} {256 0 0 0-6045 {}} {130 0 0 0-4201 {}} {256 0 0 0-5956 {}} {258 0 0 0-5923 {}} {258 0 0 0-5899 {}} {256 0 0 0-5828 {}} {256 0 0 0-5731 {}} {258 0 0 0-5694 {}} {258 0 0 0-5670 {}} {256 0 0 0-5602 {}} {256 0 0 0-5513 {}} {258 0 0 0-5479 {}} {258 0 0 0-5455 {}} {256 0 0 0-5384 {}} {256 0 0 0-5279 {}} {258 0 0 0-5242 {}} {258 0 0 0-5218 {}} {256 0 0 0-5150 {}} {256 0 0 0-5061 {}} {258 0 0 0-5027 {}} {258 0 0 0-5003 {}} {256 0 0 0-4932 {}} {256 0 0 0-4835 {}} {258 0 0 0-4798 {}} {258 0 0 0-4774 {}} {256 0 0 0-4706 {}} {256 0 0 0-4617 {}} {258 0 0 0-4583 {}} {258 0 0 0-4562 {}} {256 0 0 0-4498 {}} {256 0 0 0-4381 {}}} SUCCS {{774 0 1.564 0-4381 {}} {774 0 1.564 0-4498 {}} {774 0 0 0-4562 {}} {774 0 0 0-4583 {}} {774 0 1.564 0-4617 {}} {774 0 1.564 0-4706 {}} {774 0 0 0-4774 {}} {774 0 0 0-4798 {}} {774 0 1.564 0-4835 {}} {774 0 1.564 0-4932 {}} {774 0 0 0-5003 {}} {774 0 0 0-5027 {}} {774 0 1.564 0-5061 {}} {774 0 1.564 0-5150 {}} {774 0 0 0-5218 {}} {774 0 0 0-5242 {}} {774 0 1.564 0-5279 {}} {774 0 1.564 0-5384 {}} {774 0 0 0-5455 {}} {774 0 0 0-5479 {}} {774 0 1.564 0-5513 {}} {774 0 1.564 0-5602 {}} {774 0 0 0-5670 {}} {774 0 0 0-5694 {}} {774 0 1.564 0-5731 {}} {774 0 1.564 0-5828 {}} {774 0 0 0-5899 {}} {774 0 0 0-5923 {}} {774 0 1.564 0-5956 {}} {774 0 1.564 0-6045 {}} {774 0 0 0-6113 {}} {774 0 0 0-6137 {}}} CYCLES {}}
set a(0-6138) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#14 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1971 LOC {227 0.0524399 256 0.0 256 0.0 256 0.8291185999999999} PREDS {{146 0 0 0-6127 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6139 {}}} CYCLES {}}
set a(0-6139) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(5).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1972 LOC {256 1.0 256 0.9415 256 1.0 257 0.006249937500000025 257 0.006249937500000025} PREDS {{774 0 0 0-6139 {}} {259 0 1.564 0-6138 {}} {130 0 0 0-6127 {}} {258 0 1.564 0-6125 {}} {258 0 0 0-6115 {}} {256 0 0 0-6047 {}} {130 0 0 0-4201 {}} {256 0 0 0-5958 {}} {258 0 0 0-5925 {}} {258 0 0 0-5901 {}} {256 0 0 0-5830 {}} {256 0 0 0-5733 {}} {258 0 0 0-5696 {}} {258 0 0 0-5672 {}} {256 0 0 0-5604 {}} {256 0 0 0-5515 {}} {258 0 0 0-5481 {}} {258 0 0 0-5457 {}} {256 0 0 0-5386 {}} {256 0 0 0-5281 {}} {258 0 0 0-5244 {}} {258 0 0 0-5220 {}} {256 0 0 0-5152 {}} {256 0 0 0-5063 {}} {258 0 0 0-5029 {}} {258 0 0 0-5005 {}} {256 0 0 0-4934 {}} {256 0 0 0-4837 {}} {258 0 0 0-4800 {}} {258 0 0 0-4776 {}} {256 0 0 0-4708 {}} {256 0 0 0-4619 {}} {258 0 0 0-4585 {}} {258 0 0 0-4563 {}} {256 0 0 0-4500 {}} {256 0 0 0-4382 {}}} SUCCS {{774 0 1.564 0-4382 {}} {774 0 1.564 0-4500 {}} {774 0 0 0-4563 {}} {774 0 0 0-4585 {}} {774 0 1.564 0-4619 {}} {774 0 1.564 0-4708 {}} {774 0 0 0-4776 {}} {774 0 0 0-4800 {}} {774 0 1.564 0-4837 {}} {774 0 1.564 0-4934 {}} {774 0 0 0-5005 {}} {774 0 0 0-5029 {}} {774 0 1.564 0-5063 {}} {774 0 1.564 0-5152 {}} {774 0 0 0-5220 {}} {774 0 0 0-5244 {}} {774 0 1.564 0-5281 {}} {774 0 1.564 0-5386 {}} {774 0 0 0-5457 {}} {774 0 0 0-5481 {}} {774 0 1.564 0-5515 {}} {774 0 1.564 0-5604 {}} {774 0 0 0-5672 {}} {774 0 0 0-5696 {}} {774 0 1.564 0-5733 {}} {774 0 1.564 0-5830 {}} {774 0 0 0-5901 {}} {774 0 0 0-5925 {}} {774 0 1.564 0-5958 {}} {774 0 1.564 0-6047 {}} {774 0 0 0-6115 {}} {774 0 0 0-6139 {}}} CYCLES {}}
set a(0-6140) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#15 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1973 LOC {227 0.0524399 256 0.0 256 0.0 256 0.8291185999999999} PREDS {{146 0 0 0-6127 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6141 {}}} CYCLES {}}
set a(0-6141) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(6).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1974 LOC {256 1.0 256 0.9415 256 1.0 257 0.006249937500000025 257 0.006249937500000025} PREDS {{774 0 0 0-6141 {}} {259 0 1.564 0-6140 {}} {130 0 0 0-6127 {}} {258 0 1.564 0-6125 {}} {258 0 0 0-6117 {}} {256 0 0 0-6049 {}} {130 0 0 0-4201 {}} {256 0 0 0-5960 {}} {258 0 0 0-5927 {}} {258 0 0 0-5903 {}} {256 0 0 0-5832 {}} {256 0 0 0-5735 {}} {258 0 0 0-5698 {}} {258 0 0 0-5674 {}} {256 0 0 0-5606 {}} {256 0 0 0-5517 {}} {258 0 0 0-5483 {}} {258 0 0 0-5459 {}} {256 0 0 0-5388 {}} {256 0 0 0-5283 {}} {258 0 0 0-5246 {}} {258 0 0 0-5222 {}} {256 0 0 0-5154 {}} {256 0 0 0-5065 {}} {258 0 0 0-5031 {}} {258 0 0 0-5007 {}} {256 0 0 0-4936 {}} {256 0 0 0-4839 {}} {258 0 0 0-4802 {}} {258 0 0 0-4778 {}} {256 0 0 0-4710 {}} {256 0 0 0-4621 {}} {258 0 0 0-4587 {}} {258 0 0 0-4564 {}} {256 0 0 0-4502 {}} {256 0 0 0-4383 {}}} SUCCS {{774 0 1.564 0-4383 {}} {774 0 1.564 0-4502 {}} {774 0 0 0-4564 {}} {774 0 0 0-4587 {}} {774 0 1.564 0-4621 {}} {774 0 1.564 0-4710 {}} {774 0 0 0-4778 {}} {774 0 0 0-4802 {}} {774 0 1.564 0-4839 {}} {774 0 1.564 0-4936 {}} {774 0 0 0-5007 {}} {774 0 0 0-5031 {}} {774 0 1.564 0-5065 {}} {774 0 1.564 0-5154 {}} {774 0 0 0-5222 {}} {774 0 0 0-5246 {}} {774 0 1.564 0-5283 {}} {774 0 1.564 0-5388 {}} {774 0 0 0-5459 {}} {774 0 0 0-5483 {}} {774 0 1.564 0-5517 {}} {774 0 1.564 0-5606 {}} {774 0 0 0-5674 {}} {774 0 0 0-5698 {}} {774 0 1.564 0-5735 {}} {774 0 1.564 0-5832 {}} {774 0 0 0-5903 {}} {774 0 0 0-5927 {}} {774 0 1.564 0-5960 {}} {774 0 1.564 0-6049 {}} {774 0 0 0-6117 {}} {774 0 0 0-6141 {}}} CYCLES {}}
set a(0-6142) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-3)#1 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1975 LOC {227 0.0524399 256 0.0 256 0.0 256 0.8291185999999999} PREDS {{146 0 0 0-6127 {}} {258 0 0 0-6033 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 1.564 0-6143 {}}} CYCLES {}}
set a(0-6143) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(7).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1976 LOC {256 1.0 256 0.9415 256 1.0 257 0.006249937500000025 257 0.006249937500000025} PREDS {{774 0 0 0-6143 {}} {259 0 1.564 0-6142 {}} {130 0 0 0-6127 {}} {258 0 1.564 0-6125 {}} {258 0 0 0-6119 {}} {256 0 0 0-6051 {}} {130 0 0 0-4201 {}} {256 0 0 0-5962 {}} {258 0 0 0-5929 {}} {258 0 0 0-5905 {}} {256 0 0 0-5834 {}} {256 0 0 0-5737 {}} {258 0 0 0-5700 {}} {258 0 0 0-5676 {}} {256 0 0 0-5608 {}} {256 0 0 0-5519 {}} {258 0 0 0-5485 {}} {258 0 0 0-5461 {}} {256 0 0 0-5390 {}} {256 0 0 0-5285 {}} {258 0 0 0-5248 {}} {258 0 0 0-5224 {}} {256 0 0 0-5156 {}} {256 0 0 0-5067 {}} {258 0 0 0-5033 {}} {258 0 0 0-5009 {}} {256 0 0 0-4938 {}} {256 0 0 0-4841 {}} {258 0 0 0-4804 {}} {258 0 0 0-4780 {}} {256 0 0 0-4712 {}} {256 0 0 0-4623 {}} {258 0 0 0-4589 {}} {258 0 0 0-4565 {}} {256 0 0 0-4504 {}} {256 0 0 0-4384 {}}} SUCCS {{774 0 1.564 0-4384 {}} {774 0 1.564 0-4504 {}} {774 0 0 0-4565 {}} {774 0 0 0-4589 {}} {774 0 1.564 0-4623 {}} {774 0 1.564 0-4712 {}} {774 0 0 0-4780 {}} {774 0 0 0-4804 {}} {774 0 1.564 0-4841 {}} {774 0 1.564 0-4938 {}} {774 0 0 0-5009 {}} {774 0 0 0-5033 {}} {774 0 1.564 0-5067 {}} {774 0 1.564 0-5156 {}} {774 0 0 0-5224 {}} {774 0 0 0-5248 {}} {774 0 1.564 0-5285 {}} {774 0 1.564 0-5390 {}} {774 0 0 0-5461 {}} {774 0 0 0-5485 {}} {774 0 1.564 0-5519 {}} {774 0 1.564 0-5608 {}} {774 0 0 0-5676 {}} {774 0 0 0-5700 {}} {774 0 1.564 0-5737 {}} {774 0 1.564 0-5834 {}} {774 0 0 0-5905 {}} {774 0 0 0-5929 {}} {774 0 1.564 0-5962 {}} {774 0 1.564 0-6051 {}} {774 0 0 0-6119 {}} {774 0 0 0-6143 {}}} CYCLES {}}
set a(0-6144) {AREA_SCORE {} NAME COMP_LOOP:k:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1977 LOC {226 1.0 227 0.0 227 0.0 227 0.0 257 0.93127005} PREDS {{130 0 0 0-4201 {}} {774 0 0 0-6147 {}}} SUCCS {{259 0 0 0-6145 {}} {256 0 0 0-6147 {}}} CYCLES {}}
set a(0-6145) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:3))(5-0)#3 TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1978 LOC {226 1.0 227 0.0 227 0.0 257 0.93127005} PREDS {{259 0 0 0-6144 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6146 {}}} CYCLES {}}
set a(0-6146) {AREA_SCORE 6.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(6,0,2,1,7) QUANTITY 1 NAME COMP_LOOP:acc#16 TYPE ACCU DELAY {0.54 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1979 LOC {227 0.0 227 0.93127005 227 0.93127005 227 0.9651341701923076 257 0.9651341701923076} PREDS {{259 0 0 0-6145 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6147 {}} {258 0 0 0-6148 {}}} CYCLES {}}
set a(0-6147) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(9:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1980 LOC {227 0.033864174999999996 227 0.9651342249999999 227 0.9651342249999999 227 0.9651342249999999 257 1.0} PREDS {{772 0 0 0-6147 {}} {259 0 0 0-6146 {}} {256 0 0 0-6144 {}} {256 0 0 0-6029 {}} {130 0 0 0-4201 {}} {256 0 0 0-6002 {}} {256 0 0 0-5941 {}} {256 0 0 0-5933 {}} {256 0 0 0-5812 {}} {256 0 0 0-5785 {}} {256 0 0 0-5713 {}} {256 0 0 0-5704 {}} {256 0 0 0-5586 {}} {256 0 0 0-5559 {}} {256 0 0 0-5498 {}} {256 0 0 0-5489 {}} {256 0 0 0-5368 {}} {256 0 0 0-5341 {}} {256 0 0 0-5261 {}} {256 0 0 0-5252 {}} {256 0 0 0-5134 {}} {256 0 0 0-5107 {}} {256 0 0 0-5046 {}} {256 0 0 0-5037 {}} {256 0 0 0-4916 {}} {256 0 0 0-4889 {}} {256 0 0 0-4817 {}} {256 0 0 0-4808 {}} {256 0 0 0-4690 {}} {256 0 0 0-4663 {}} {256 0 0 0-4602 {}} {256 0 0 0-4593 {}} {256 0 0 0-4482 {}} {256 0 0 0-4453 {}} {256 0 0 0-4448 {}} {256 0 0 0-4371 {}}} SUCCS {{774 0 0 0-4371 {}} {774 0 0 0-4448 {}} {774 0 0 0-4453 {}} {774 0 0 0-4482 {}} {774 0 0 0-4593 {}} {774 0 0 0-4602 {}} {774 0 0 0-4663 {}} {774 0 0 0-4690 {}} {774 0 0 0-4808 {}} {774 0 0 0-4817 {}} {774 0 0 0-4889 {}} {774 0 0 0-4916 {}} {774 0 0 0-5037 {}} {774 0 0 0-5046 {}} {774 0 0 0-5107 {}} {774 0 0 0-5134 {}} {774 0 0 0-5252 {}} {774 0 0 0-5261 {}} {774 0 0 0-5341 {}} {774 0 0 0-5368 {}} {774 0 0 0-5489 {}} {774 0 0 0-5498 {}} {774 0 0 0-5559 {}} {774 0 0 0-5586 {}} {774 0 0 0-5704 {}} {774 0 0 0-5713 {}} {774 0 0 0-5785 {}} {774 0 0 0-5812 {}} {774 0 0 0-5933 {}} {774 0 0 0-5941 {}} {774 0 0 0-6002 {}} {774 0 0 0-6029 {}} {774 0 0 0-6144 {}} {772 0 0 0-6147 {}}} CYCLES {}}
set a(0-6148) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1981 LOC {227 0.033864174999999996 227 0.9651342249999999 227 0.9651342249999999 257 0.9651342249999999} PREDS {{258 0 0 0-6146 {}} {130 0 0 0-4201 {}}} SUCCS {{258 0 0 0-6152 {}}} CYCLES {}}
set a(0-6149) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(9-1) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1982 LOC {226 1.0 227 0.9651342249999999 227 0.9651342249999999 257 0.9651342249999999} PREDS {{130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6150 {}}} CYCLES {}}
set a(0-6150) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1983 LOC {226 1.0 227 0.9651342249999999 227 0.9651342249999999 257 0.9651342249999999} PREDS {{259 0 0 0-6149 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6151 {}}} CYCLES {}}
set a(0-6151) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1984 LOC {226 1.0 227 0.9651342249999999 227 0.9651342249999999 257 0.9651342249999999} PREDS {{259 0 0 0-6150 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6152 {}}} CYCLES {}}
set a(0-6152) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {0.56 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1985 LOC {227 0.033864174999999996 227 0.9651342249999999 227 0.9651342249999999 227 0.9999999477564101 257 0.9999999477564101} PREDS {{259 0 0 0-6151 {}} {258 0 0 0-6148 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6153 {}}} CYCLES {}}
set a(0-6153) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(9) TYPE READSLICE PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1986 LOC {227 0.06872995 227 1.0 227 1.0 257 1.0} PREDS {{259 0 0 0-6152 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6154 {}}} CYCLES {}}
set a(0-6154) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1987 LOC {227 0.06872995 227 1.0 227 1.0 257 1.0} PREDS {{259 0 0 0-6153 {}} {130 0 0 0-4201 {}}} SUCCS {{259 0 0 0-6155 {}}} CYCLES {}}
set a(0-6155) {AREA_SCORE {} NAME COMP_LOOP:asn#136 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4193 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1988 LOC {227 0.06872995 227 1.0 227 1.0 227 1.0 257 1.0} PREDS {{772 0 0 0-6155 {}} {259 0 0 0-6154 {}} {130 0 0 0-4201 {}} {256 0 0 0-4367 {}}} SUCCS {{774 0 0 0-4367 {}} {772 0 0 0-6155 {}}} CYCLES {}}
set a(0-4193) {CHI {0-4239 0-4240 0-4241 0-4242 0-4243 0-4244 0-4245 0-4246 0-4247 0-4248 0-4249 0-4250 0-4251 0-4252 0-4253 0-4254 0-4255 0-4256 0-4257 0-4258 0-4259 0-4260 0-4261 0-4262 0-4263 0-4264 0-4265 0-4266 0-4267 0-4268 0-4269 0-4270 0-4271 0-4272 0-4273 0-4274 0-4275 0-4276 0-4277 0-4278 0-4279 0-4280 0-4281 0-4282 0-4283 0-4284 0-4285 0-4286 0-4287 0-4288 0-4289 0-4290 0-4291 0-4292 0-4293 0-4294 0-4295 0-4296 0-4297 0-4298 0-4299 0-4300 0-4301 0-4302 0-4303 0-4304 0-4305 0-4306 0-4307 0-4308 0-4309 0-4310 0-4311 0-4312 0-4313 0-4314 0-4315 0-4316 0-4317 0-4318 0-4319 0-4320 0-4321 0-4322 0-4323 0-4324 0-4325 0-4326 0-4327 0-4328 0-4329 0-4330 0-4331 0-4332 0-4333 0-4334 0-4335 0-4336 0-4337 0-4338 0-4339 0-4340 0-4341 0-4342 0-4343 0-4344 0-4345 0-4346 0-4347 0-4348 0-4349 0-4350 0-4351 0-4352 0-4353 0-4354 0-4355 0-4356 0-4357 0-4358 0-4359 0-4360 0-4361 0-4362 0-4363 0-4364 0-4365 0-4366 0-4367 0-4368 0-4369 0-4370 0-4371 0-4372 0-4373 0-4374 0-4375 0-4376 0-4377 0-4378 0-4379 0-4380 0-4381 0-4382 0-4383 0-4384 0-4385 0-4386 0-4387 0-4388 0-4389 0-4390 0-4391 0-4392 0-4393 0-4394 0-4395 0-4396 0-4397 0-4398 0-4399 0-4400 0-4401 0-4402 0-4403 0-4404 0-4405 0-4406 0-4407 0-4408 0-4409 0-4410 0-4411 0-4412 0-4413 0-4414 0-4415 0-4416 0-4417 0-4418 0-4419 0-4420 0-4421 0-4422 0-4423 0-4424 0-4425 0-4426 0-4427 0-4428 0-4429 0-4430 0-4431 0-4432 0-4433 0-4434 0-4435 0-4436 0-4437 0-4438 0-4439 0-4440 0-4441 0-4442 0-4443 0-4444 0-4445 0-4446 0-4447 0-4448 0-4449 0-4450 0-4451 0-4452 0-4453 0-4454 0-4455 0-4456 0-4457 0-4458 0-4459 0-4460 0-4194 0-4480 0-4481 0-4482 0-4483 0-4484 0-4485 0-4486 0-4487 0-4488 0-4489 0-4490 0-4491 0-4492 0-4493 0-4494 0-4495 0-4496 0-4497 0-4498 0-4499 0-4500 0-4501 0-4502 0-4503 0-4504 0-4505 0-4506 0-4507 0-4508 0-4509 0-4510 0-4511 0-4512 0-4513 0-4514 0-4515 0-4516 0-4517 0-4518 0-4519 0-4520 0-4521 0-4522 0-4523 0-4524 0-4525 0-4526 0-4527 0-4528 0-4529 0-4530 0-4531 0-4532 0-4533 0-4534 0-4535 0-4536 0-4537 0-4538 0-4539 0-4540 0-4541 0-4542 0-4543 0-4544 0-4545 0-4546 0-4547 0-4548 0-4549 0-4550 0-4551 0-4552 0-4553 0-4554 0-4555 0-4556 0-4557 0-4558 0-4559 0-4560 0-4561 0-4562 0-4563 0-4564 0-4565 0-4566 0-4567 0-4568 0-4569 0-4570 0-4571 0-4572 0-4573 0-4574 0-4575 0-4576 0-4577 0-4578 0-4579 0-4580 0-4581 0-4582 0-4583 0-4584 0-4585 0-4586 0-4587 0-4588 0-4589 0-4590 0-4591 0-4592 0-4593 0-4594 0-4595 0-4596 0-4597 0-4598 0-4599 0-4600 0-4601 0-4602 0-4603 0-4604 0-4605 0-4606 0-4607 0-4608 0-4609 0-4610 0-4611 0-4612 0-4613 0-4614 0-4615 0-4616 0-4617 0-4618 0-4619 0-4620 0-4621 0-4622 0-4623 0-4624 0-4625 0-4626 0-4627 0-4628 0-4629 0-4630 0-4631 0-4632 0-4633 0-4634 0-4635 0-4636 0-4637 0-4638 0-4639 0-4640 0-4641 0-4642 0-4643 0-4644 0-4645 0-4646 0-4647 0-4648 0-4649 0-4650 0-4651 0-4652 0-4653 0-4654 0-4655 0-4656 0-4657 0-4658 0-4659 0-4660 0-4661 0-4662 0-4663 0-4664 0-4665 0-4666 0-4667 0-4668 0-4195 0-4688 0-4689 0-4690 0-4691 0-4692 0-4693 0-4694 0-4695 0-4696 0-4697 0-4698 0-4699 0-4700 0-4701 0-4702 0-4703 0-4704 0-4705 0-4706 0-4707 0-4708 0-4709 0-4710 0-4711 0-4712 0-4713 0-4714 0-4715 0-4716 0-4717 0-4718 0-4719 0-4720 0-4721 0-4722 0-4723 0-4724 0-4725 0-4726 0-4727 0-4728 0-4729 0-4730 0-4731 0-4732 0-4733 0-4734 0-4735 0-4736 0-4737 0-4738 0-4739 0-4740 0-4741 0-4742 0-4743 0-4744 0-4745 0-4746 0-4747 0-4748 0-4749 0-4750 0-4751 0-4752 0-4753 0-4754 0-4755 0-4756 0-4757 0-4758 0-4759 0-4760 0-4761 0-4762 0-4763 0-4764 0-4765 0-4766 0-4767 0-4768 0-4769 0-4770 0-4771 0-4772 0-4773 0-4774 0-4775 0-4776 0-4777 0-4778 0-4779 0-4780 0-4781 0-4782 0-4783 0-4784 0-4785 0-4786 0-4787 0-4788 0-4789 0-4790 0-4791 0-4792 0-4793 0-4794 0-4795 0-4796 0-4797 0-4798 0-4799 0-4800 0-4801 0-4802 0-4803 0-4804 0-4805 0-4806 0-4807 0-4808 0-4809 0-4810 0-4811 0-4812 0-4813 0-4814 0-4815 0-4816 0-4817 0-4818 0-4819 0-4820 0-4821 0-4822 0-4823 0-4824 0-4825 0-4826 0-4827 0-4828 0-4829 0-4830 0-4831 0-4832 0-4833 0-4834 0-4835 0-4836 0-4837 0-4838 0-4839 0-4840 0-4841 0-4842 0-4843 0-4844 0-4845 0-4846 0-4847 0-4848 0-4849 0-4850 0-4851 0-4852 0-4853 0-4854 0-4855 0-4856 0-4857 0-4858 0-4859 0-4860 0-4861 0-4862 0-4863 0-4864 0-4865 0-4866 0-4867 0-4868 0-4869 0-4870 0-4871 0-4872 0-4873 0-4874 0-4875 0-4876 0-4877 0-4878 0-4879 0-4880 0-4881 0-4882 0-4883 0-4884 0-4885 0-4886 0-4887 0-4888 0-4889 0-4890 0-4891 0-4892 0-4893 0-4894 0-4196 0-4914 0-4915 0-4916 0-4917 0-4918 0-4919 0-4920 0-4921 0-4922 0-4923 0-4924 0-4925 0-4926 0-4927 0-4928 0-4929 0-4930 0-4931 0-4932 0-4933 0-4934 0-4935 0-4936 0-4937 0-4938 0-4939 0-4940 0-4941 0-4942 0-4943 0-4944 0-4945 0-4946 0-4947 0-4948 0-4949 0-4950 0-4951 0-4952 0-4953 0-4954 0-4955 0-4956 0-4957 0-4958 0-4959 0-4960 0-4961 0-4962 0-4963 0-4964 0-4965 0-4966 0-4967 0-4968 0-4969 0-4970 0-4971 0-4972 0-4973 0-4974 0-4975 0-4976 0-4977 0-4978 0-4979 0-4980 0-4981 0-4982 0-4983 0-4984 0-4985 0-4986 0-4987 0-4988 0-4989 0-4990 0-4991 0-4992 0-4993 0-4994 0-4995 0-4996 0-4997 0-4998 0-4999 0-5000 0-5001 0-5002 0-5003 0-5004 0-5005 0-5006 0-5007 0-5008 0-5009 0-5010 0-5011 0-5012 0-5013 0-5014 0-5015 0-5016 0-5017 0-5018 0-5019 0-5020 0-5021 0-5022 0-5023 0-5024 0-5025 0-5026 0-5027 0-5028 0-5029 0-5030 0-5031 0-5032 0-5033 0-5034 0-5035 0-5036 0-5037 0-5038 0-5039 0-5040 0-5041 0-5042 0-5043 0-5044 0-5045 0-5046 0-5047 0-5048 0-5049 0-5050 0-5051 0-5052 0-5053 0-5054 0-5055 0-5056 0-5057 0-5058 0-5059 0-5060 0-5061 0-5062 0-5063 0-5064 0-5065 0-5066 0-5067 0-5068 0-5069 0-5070 0-5071 0-5072 0-5073 0-5074 0-5075 0-5076 0-5077 0-5078 0-5079 0-5080 0-5081 0-5082 0-5083 0-5084 0-5085 0-5086 0-5087 0-5088 0-5089 0-5090 0-5091 0-5092 0-5093 0-5094 0-5095 0-5096 0-5097 0-5098 0-5099 0-5100 0-5101 0-5102 0-5103 0-5104 0-5105 0-5106 0-5107 0-5108 0-5109 0-5110 0-5111 0-5112 0-4197 0-5132 0-5133 0-5134 0-5135 0-5136 0-5137 0-5138 0-5139 0-5140 0-5141 0-5142 0-5143 0-5144 0-5145 0-5146 0-5147 0-5148 0-5149 0-5150 0-5151 0-5152 0-5153 0-5154 0-5155 0-5156 0-5157 0-5158 0-5159 0-5160 0-5161 0-5162 0-5163 0-5164 0-5165 0-5166 0-5167 0-5168 0-5169 0-5170 0-5171 0-5172 0-5173 0-5174 0-5175 0-5176 0-5177 0-5178 0-5179 0-5180 0-5181 0-5182 0-5183 0-5184 0-5185 0-5186 0-5187 0-5188 0-5189 0-5190 0-5191 0-5192 0-5193 0-5194 0-5195 0-5196 0-5197 0-5198 0-5199 0-5200 0-5201 0-5202 0-5203 0-5204 0-5205 0-5206 0-5207 0-5208 0-5209 0-5210 0-5211 0-5212 0-5213 0-5214 0-5215 0-5216 0-5217 0-5218 0-5219 0-5220 0-5221 0-5222 0-5223 0-5224 0-5225 0-5226 0-5227 0-5228 0-5229 0-5230 0-5231 0-5232 0-5233 0-5234 0-5235 0-5236 0-5237 0-5238 0-5239 0-5240 0-5241 0-5242 0-5243 0-5244 0-5245 0-5246 0-5247 0-5248 0-5249 0-5250 0-5251 0-5252 0-5253 0-5254 0-5255 0-5256 0-5257 0-5258 0-5259 0-5260 0-5261 0-5262 0-5263 0-5264 0-5265 0-5266 0-5267 0-5268 0-5269 0-5270 0-5271 0-5272 0-5273 0-5274 0-5275 0-5276 0-5277 0-5278 0-5279 0-5280 0-5281 0-5282 0-5283 0-5284 0-5285 0-5286 0-5287 0-5288 0-5289 0-5290 0-5291 0-5292 0-5293 0-5294 0-5295 0-5296 0-5297 0-5298 0-5299 0-5300 0-5301 0-5302 0-5303 0-5304 0-5305 0-5306 0-5307 0-5308 0-5309 0-5310 0-5311 0-5312 0-5313 0-5314 0-5315 0-5316 0-5317 0-5318 0-5319 0-5320 0-5321 0-5322 0-5323 0-5324 0-5325 0-5326 0-5327 0-5328 0-5329 0-5330 0-5331 0-5332 0-5333 0-5334 0-5335 0-5336 0-5337 0-5338 0-5339 0-5340 0-5341 0-5342 0-5343 0-5344 0-5345 0-5346 0-4198 0-5366 0-5367 0-5368 0-5369 0-5370 0-5371 0-5372 0-5373 0-5374 0-5375 0-5376 0-5377 0-5378 0-5379 0-5380 0-5381 0-5382 0-5383 0-5384 0-5385 0-5386 0-5387 0-5388 0-5389 0-5390 0-5391 0-5392 0-5393 0-5394 0-5395 0-5396 0-5397 0-5398 0-5399 0-5400 0-5401 0-5402 0-5403 0-5404 0-5405 0-5406 0-5407 0-5408 0-5409 0-5410 0-5411 0-5412 0-5413 0-5414 0-5415 0-5416 0-5417 0-5418 0-5419 0-5420 0-5421 0-5422 0-5423 0-5424 0-5425 0-5426 0-5427 0-5428 0-5429 0-5430 0-5431 0-5432 0-5433 0-5434 0-5435 0-5436 0-5437 0-5438 0-5439 0-5440 0-5441 0-5442 0-5443 0-5444 0-5445 0-5446 0-5447 0-5448 0-5449 0-5450 0-5451 0-5452 0-5453 0-5454 0-5455 0-5456 0-5457 0-5458 0-5459 0-5460 0-5461 0-5462 0-5463 0-5464 0-5465 0-5466 0-5467 0-5468 0-5469 0-5470 0-5471 0-5472 0-5473 0-5474 0-5475 0-5476 0-5477 0-5478 0-5479 0-5480 0-5481 0-5482 0-5483 0-5484 0-5485 0-5486 0-5487 0-5488 0-5489 0-5490 0-5491 0-5492 0-5493 0-5494 0-5495 0-5496 0-5497 0-5498 0-5499 0-5500 0-5501 0-5502 0-5503 0-5504 0-5505 0-5506 0-5507 0-5508 0-5509 0-5510 0-5511 0-5512 0-5513 0-5514 0-5515 0-5516 0-5517 0-5518 0-5519 0-5520 0-5521 0-5522 0-5523 0-5524 0-5525 0-5526 0-5527 0-5528 0-5529 0-5530 0-5531 0-5532 0-5533 0-5534 0-5535 0-5536 0-5537 0-5538 0-5539 0-5540 0-5541 0-5542 0-5543 0-5544 0-5545 0-5546 0-5547 0-5548 0-5549 0-5550 0-5551 0-5552 0-5553 0-5554 0-5555 0-5556 0-5557 0-5558 0-5559 0-5560 0-5561 0-5562 0-5563 0-5564 0-4199 0-5584 0-5585 0-5586 0-5587 0-5588 0-5589 0-5590 0-5591 0-5592 0-5593 0-5594 0-5595 0-5596 0-5597 0-5598 0-5599 0-5600 0-5601 0-5602 0-5603 0-5604 0-5605 0-5606 0-5607 0-5608 0-5609 0-5610 0-5611 0-5612 0-5613 0-5614 0-5615 0-5616 0-5617 0-5618 0-5619 0-5620 0-5621 0-5622 0-5623 0-5624 0-5625 0-5626 0-5627 0-5628 0-5629 0-5630 0-5631 0-5632 0-5633 0-5634 0-5635 0-5636 0-5637 0-5638 0-5639 0-5640 0-5641 0-5642 0-5643 0-5644 0-5645 0-5646 0-5647 0-5648 0-5649 0-5650 0-5651 0-5652 0-5653 0-5654 0-5655 0-5656 0-5657 0-5658 0-5659 0-5660 0-5661 0-5662 0-5663 0-5664 0-5665 0-5666 0-5667 0-5668 0-5669 0-5670 0-5671 0-5672 0-5673 0-5674 0-5675 0-5676 0-5677 0-5678 0-5679 0-5680 0-5681 0-5682 0-5683 0-5684 0-5685 0-5686 0-5687 0-5688 0-5689 0-5690 0-5691 0-5692 0-5693 0-5694 0-5695 0-5696 0-5697 0-5698 0-5699 0-5700 0-5701 0-5702 0-5703 0-5704 0-5705 0-5706 0-5707 0-5708 0-5709 0-5710 0-5711 0-5712 0-5713 0-5714 0-5715 0-5716 0-5717 0-5718 0-5719 0-5720 0-5721 0-5722 0-5723 0-5724 0-5725 0-5726 0-5727 0-5728 0-5729 0-5730 0-5731 0-5732 0-5733 0-5734 0-5735 0-5736 0-5737 0-5738 0-5739 0-5740 0-5741 0-5742 0-5743 0-5744 0-5745 0-5746 0-5747 0-5748 0-5749 0-5750 0-5751 0-5752 0-5753 0-5754 0-5755 0-5756 0-5757 0-5758 0-5759 0-5760 0-5761 0-5762 0-5763 0-5764 0-5765 0-5766 0-5767 0-5768 0-5769 0-5770 0-5771 0-5772 0-5773 0-5774 0-5775 0-5776 0-5777 0-5778 0-5779 0-5780 0-5781 0-5782 0-5783 0-5784 0-5785 0-5786 0-5787 0-5788 0-5789 0-5790 0-4200 0-5810 0-5811 0-5812 0-5813 0-5814 0-5815 0-5816 0-5817 0-5818 0-5819 0-5820 0-5821 0-5822 0-5823 0-5824 0-5825 0-5826 0-5827 0-5828 0-5829 0-5830 0-5831 0-5832 0-5833 0-5834 0-5835 0-5836 0-5837 0-5838 0-5839 0-5840 0-5841 0-5842 0-5843 0-5844 0-5845 0-5846 0-5847 0-5848 0-5849 0-5850 0-5851 0-5852 0-5853 0-5854 0-5855 0-5856 0-5857 0-5858 0-5859 0-5860 0-5861 0-5862 0-5863 0-5864 0-5865 0-5866 0-5867 0-5868 0-5869 0-5870 0-5871 0-5872 0-5873 0-5874 0-5875 0-5876 0-5877 0-5878 0-5879 0-5880 0-5881 0-5882 0-5883 0-5884 0-5885 0-5886 0-5887 0-5888 0-5889 0-5890 0-5891 0-5892 0-5893 0-5894 0-5895 0-5896 0-5897 0-5898 0-5899 0-5900 0-5901 0-5902 0-5903 0-5904 0-5905 0-5906 0-5907 0-5908 0-5909 0-5910 0-5911 0-5912 0-5913 0-5914 0-5915 0-5916 0-5917 0-5918 0-5919 0-5920 0-5921 0-5922 0-5923 0-5924 0-5925 0-5926 0-5927 0-5928 0-5929 0-5930 0-5931 0-5932 0-5933 0-5934 0-5935 0-5936 0-5937 0-5938 0-5939 0-5940 0-5941 0-5942 0-5943 0-5944 0-5945 0-5946 0-5947 0-5948 0-5949 0-5950 0-5951 0-5952 0-5953 0-5954 0-5955 0-5956 0-5957 0-5958 0-5959 0-5960 0-5961 0-5962 0-5963 0-5964 0-5965 0-5966 0-5967 0-5968 0-5969 0-5970 0-5971 0-5972 0-5973 0-5974 0-5975 0-5976 0-5977 0-5978 0-5979 0-5980 0-5981 0-5982 0-5983 0-5984 0-5985 0-5986 0-5987 0-5988 0-5989 0-5990 0-5991 0-5992 0-5993 0-5994 0-5995 0-5996 0-5997 0-5998 0-5999 0-6000 0-6001 0-6002 0-6003 0-6004 0-6005 0-6006 0-6007 0-4201 0-6027 0-6028 0-6029 0-6030 0-6031 0-6032 0-6033 0-6034 0-6035 0-6036 0-6037 0-6038 0-6039 0-6040 0-6041 0-6042 0-6043 0-6044 0-6045 0-6046 0-6047 0-6048 0-6049 0-6050 0-6051 0-6052 0-6053 0-6054 0-6055 0-6056 0-6057 0-6058 0-6059 0-6060 0-6061 0-6062 0-6063 0-6064 0-6065 0-6066 0-6067 0-6068 0-6069 0-6070 0-6071 0-6072 0-6073 0-6074 0-6075 0-6076 0-6077 0-6078 0-6079 0-6080 0-6081 0-6082 0-6083 0-6084 0-6085 0-6086 0-6087 0-6088 0-6089 0-6090 0-6091 0-6092 0-6093 0-6094 0-6095 0-6096 0-6097 0-6098 0-6099 0-6100 0-6101 0-6102 0-6103 0-6104 0-6105 0-6106 0-6107 0-6108 0-6109 0-6110 0-6111 0-6112 0-6113 0-6114 0-6115 0-6116 0-6117 0-6118 0-6119 0-6120 0-6121 0-6122 0-6123 0-6124 0-6125 0-6126 0-6127 0-6128 0-6129 0-6130 0-6131 0-6132 0-6133 0-6134 0-6135 0-6136 0-6137 0-6138 0-6139 0-6140 0-6141 0-6142 0-6143 0-6144 0-6145 0-6146 0-6147 0-6148 0-6149 0-6150 0-6151 0-6152 0-6153 0-6154 0-6155} ITERATIONS 65 RESET_LATENCY {0 ?} CSTEPS 257 UNROLL 8 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {220545 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 16705 TOTAL_CYCLES_IN 150345 TOTAL_CYCLES_UNDER 70200 TOTAL_CYCLES 220545 NAME COMP_LOOP TYPE LOOP DELAY {4410920.00 ns} PAR 0-4192 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1989 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-4238 {}} {258 0 0 0-4237 {}} {774 0 0 0-6163 {}}} SUCCS {{772 0 0 0-4237 {}} {772 0 0 0-4238 {}} {131 0 0 0-6156 {}} {130 0 0 0-6157 {}} {130 0 0 0-6158 {}} {130 0 0 0-6159 {}} {130 0 0 0-6160 {}} {130 0 0 0-6161 {}} {130 0 0 0-6162 {}} {256 0 0 0-6163 {}}} CYCLES {}}
set a(0-6156) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-4192 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1990 LOC {0 1.0 1 0.9217548499999999 1 0.9217548499999999 1 0.9217548499999999 1 0.9217548499999999} PREDS {{131 0 0 0-4193 {}} {774 0 0 0-6163 {}}} SUCCS {{259 0 0 0-6157 {}} {130 0 0 0-6162 {}} {256 0 0 0-6163 {}}} CYCLES {}}
set a(0-6157) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(32,0,10,0,32) QUANTITY 1 NAME VEC_LOOP:acc#1 TYPE ACCU DELAY {0.65 ns} PAR 0-4192 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1991 LOC {1 0.0 1 0.9217548499999999 1 0.9217548499999999 1 0.9621293868589743 1 0.9621293868589743} PREDS {{259 0 0 0-6156 {}} {130 0 0 0-4193 {}}} SUCCS {{259 0 0 0-6158 {}} {130 0 0 0-6162 {}} {258 0 0 0-6163 {}}} CYCLES {}}
set a(0-6158) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-4192 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1992 LOC {1 0.040374574999999996 1 0.962129425 1 0.962129425 1 0.962129425} PREDS {{259 0 0 0-6157 {}} {130 0 0 0-4193 {}}} SUCCS {{259 0 0 0-6159 {}} {130 0 0 0-6162 {}}} CYCLES {}}
set a(0-6159) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.61 ns} PAR 0-4192 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1993 LOC {1 0.040374574999999996 1 0.962129425 1 0.962129425 1 0.9999999554487179 1 0.9999999554487179} PREDS {{259 0 0 0-6158 {}} {130 0 0 0-4193 {}}} SUCCS {{259 0 0 0-6160 {}} {130 0 0 0-6162 {}}} CYCLES {}}
set a(0-6160) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-4192 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1994 LOC {1 0.07824515 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-6159 {}} {130 0 0 0-4193 {}}} SUCCS {{259 0 0 0-6161 {}} {130 0 0 0-6162 {}}} CYCLES {}}
set a(0-6161) {AREA_SCORE {} NAME VEC_LOOP:not TYPE NOT PAR 0-4192 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1995 LOC {1 0.07824515 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-6160 {}} {130 0 0 0-4193 {}}} SUCCS {{259 0 0 0-6162 {}}} CYCLES {}}
set a(0-6162) {AREA_SCORE {} NAME VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-4192 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1996 LOC {1 0.07824515 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-6161 {}} {130 0 0 0-6160 {}} {130 0 0 0-6159 {}} {130 0 0 0-6158 {}} {130 0 0 0-6157 {}} {130 0 0 0-6156 {}} {130 0 0 0-4193 {}}} SUCCS {{129 0 0 0-6163 {}}} CYCLES {}}
set a(0-6163) {AREA_SCORE {} NAME asn(VEC_LOOP:j.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4192 LOC {1 0.040374574999999996 1 0.962129425 1 0.962129425 1 0.962129425 1 1.0} PREDS {{772 0 0 0-6163 {}} {129 0 0 0-6162 {}} {258 0 0 0-6157 {}} {256 0 0 0-6156 {}} {256 0 0 0-4193 {}}} SUCCS {{774 0 0 0-4193 {}} {774 0 0 0-6156 {}} {772 0 0 0-6163 {}}} CYCLES {}}
set a(0-4192) {CHI {0-4237 0-4238 0-4193 0-6156 0-6157 0-6158 0-6159 0-6160 0-6161 0-6162 0-6163} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 1 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {220554 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 9 TOTAL_CYCLES_UNDER 220545 TOTAL_CYCLES 220554 NAME VEC_LOOP TYPE LOOP DELAY {4411100.00 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1997 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-4236 {}} {258 0 0 0-4191 {}} {258 0 0 0-4206 {}}} SUCCS {{772 0 0 0-4210 {}} {772 0 0 0-4236 {}} {131 0 0 0-6164 {}} {130 0 0 0-6165 {}} {130 0 0 0-6166 {}} {130 0 0 0-6167 {}} {130 0 0 0-6168 {}} {130 0 0 0-6169 {}} {130 0 0 0-6170 {}}} CYCLES {}}
set a(0-6164) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1998 LOC {4 1.0 5 0.96875 5 0.96875 5 0.96875 5 0.96875} PREDS {{131 0 0 0-4192 {}} {774 0 0 0-6171 {}}} SUCCS {{259 0 0 0-6165 {}} {130 0 0 0-6170 {}} {256 0 0 0-6171 {}}} CYCLES {}}
set a(0-6165) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-1999 LOC {5 0.0 5 0.96875 5 0.96875 5 0.9843749375 5 0.9843749375} PREDS {{259 0 0 0-6164 {}} {130 0 0 0-4192 {}}} SUCCS {{259 0 0 0-6166 {}} {130 0 0 0-6170 {}} {258 0 0 0-6171 {}}} CYCLES {}}
set a(0-6166) {AREA_SCORE {} NAME STAGE_LOOP:i:slc(STAGE_LOOP:i(3:0))(3-1) TYPE READSLICE PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2000 LOC {5 0.015625 5 0.984375 5 0.984375 5 0.984375} PREDS {{259 0 0 0-6165 {}} {130 0 0 0-4192 {}}} SUCCS {{259 0 0 0-6167 {}} {130 0 0 0-6170 {}}} CYCLES {}}
set a(0-6167) {AREA_SCORE 3.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(3,0,3,0,3) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.25 ns} PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2001 LOC {5 0.015625 5 0.984375 5 0.984375 5 0.9999999375 5 0.9999999375} PREDS {{259 0 0 0-6166 {}} {130 0 0 0-4192 {}}} SUCCS {{259 0 0 0-6168 {}} {130 0 0 0-6170 {}}} CYCLES {}}
set a(0-6168) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(2) TYPE READSLICE PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2002 LOC {5 0.03125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-6167 {}} {130 0 0 0-4192 {}}} SUCCS {{259 0 0 0-6169 {}} {130 0 0 0-6170 {}}} CYCLES {}}
set a(0-6169) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2003 LOC {5 0.03125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-6168 {}} {130 0 0 0-4192 {}}} SUCCS {{259 0 0 0-6170 {}}} CYCLES {}}
set a(0-6170) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-4190 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2004 LOC {5 0.03125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-6169 {}} {130 0 0 0-6168 {}} {130 0 0 0-6167 {}} {130 0 0 0-6166 {}} {130 0 0 0-6165 {}} {130 0 0 0-6164 {}} {130 0 0 0-4192 {}}} SUCCS {{129 0 0 0-6171 {}}} CYCLES {}}
set a(0-6171) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-4190 LOC {5 0.015625 5 0.984375 5 0.984375 5 0.984375 5 1.0} PREDS {{772 0 0 0-6171 {}} {129 0 0 0-6170 {}} {258 0 0 0-6165 {}} {256 0 0 0-6164 {}} {256 0 0 0-4205 {}}} SUCCS {{774 0 0 0-4205 {}} {774 0 0 0-6164 {}} {772 0 0 0-6171 {}}} CYCLES {}}
set a(0-4190) {CHI {0-4205 0-4206 0-4207 0-4208 0-4209 0-4210 0-4211 0-4212 0-4213 0-4214 0-4215 0-4216 0-4217 0-4191 0-4236 0-4192 0-6164 0-6165 0-6166 0-6167 0-6168 0-6169 0-6170 0-6171} ITERATIONS 9 RESET_LATENCY {0 ?} CSTEPS 5 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {220734 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 45 TOTAL_CYCLES_IN 45 TOTAL_CYCLES_UNDER 220689 TOTAL_CYCLES 220734 NAME STAGE_LOOP TYPE LOOP DELAY {4414700.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2005 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-4204 {}} {258 0 0 0-4203 {}} {258 0 0 0-4202 {}}} SUCCS {{772 0 0 0-4204 {}} {131 0 0 0-6172 {}} {130 0 0 0-6173 {}} {130 0 0 0-6174 {}} {130 0 0 0-6175 {}} {130 0 0 0-6176 {}} {130 0 0 0-6177 {}} {130 0 0 0-6178 {}} {130 0 0 0-6179 {}} {130 0 0 0-6180 {}} {130 0 0 0-6181 {}} {130 0 0 0-6182 {}} {130 0 0 0-6183 {}} {130 0 0 0-6184 {}} {130 0 0 0-6185 {}} {130 0 0 0-6186 {}} {130 0 0 0-6187 {}} {130 0 0 0-6188 {}} {130 0 0 0-6189 {}} {130 0 0 0-6190 {}} {130 0 0 0-6191 {}} {130 0 0 0-6192 {}} {130 0 0 0-6193 {}} {130 0 0 0-6194 {}} {130 0 0 0-6195 {}} {130 0 0 0-6196 {}} {130 0 0 0-6197 {}} {130 0 0 0-6198 {}} {130 0 0 0-6199 {}} {130 0 0 0-6200 {}} {130 0 0 0-6201 {}}} CYCLES {}}
set a(0-6172) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2006 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-4190 {}} {128 0 0 0-6173 {}}} SUCCS {{259 0 0 0-6173 {}}} CYCLES {}}
set a(0-6173) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2007 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6173 {}} {259 0 0 0-6172 {}} {130 0 0 0-4190 {}} {256 0 0 0-4203 {}}} SUCCS {{774 0 0 0-4203 {}} {128 0 0 0-6172 {}} {772 0 0 0-6173 {}} {259 0 0 0-6174 {}}} CYCLES {}}
set a(0-6174) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2008 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6173 {}} {130 0 0 0-4190 {}}} SUCCS {} CYCLES {}}
set a(0-6175) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2009 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-4190 {}} {128 0 0 0-6176 {}}} SUCCS {{259 0 0 0-6176 {}}} CYCLES {}}
set a(0-6176) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2010 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6176 {}} {259 0 0 0-6175 {}} {130 0 0 0-4190 {}} {256 0 0 0-4202 {}}} SUCCS {{774 0 0 0-4202 {}} {128 0 0 0-6175 {}} {772 0 0 0-6176 {}} {259 0 0 0-6177 {}}} CYCLES {}}
set a(0-6177) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2011 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6176 {}} {130 0 0 0-4190 {}}} SUCCS {} CYCLES {}}
set a(0-6178) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2012 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-4190 {}} {128 0 0 0-6179 {}}} SUCCS {{259 0 0 0-6179 {}}} CYCLES {}}
set a(0-6179) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2013 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6179 {}} {259 0 0 0-6178 {}} {130 0 0 0-4190 {}}} SUCCS {{128 0 0 0-6178 {}} {772 0 0 0-6179 {}} {259 0 0 0-6180 {}}} CYCLES {}}
set a(0-6180) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2014 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6179 {}} {130 0 0 0-4190 {}}} SUCCS {} CYCLES {}}
set a(0-6181) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2015 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-4190 {}} {128 0 0 0-6182 {}}} SUCCS {{259 0 0 0-6182 {}}} CYCLES {}}
set a(0-6182) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2016 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6182 {}} {259 0 0 0-6181 {}} {130 0 0 0-4190 {}}} SUCCS {{128 0 0 0-6181 {}} {772 0 0 0-6182 {}} {259 0 0 0-6183 {}}} CYCLES {}}
set a(0-6183) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2017 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6182 {}} {130 0 0 0-4190 {}}} SUCCS {} CYCLES {}}
set a(0-6184) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2018 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-4190 {}} {128 0 0 0-6185 {}}} SUCCS {{259 0 0 0-6185 {}}} CYCLES {}}
set a(0-6185) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2019 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6185 {}} {259 0 0 0-6184 {}} {130 0 0 0-4190 {}}} SUCCS {{128 0 0 0-6184 {}} {772 0 0 0-6185 {}} {259 0 0 0-6186 {}}} CYCLES {}}
set a(0-6186) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2020 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6185 {}} {130 0 0 0-4190 {}}} SUCCS {} CYCLES {}}
set a(0-6187) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2021 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-4190 {}} {128 0 0 0-6188 {}}} SUCCS {{259 0 0 0-6188 {}}} CYCLES {}}
set a(0-6188) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2022 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6188 {}} {259 0 0 0-6187 {}} {130 0 0 0-4190 {}}} SUCCS {{128 0 0 0-6187 {}} {772 0 0 0-6188 {}} {259 0 0 0-6189 {}}} CYCLES {}}
set a(0-6189) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2023 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6188 {}} {130 0 0 0-4190 {}}} SUCCS {} CYCLES {}}
set a(0-6190) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2024 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-4190 {}} {128 0 0 0-6191 {}}} SUCCS {{259 0 0 0-6191 {}}} CYCLES {}}
set a(0-6191) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2025 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6191 {}} {259 0 0 0-6190 {}} {130 0 0 0-4190 {}}} SUCCS {{128 0 0 0-6190 {}} {772 0 0 0-6191 {}} {259 0 0 0-6192 {}}} CYCLES {}}
set a(0-6192) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2026 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6191 {}} {130 0 0 0-4190 {}}} SUCCS {} CYCLES {}}
set a(0-6193) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2027 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-4190 {}} {128 0 0 0-6194 {}}} SUCCS {{259 0 0 0-6194 {}}} CYCLES {}}
set a(0-6194) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2028 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6194 {}} {259 0 0 0-6193 {}} {130 0 0 0-4190 {}}} SUCCS {{128 0 0 0-6193 {}} {772 0 0 0-6194 {}} {259 0 0 0-6195 {}}} CYCLES {}}
set a(0-6195) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2029 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6194 {}} {130 0 0 0-4190 {}}} SUCCS {} CYCLES {}}
set a(0-6196) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2030 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-4190 {}} {128 0 0 0-6197 {}}} SUCCS {{259 0 0 0-6197 {}}} CYCLES {}}
set a(0-6197) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2031 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6197 {}} {259 0 0 0-6196 {}} {130 0 0 0-4190 {}}} SUCCS {{128 0 0 0-6196 {}} {772 0 0 0-6197 {}} {259 0 0 0-6198 {}}} CYCLES {}}
set a(0-6198) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2032 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6197 {}} {130 0 0 0-4190 {}}} SUCCS {} CYCLES {}}
set a(0-6199) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2033 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-4190 {}} {128 0 0 0-6200 {}}} SUCCS {{259 0 0 0-6200 {}}} CYCLES {}}
set a(0-6200) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 10 NAME vec:io_sync(vec:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2034 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-6200 {}} {259 0 0 0-6199 {}} {130 0 0 0-4190 {}}} SUCCS {{128 0 0 0-6199 {}} {772 0 0 0-6200 {}} {259 0 0 0-6201 {}}} CYCLES {}}
set a(0-6201) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-4189 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2035 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-6200 {}} {130 0 0 0-4190 {}}} SUCCS {} CYCLES {}}
set a(0-4189) {CHI {0-4202 0-4203 0-4204 0-4190 0-6172 0-6173 0-6174 0-6175 0-6176 0-6177 0-6178 0-6179 0-6180 0-6181 0-6182 0-6183 0-6184 0-6185 0-6186 0-6187 0-6188 0-6189 0-6190 0-6191 0-6192 0-6193 0-6194 0-6195 0-6196 0-6197 0-6198 0-6199 0-6200 0-6201} ITERATIONS Infinite LATENCY {220731 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {220736 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 220734 TOTAL_CYCLES 220736 NAME main TYPE LOOP DELAY {4414740.00 ns} PAR 0-4188 XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2036 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-4188) {CHI 0-4189 ITERATIONS Infinite LATENCY {220731 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {220736 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 220736 TOTAL_CYCLES 220736 NAME core:rlp TYPE LOOP DELAY {4414740.00 ns} PAR {} XREFS 0c2eac94-3dbe-4cca-87e6-af6678f9de91-2037 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-4188-TOTALCYCLES) {220736}
set a(0-4188-QMOD) {ccs_in(5,64) 0-4202 ccs_in(6,64) 0-4203 mgc_shift_l(1,0,4,10) 0-4206 mgc_add(64,0,1,1,65) {0-4207 0-4227 0-4471 0-4679 0-4905 0-5123 0-5357 0-5575 0-5801 0-6018} mgc_div(65,11,1) 0-4208 mgc_add(65,0,2,1,65) {0-4214 0-4232 0-4476 0-4684 0-4910 0-5128 0-5362 0-5580 0-5806 0-6023} mgc_mul(64,0,64,0,64) {0-4221 0-4465 0-4545 0-4673 0-4753 0-4899 0-4979 0-5117 0-5197 0-5351 0-5431 0-5569 0-5649 0-5795 0-5875 0-6012 0-6092} modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() {0-4224 0-4468 0-4548 0-4553 0-4570 0-4676 0-4756 0-4761 0-4785 0-4902 0-4982 0-4987 0-5014 0-5120 0-5200 0-5205 0-5229 0-5354 0-5434 0-5439 0-5466 0-5572 0-5652 0-5657 0-5681 0-5798 0-5878 0-5883 0-5910 0-6015 0-6095 0-6100 0-6124} mgc_add(7,0,6,0,7) {0-4373 0-5935} BLOCK_1R1W_RBW_rwport(8,7,64,128,128,64,1) {0-4377 0-4490 0-4558 0-4575 0-4609 0-4698 0-4766 0-4790 0-4827 0-4924 0-4995 0-5019 0-5053 0-5142 0-5210 0-5234 0-5271 0-5376 0-5447 0-5471 0-5505 0-5594 0-5662 0-5686 0-5723 0-5820 0-5891 0-5915 0-5948 0-6037 0-6105 0-6129} BLOCK_1R1W_RBW_rwport(9,7,64,128,128,64,1) {0-4378 0-4492 0-4559 0-4577 0-4611 0-4700 0-4768 0-4792 0-4829 0-4926 0-4997 0-5021 0-5055 0-5144 0-5212 0-5236 0-5273 0-5378 0-5449 0-5473 0-5507 0-5596 0-5664 0-5688 0-5725 0-5822 0-5893 0-5917 0-5950 0-6039 0-6107 0-6131} BLOCK_1R1W_RBW_rwport(10,7,64,128,128,64,1) {0-4379 0-4494 0-4560 0-4579 0-4613 0-4702 0-4770 0-4794 0-4831 0-4928 0-4999 0-5023 0-5057 0-5146 0-5214 0-5238 0-5275 0-5380 0-5451 0-5475 0-5509 0-5598 0-5666 0-5690 0-5727 0-5824 0-5895 0-5919 0-5952 0-6041 0-6109 0-6133} BLOCK_1R1W_RBW_rwport(11,7,64,128,128,64,1) {0-4380 0-4496 0-4561 0-4581 0-4615 0-4704 0-4772 0-4796 0-4833 0-4930 0-5001 0-5025 0-5059 0-5148 0-5216 0-5240 0-5277 0-5382 0-5453 0-5477 0-5511 0-5600 0-5668 0-5692 0-5729 0-5826 0-5897 0-5921 0-5954 0-6043 0-6111 0-6135} BLOCK_1R1W_RBW_rwport(12,7,64,128,128,64,1) {0-4381 0-4498 0-4562 0-4583 0-4617 0-4706 0-4774 0-4798 0-4835 0-4932 0-5003 0-5027 0-5061 0-5150 0-5218 0-5242 0-5279 0-5384 0-5455 0-5479 0-5513 0-5602 0-5670 0-5694 0-5731 0-5828 0-5899 0-5923 0-5956 0-6045 0-6113 0-6137} BLOCK_1R1W_RBW_rwport(13,7,64,128,128,64,1) {0-4382 0-4500 0-4563 0-4585 0-4619 0-4708 0-4776 0-4800 0-4837 0-4934 0-5005 0-5029 0-5063 0-5152 0-5220 0-5244 0-5281 0-5386 0-5457 0-5481 0-5515 0-5604 0-5672 0-5696 0-5733 0-5830 0-5901 0-5925 0-5958 0-6047 0-6115 0-6139} BLOCK_1R1W_RBW_rwport(14,7,64,128,128,64,1) {0-4383 0-4502 0-4564 0-4587 0-4621 0-4710 0-4778 0-4802 0-4839 0-4936 0-5007 0-5031 0-5065 0-5154 0-5222 0-5246 0-5283 0-5388 0-5459 0-5483 0-5517 0-5606 0-5674 0-5698 0-5735 0-5832 0-5903 0-5927 0-5960 0-6049 0-6117 0-6141} BLOCK_1R1W_RBW_rwport(15,7,64,128,128,64,1) {0-4384 0-4504 0-4565 0-4589 0-4623 0-4712 0-4780 0-4804 0-4841 0-4938 0-5009 0-5033 0-5067 0-5156 0-5224 0-5248 0-5285 0-5390 0-5461 0-5485 0-5519 0-5608 0-5676 0-5700 0-5737 0-5834 0-5905 0-5929 0-5962 0-6051 0-6119 0-6143} mgc_mux1hot(64,8) {0-4447 0-4544 0-4662 0-4752 0-4888 0-4978 0-5106 0-5196 0-5340 0-5430 0-5558 0-5648 0-5784 0-5874 0-6001 0-6091} mgc_add(7,0,2,1,7) 0-4457 mgc_add3(11,0,9,0,10,0,11) {0-4485 0-4693 0-4919 0-5137 0-5371 0-5589 0-5815 0-6032} mgc_add(64,0,64,0,64) {0-4550 0-4567 0-4758 0-4782 0-4984 0-5011 0-5202 0-5226 0-5436 0-5463 0-5654 0-5678 0-5880 0-5907 0-6097 0-6121} mgc_add(10,0,9,0,10) {0-4596 0-4605 0-4811 0-5049 0-5255 0-5492 0-5501 0-5707 0-5944} mgc_add(9,0,8,0,9) {0-4820 0-5716} mgc_add(8,0,7,0,8) {0-5040 0-5264} mgc_add(6,0,2,1,7) 0-6146 mgc_add(10,0,10,0,10) 0-6152 mgc_add(32,0,10,0,32) 0-6157 mgc_add(22,0,1,1,23) 0-6159 mgc_add(4,0,2,1,4) 0-6165 mgc_add(3,0,3,0,3) 0-6167 mgc_io_sync(0) {0-6173 0-6176 0-6179 0-6182 0-6185 0-6188 0-6191 0-6194 0-6197 0-6200}}
set a(0-4188-PROC_NAME) {core}
set a(0-4188-HIER_NAME) {/inPlaceNTT_DIT/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-4188}

