--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Perger.twx Perger.ncd -o Perger.twr Perger.pcf -ucf
Perger.ucf

Design file:              Perger.ncd
Physical constraint file: Perger.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 169828 paths analyzed, 6768 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.829ns.
--------------------------------------------------------------------------------

Paths for end point displayer_inst/display_inst/formatted_message_80 (SLICE_X15Y46.A2), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_internal_FSM_FFd1 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_80 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.765ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_internal_FSM_FFd1 to displayer_inst/display_inst/formatted_message_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.476   controller_inst/state_internal_FSM_FFd2
                                                       controller_inst/state_internal_FSM_FFd1
    SLICE_X21Y18.D3      net (fanout=477)      2.815   controller_inst/state_internal_FSM_FFd1
    SLICE_X21Y18.D       Tilo                  0.259   editor_inst/key_timer<25>
                                                       controller_inst/_n0069_inv1
    SLICE_X21Y46.A2      net (fanout=98)       4.057   displayer_inst/display_inst/Mram_current_state[1]_X_20_o_wide_mux_1124_OUT2
    SLICE_X21Y46.A       Tilo                  0.259   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>1
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>11
    SLICE_X20Y46.D2      net (fanout=1)        0.778   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>1
    SLICE_X20Y46.D       Tilo                  0.254   displayer_inst/display_inst/formatted_message<86>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>2
    SLICE_X15Y46.A2      net (fanout=8)        1.494   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>2
    SLICE_X15Y46.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<83>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>3
                                                       displayer_inst/display_inst/formatted_message_80
    -------------------------------------------------  ---------------------------
    Total                                     10.765ns (1.621ns logic, 9.144ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_internal_FSM_FFd2 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_80 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.615ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_internal_FSM_FFd2 to displayer_inst/display_inst/formatted_message_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.DQ      Tcko                  0.476   controller_inst/state_internal_FSM_FFd2
                                                       controller_inst/state_internal_FSM_FFd2
    SLICE_X21Y18.D5      net (fanout=478)      2.665   controller_inst/state_internal_FSM_FFd2
    SLICE_X21Y18.D       Tilo                  0.259   editor_inst/key_timer<25>
                                                       controller_inst/_n0069_inv1
    SLICE_X21Y46.A2      net (fanout=98)       4.057   displayer_inst/display_inst/Mram_current_state[1]_X_20_o_wide_mux_1124_OUT2
    SLICE_X21Y46.A       Tilo                  0.259   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>1
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>11
    SLICE_X20Y46.D2      net (fanout=1)        0.778   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>1
    SLICE_X20Y46.D       Tilo                  0.254   displayer_inst/display_inst/formatted_message<86>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>2
    SLICE_X15Y46.A2      net (fanout=8)        1.494   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>2
    SLICE_X15Y46.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<83>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>3
                                                       displayer_inst/display_inst/formatted_message_80
    -------------------------------------------------  ---------------------------
    Total                                     10.615ns (1.621ns logic, 8.994ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               editor_inst/char_index_internal_2 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_80 (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.042ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.689 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: editor_inst/char_index_internal_2 to displayer_inst/display_inst/formatted_message_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.BQ      Tcko                  0.476   editor_inst/char_index_internal<3>
                                                       editor_inst/char_index_internal_2
    SLICE_X21Y46.A1      net (fanout=75)       3.408   editor_inst/char_index_internal<2>
    SLICE_X21Y46.A       Tilo                  0.259   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>1
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>11
    SLICE_X20Y46.D2      net (fanout=1)        0.778   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>1
    SLICE_X20Y46.D       Tilo                  0.254   displayer_inst/display_inst/formatted_message<86>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>2
    SLICE_X15Y46.A2      net (fanout=8)        1.494   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>2
    SLICE_X15Y46.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<83>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<80>3
                                                       displayer_inst/display_inst/formatted_message_80
    -------------------------------------------------  ---------------------------
    Total                                      7.042ns (1.362ns logic, 5.680ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/display_inst/formatted_message_111 (SLICE_X7Y41.A2), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_internal_FSM_FFd1 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_111 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.771ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.715 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_internal_FSM_FFd1 to displayer_inst/display_inst/formatted_message_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.476   controller_inst/state_internal_FSM_FFd2
                                                       controller_inst/state_internal_FSM_FFd1
    SLICE_X21Y18.D3      net (fanout=477)      2.815   controller_inst/state_internal_FSM_FFd1
    SLICE_X21Y18.D       Tilo                  0.259   editor_inst/key_timer<25>
                                                       controller_inst/_n0069_inv1
    SLICE_X6Y48.A5       net (fanout=98)       4.334   displayer_inst/display_inst/Mram_current_state[1]_X_20_o_wide_mux_1124_OUT2
    SLICE_X6Y48.A        Tilo                  0.235   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>1
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>11
    SLICE_X7Y48.D1       net (fanout=1)        0.649   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>1
    SLICE_X7Y48.D        Tilo                  0.259   displayer_inst/display_inst/formatted_message<110>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>2
    SLICE_X7Y41.A2       net (fanout=8)        1.371   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>2
    SLICE_X7Y41.CLK      Tas                   0.373   displayer_inst/display_inst/formatted_message<114>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<111>1
                                                       displayer_inst/display_inst/formatted_message_111
    -------------------------------------------------  ---------------------------
    Total                                     10.771ns (1.602ns logic, 9.169ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_internal_FSM_FFd2 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_111 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.715 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_internal_FSM_FFd2 to displayer_inst/display_inst/formatted_message_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.DQ      Tcko                  0.476   controller_inst/state_internal_FSM_FFd2
                                                       controller_inst/state_internal_FSM_FFd2
    SLICE_X21Y18.D5      net (fanout=478)      2.665   controller_inst/state_internal_FSM_FFd2
    SLICE_X21Y18.D       Tilo                  0.259   editor_inst/key_timer<25>
                                                       controller_inst/_n0069_inv1
    SLICE_X6Y48.A5       net (fanout=98)       4.334   displayer_inst/display_inst/Mram_current_state[1]_X_20_o_wide_mux_1124_OUT2
    SLICE_X6Y48.A        Tilo                  0.235   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>1
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>11
    SLICE_X7Y48.D1       net (fanout=1)        0.649   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>1
    SLICE_X7Y48.D        Tilo                  0.259   displayer_inst/display_inst/formatted_message<110>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>2
    SLICE_X7Y41.A2       net (fanout=8)        1.371   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>2
    SLICE_X7Y41.CLK      Tas                   0.373   displayer_inst/display_inst/formatted_message<114>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<111>1
                                                       displayer_inst/display_inst/formatted_message_111
    -------------------------------------------------  ---------------------------
    Total                                     10.621ns (1.602ns logic, 9.019ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               editor_inst/char_index_internal_2 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_111 (FF)
  Requirement:          50.000ns
  Data Path Delay:      7.171ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.715 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: editor_inst/char_index_internal_2 to displayer_inst/display_inst/formatted_message_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.BQ      Tcko                  0.476   editor_inst/char_index_internal<3>
                                                       editor_inst/char_index_internal_2
    SLICE_X6Y48.A1       net (fanout=75)       3.808   editor_inst/char_index_internal<2>
    SLICE_X6Y48.A        Tilo                  0.235   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>1
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>11
    SLICE_X7Y48.D1       net (fanout=1)        0.649   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>1
    SLICE_X7Y48.D        Tilo                  0.259   displayer_inst/display_inst/formatted_message<110>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>2
    SLICE_X7Y41.A2       net (fanout=8)        1.371   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<104>2
    SLICE_X7Y41.CLK      Tas                   0.373   displayer_inst/display_inst/formatted_message<114>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<111>1
                                                       displayer_inst/display_inst/formatted_message_111
    -------------------------------------------------  ---------------------------
    Total                                      7.171ns (1.343ns logic, 5.828ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point displayer_inst/display_inst/formatted_message_51 (SLICE_X17Y54.C1), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     39.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_internal_FSM_FFd1 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_51 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.682ns (Levels of Logic = 4)
  Clock Path Skew:      0.023ns (0.741 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_internal_FSM_FFd1 to displayer_inst/display_inst/formatted_message_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.476   controller_inst/state_internal_FSM_FFd2
                                                       controller_inst/state_internal_FSM_FFd1
    SLICE_X21Y18.D3      net (fanout=477)      2.815   controller_inst/state_internal_FSM_FFd1
    SLICE_X21Y18.D       Tilo                  0.259   editor_inst/key_timer<25>
                                                       controller_inst/_n0069_inv1
    SLICE_X21Y52.A2      net (fanout=98)       4.082   displayer_inst/display_inst/Mram_current_state[1]_X_20_o_wide_mux_1124_OUT2
    SLICE_X21Y52.A       Tilo                  0.259   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>1
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>11
    SLICE_X20Y54.C1      net (fanout=1)        0.755   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>1
    SLICE_X20Y54.C       Tilo                  0.255   displayer_inst/display_inst/formatted_message<55>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X17Y54.C1      net (fanout=8)        1.408   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X17Y54.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<52>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<51>1
                                                       displayer_inst/display_inst/formatted_message_51
    -------------------------------------------------  ---------------------------
    Total                                     10.682ns (1.622ns logic, 9.060ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     39.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_internal_FSM_FFd2 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_51 (FF)
  Requirement:          50.000ns
  Data Path Delay:      10.532ns (Levels of Logic = 4)
  Clock Path Skew:      0.023ns (0.741 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_internal_FSM_FFd2 to displayer_inst/display_inst/formatted_message_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.DQ      Tcko                  0.476   controller_inst/state_internal_FSM_FFd2
                                                       controller_inst/state_internal_FSM_FFd2
    SLICE_X21Y18.D5      net (fanout=478)      2.665   controller_inst/state_internal_FSM_FFd2
    SLICE_X21Y18.D       Tilo                  0.259   editor_inst/key_timer<25>
                                                       controller_inst/_n0069_inv1
    SLICE_X21Y52.A2      net (fanout=98)       4.082   displayer_inst/display_inst/Mram_current_state[1]_X_20_o_wide_mux_1124_OUT2
    SLICE_X21Y52.A       Tilo                  0.259   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>1
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>11
    SLICE_X20Y54.C1      net (fanout=1)        0.755   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>1
    SLICE_X20Y54.C       Tilo                  0.255   displayer_inst/display_inst/formatted_message<55>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X17Y54.C1      net (fanout=8)        1.408   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X17Y54.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<52>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<51>1
                                                       displayer_inst/display_inst/formatted_message_51
    -------------------------------------------------  ---------------------------
    Total                                     10.532ns (1.622ns logic, 8.910ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/state_internal_FSM_FFd1 (FF)
  Destination:          displayer_inst/display_inst/formatted_message_51 (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.263ns (Levels of Logic = 4)
  Clock Path Skew:      0.023ns (0.741 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/state_internal_FSM_FFd1 to displayer_inst/display_inst/formatted_message_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.476   controller_inst/state_internal_FSM_FFd2
                                                       controller_inst/state_internal_FSM_FFd1
    SLICE_X21Y53.D1      net (fanout=477)      4.255   controller_inst/state_internal_FSM_FFd1
    SLICE_X21Y53.D       Tilo                  0.259   displayer_inst/display_message<52>
                                                       displayer_inst/display_message<52>1
    SLICE_X21Y53.A3      net (fanout=2)        0.364   displayer_inst/display_message<52>
    SLICE_X21Y53.A       Tilo                  0.259   displayer_inst/display_message<52>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2_SW0
    SLICE_X20Y54.C6      net (fanout=1)        0.614   N26
    SLICE_X20Y54.C       Tilo                  0.255   displayer_inst/display_inst/formatted_message<55>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X17Y54.C1      net (fanout=8)        1.408   displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<48>2
    SLICE_X17Y54.CLK     Tas                   0.373   displayer_inst/display_inst/formatted_message<52>
                                                       displayer_inst/display_inst/message_in[239]_message_in[239]_mux_1123_OUT<51>1
                                                       displayer_inst/display_inst/formatted_message_51
    -------------------------------------------------  ---------------------------
    Total                                      8.263ns (1.622ns logic, 6.641ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Hold Paths: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point communicator_inst/uart_inst/uart_rx_data_sr_1 (SLICE_X6Y57.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               communicator_inst/uart_inst/uart_rx_data_sr_0 (FF)
  Destination:          communicator_inst/uart_inst/uart_rx_data_sr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: communicator_inst/uart_inst/uart_rx_data_sr_0 to communicator_inst/uart_inst/uart_rx_data_sr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y57.CQ       Tcko                  0.200   communicator_inst/uart_inst/uart_rx_data_sr<1>
                                                       communicator_inst/uart_inst/uart_rx_data_sr_0
    SLICE_X6Y57.DX       net (fanout=1)        0.137   communicator_inst/uart_inst/uart_rx_data_sr<0>
    SLICE_X6Y57.CLK      Tckdi       (-Th)    -0.048   communicator_inst/uart_inst/uart_rx_data_sr<1>
                                                       communicator_inst/uart_inst/uart_rx_data_sr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point buzz_controller_inst/send_success_pattern_inst/latched_enable (SLICE_X18Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buzz_controller_inst/send_success_pattern_inst/latched_enable (FF)
  Destination:          buzz_controller_inst/send_success_pattern_inst/latched_enable (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: buzz_controller_inst/send_success_pattern_inst/latched_enable to buzz_controller_inst/send_success_pattern_inst/latched_enable
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.200   buzz_controller_inst/send_success_pattern_inst/latched_enable
                                                       buzz_controller_inst/send_success_pattern_inst/latched_enable
    SLICE_X18Y21.A6      net (fanout=9)        0.024   buzz_controller_inst/send_success_pattern_inst/latched_enable
    SLICE_X18Y21.CLK     Tah         (-Th)    -0.190   buzz_controller_inst/send_success_pattern_inst/latched_enable
                                                       buzz_controller_inst/send_success_pattern_inst/latched_enable_rstpot
                                                       buzz_controller_inst/send_success_pattern_inst/latched_enable
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point communicator_inst/uart_inst/uart_tx_data_vec_4 (SLICE_X22Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               communicator_inst/uart_inst/uart_tx_data_vec_4 (FF)
  Destination:          communicator_inst/uart_inst/uart_tx_data_vec_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 50.000ns
  Destination Clock:    clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: communicator_inst/uart_inst/uart_tx_data_vec_4 to communicator_inst/uart_inst/uart_tx_data_vec_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.AQ      Tcko                  0.200   communicator_inst/uart_inst/uart_tx_data_vec<6>
                                                       communicator_inst/uart_inst/uart_tx_data_vec_4
    SLICE_X22Y29.A6      net (fanout=2)        0.026   communicator_inst/uart_inst/uart_tx_data_vec<4>
    SLICE_X22Y29.CLK     Tah         (-Th)    -0.190   communicator_inst/uart_inst/uart_tx_data_vec<6>
                                                       communicator_inst/uart_inst/mux411
                                                       communicator_inst/uart_inst/uart_tx_data_vec_4
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_osc = PERIOD TIMEGRP "clk" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 47.334ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/g_btn_debounce[5].debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/g_btn_debounce[5].debounce_inst/count_0/CK
  Location pin: SLICE_X16Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 49.520ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: input_cleaner_inst/g_btn_debounce[5].debounce_inst/count<3>/CLK
  Logical resource: input_cleaner_inst/g_btn_debounce[5].debounce_inst/count_1/CK
  Location pin: SLICE_X16Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.829|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 169828 paths, 0 nets, and 8636 connections

Design statistics:
   Minimum period:  10.829ns{1}   (Maximum frequency:  92.345MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  8 16:54:31 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 408 MB



