// ä¸?æ¡è¾“å…¥æ?»çº¿
module input_bus
#(parameter BUS_WIDTH=8) //æ€»çº¿ä½å®½
(
    clk,
    rst_n,
    data,
    en,             //enåº”è¯¥æå‰ä¸?ä¸ªæ—¶é’Ÿå‘¨æœŸæœ‰æ•ˆï¼Ÿ
    data_l0,
    data_l1,
    data_l2,
    en_l0,
    en_l1,
    en_l2
);

input clk,rst_n; 
input en;                           //æ€»çº¿ä½¿èƒ½(å½±å“PEå¼?å…?)
input [BUS_WIDTH-1:0] data;         //æ€»çº¿æ•°æ®

output en_l0,en_l1,en_l2;                           //å…±ä¸‰çº§ï¼Œä¾æ¬¡å»¶æ—¶1ä¸ªclk,åˆ†åˆ«å¯¹åº”ä¸åŒçš„PEä½¿ç”¨;
output [BUS_WIDTH-1:0] data_l0,data_l1,data_l2;     //å…±ä¸‰çº§ï¼Œä¾æ¬¡å»¶æ—¶1ä¸ªclk,åˆ†åˆ«å¯¹åº”ä¸åŒçš„PEä½¿ç”¨;

reg en_l0,en_l1,en_l2;
reg [BUS_WIDTH-1:0] data_l0,data_l1,data_l2;

always@(posedge clk or negedge rst_n)
begin
    if(!rst_n)
    begin
        en_l0 <= 1'b0;
        en_l1 <= 1'b0;
        en_l2 <= 1'b0;
        data_l0 <= 'd0;
        data_l1 <= 'd0;
        data_l2 <= 'd0;
    end
    else
    begin
        en_l0 <= en;
        en_l1 <= en_l0;
        en_l2 <= en_l1;
        data_l0 <= data;
        data_l1 <= data_l0;
        data_l2 <= data_l1;
    end
end

endmodule