library ieee;
use ieee.std_logic_1164.all;

entity sr_latch is
port(
	S: in std_logic;
	R: in std_logic;
	Q: out std_logic;
	QBAR: out std_logic
);
end sr_latch;

architecture dataflow of sr_latch is
begin

end architecture dataflow;