

================================================================
== Synthesis Summary Report of 'filt'
================================================================
+ General Information: 
    * Date:           Thu Apr 11 04:51:48 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        FIR_Test_Vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+-------+---------+--------+----------+---------+------+----------+--------+---------+-----------+------------+-----+
    |              Modules              | Issue|       | Latency | Latency| Iteration|         | Trip |          |        |         |           |            |     |
    |              & Loops              | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |     LUT    | URAM|
    +-----------------------------------+------+-------+---------+--------+----------+---------+------+----------+--------+---------+-----------+------------+-----+
    |+ filt                             |     -|   0.00|        -|       -|         -|        -|     -|        no|  6 (2%)|  21 (9%)|  7110 (6%)|  6468 (12%)|    -|
    | o VITIS_LOOP_22_1                 |     -|  14.60|        -|       -|         -|        -|     -|        no|       -|        -|          -|           -|    -|
    |  + filt_Pipeline_VITIS_LOOP_38_2  |     -|   0.00|        -|       -|         -|        -|     -|        no|       -|        -|  371 (~0%)|   358 (~0%)|    -|
    |   o VITIS_LOOP_38_2               |     -|  14.60|        -|       -|         8|        1|     -|       yes|       -|        -|          -|           -|    -|
    +-----------------------------------+------+-------+---------+--------+----------+---------+------+----------+--------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------+
| Interface     | Register | Offset | Width | Access | Description          |
+---------------+----------+--------+-------+--------+----------------------+
| s_axi_control | coefs_1  | 0x10   | 32    | W      | Data signal of coefs |
| s_axi_control | coefs_2  | 0x14   | 32    | W      | Data signal of coefs |
+---------------+----------+--------+-------+--------+----------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| input_r   | in        | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| output_r  | out       | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------------------+
| Argument | Direction | Datatype                                               |
+----------+-----------+--------------------------------------------------------+
| output   | out       | stream<hls::axis<ap_int<32>, 1, 1, 1, '8', false>, 0>& |
| coefs    | inout     | int*                                                   |
| input    | in        | stream<hls::axis<ap_int<32>, 1, 1, 1, '8', false>, 0>& |
+----------+-----------+--------------------------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| output   | output_r      | interface |          |                                   |
| coefs    | m_axi_gmem    | interface |          |                                   |
| coefs    | s_axi_control | register  | offset   | name=coefs_1 offset=0x10 range=32 |
| coefs    | s_axi_control | register  | offset   | name=coefs_2 offset=0x14 range=32 |
| input    | input_r       | interface |          |                                   |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | read      | 99     | 32    |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop            | Loop Location  | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | coefs    | filt.cpp:61:42  | read      | Widen Fail   |        |                 |                | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | coefs    | filt.cpp:61:42  | read      | Inferred     | 99     | VITIS_LOOP_22_1 | filt.cpp:22:19 |            |                                                                                                       |
| m_axi_gmem   | coefs    | filt.cpp:64:39  | read      | Widen Fail   |        |                 |                | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | coefs    | filt.cpp:64:39  | read      | Inferred     | 99     | VITIS_LOOP_22_1 | filt.cpp:22:19 |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+----------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------+-----+--------+-------------+-----+--------+---------+
| + filt                           | 21  |        |             |     |        |         |
|   mul_32s_32s_32_1_1_U14         | 3   |        | accumulate  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61    | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_1  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_2  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_3  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_4  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_5  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_6  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_7  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_8  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_9  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_10 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_11 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_12 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_13 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_14 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_15 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_16 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_17 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_18 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_19 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_20 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_21 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_22 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_23 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_24 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_25 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_26 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_27 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_28 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_29 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_30 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_31 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_32 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_33 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_34 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15         | 3   |        | mul_ln61_35 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_36 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_37 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_38 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_39 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_40 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_41 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_42 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_43 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_44 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_45 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15         | 3   |        | mul_ln61_46 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_47 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15         | 3   |        | mul_ln61_48 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U16         | 3   |        | mul_ln61_49 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_50 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_51 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15         | 3   |        | mul_ln61_52 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_53 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_54 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15         | 3   |        | mul_ln61_55 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_56 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15         | 3   |        | mul_ln61_57 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U16         | 3   |        | mul_ln61_58 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_59 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_60 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15         | 3   |        | mul_ln61_61 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_62 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15         | 3   |        | mul_ln61_63 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_64 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U16         | 3   |        | mul_ln61_65 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_66 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U16         | 3   |        | mul_ln61_67 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U17         | 3   |        | mul_ln61_68 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15         | 3   |        | mul_ln61_69 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U16         | 3   |        | mul_ln61_70 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U17         | 3   |        | mul_ln61_71 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U18         | 3   |        | mul_ln61_72 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U17         | 3   |        | mul_ln61_73 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U18         | 3   |        | mul_ln61_74 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_75 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_76 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15         | 3   |        | mul_ln61_77 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U16         | 3   |        | mul_ln61_78 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U17         | 3   |        | mul_ln61_79 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U18         | 3   |        | mul_ln61_80 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_81 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U16         | 3   |        | mul_ln61_82 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U17         | 3   |        | mul_ln61_83 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_84 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15         | 3   |        | mul_ln61_85 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U16         | 3   |        | mul_ln61_86 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U16         | 3   |        | mul_ln61_87 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U17         | 3   |        | mul_ln61_88 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U18         | 3   |        | mul_ln61_89 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln61_90 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U19         | 3   |        | mul_ln61_91 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U20         | 3   |        | mul_ln61_92 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15         | 3   |        | mul_ln61_93 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U16         | 3   |        | mul_ln61_94 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U17         | 3   |        | mul_ln61_95 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U18         | 3   |        | mul_ln61_96 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14         | 3   |        | mul_ln64    | mul | auto   | 0       |
|   add_ln64_fu_1154_p2            |     |        | add_ln64    | add | fabric | 0       |
|   grp_fu_756_p2                  |     |        | add_ln64_5  | add | fabric | 0       |
|   grp_fu_756_p2                  |     |        | add_ln64_16 | add | fabric | 0       |
|   grp_fu_756_p2                  |     |        | add_ln64_23 | add | fabric | 0       |
|   grp_fu_756_p2                  |     |        | add_ln64_28 | add | fabric | 0       |
|   grp_fu_756_p2                  |     |        | add_ln64_39 | add | fabric | 0       |
|   grp_fu_598_p2                  |     |        | add_ln64_42 | add | fabric | 0       |
|   grp_fu_598_p2                  |     |        | add_ln64_53 | add | fabric | 0       |
|   add_ln64_64_fu_919_p2          |     |        | add_ln64_64 | add | fabric | 0       |
|   add_ln64_67_fu_925_p2          |     |        | add_ln64_67 | add | fabric | 0       |
|   grp_fu_580_p2                  |     |        | add_ln64_72 | add | fabric | 0       |
|   grp_fu_580_p2                  |     |        | add_ln64_77 | add | fabric | 0       |
|   add_ln64_88_fu_1034_p2         |     |        | add_ln64_88 | add | fabric | 0       |
|   grp_fu_580_p2                  |     |        | add_ln64_91 | add | fabric | 0       |
|   add_ln30_fu_873_p2             |     |        | add_ln30    | add | fabric | 0       |
|   i_3_fu_1196_p2                 |     |        | i_3         | add | fabric | 0       |
|  + filt_Pipeline_VITIS_LOOP_38_2 | 0   |        |             |     |        |         |
|    add_ln45_fu_208_p2            |     |        | add_ln45    | add | fabric | 0       |
|    add_ln48_fu_241_p2            |     |        | add_ln48    | add | fabric | 0       |
+----------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+----------------------+-----------+-----------+------+------+--------+------------------+------+---------+------------------+
| Name                 | Usage     | Type      | BRAM | URAM | Pragma | Variable         | Impl | Latency | Bitwidth, Depth, |
|                      |           |           |      |      |        |                  |      |         | Banks            |
+----------------------+-----------+-----------+------+------+--------+------------------+------+---------+------------------+
| + filt               |           |           | 6    | 0    |        |                  |      |         |                  |
|   control_s_axi_U    | interface | s_axilite |      |      |        |                  |      |         |                  |
|   gmem_m_axi_U       | interface | m_axi     | 4    |      |        |                  |      |         |                  |
|   signal_shift_reg_U | ram_t2p   |           | 2    |      |        | signal_shift_reg | auto | 1       | 32, 99, 1        |
+----------------------+-----------+-----------+------+------+--------+------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+----------------------------+
| Type      | Options                        | Location                   |
+-----------+--------------------------------+----------------------------+
| interface | m_axi depth=99 port=coefs      | filt.cpp:4 in filt, coefs  |
| interface | axis register both port=input  | filt.cpp:5 in filt, input  |
| interface | axis register both port=output | filt.cpp:6 in filt, output |
| interface | ap_ctrl_none port=return       | filt.cpp:7 in filt, return |
| unroll    |                                | filt.cpp:59 in filt        |
+-----------+--------------------------------+----------------------------+


