{"Source Block": ["hdl/library/common/up_tdd_cntrl.v@203:213@HdlStmAssign", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h20) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h20) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], "Clone Blocks": [["hdl/library/common/up_pmod.v@96:106", "\n  // decode block select\n\n  assign up_wreq_s   = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s   = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_pmod.v@95:105", "  wire            up_rreq_s;\n\n  // decode block select\n\n  assign up_wreq_s   = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s   = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_axis_dma_rx.v@132:142", "  wire            up_dma_status_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_waddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_axis_dma_rx.v@131:141", "  wire            up_dma_unf_s;\n  wire            up_dma_status_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_waddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n"], ["hdl/library/common/up_axis_dma_tx.v@117:127", "  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n"], ["hdl/library/common/up_pmod.v@94:104", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n\n  // decode block select\n\n  assign up_wreq_s   = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s   = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n"], ["hdl/library/common/up_hdmi_tx.v@172:182", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:12] == 2'd0) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:12] == 2'd0) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_axis_dma_tx.v@118:128", "  wire            up_dma_unf_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_clkgen.v@130:140", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_dac_common.v@201:211", "  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_axis_dma_rx.v@133:143", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_waddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/axi_ad7175/up_adc_common.v@247:257", "  \n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_tdd_cntrl.v@201:211", "\n  wire    [ 7:0]  up_tdd_status_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h20) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h20) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n"], ["hdl/library/axi_ad7175/up_adc_common.v@248:258", "  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_adc_common.v@231:241", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_tdd_cntrl.v@202:212", "  wire    [ 7:0]  up_tdd_status_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h20) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h20) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_clkgen.v@131:141", "  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_hdmi_tx.v@171:181", "  wire            up_vdma_tpm_oos_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:12] == 2'd0) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:12] == 2'd0) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_dac_common.v@200:210", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_adc_common.v@232:242", "  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_hdmi_rx.v@150:160", "  wire    [31:0]  up_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:12] == 2'd0) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:12] == 2'd0) ? up_rreq : 1'b0;\n  assign up_preset_s  = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_hdmi_rx.v@151:161", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:12] == 2'd0) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:12] == 2'd0) ? up_rreq : 1'b0;\n  assign up_preset_s  = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_axis_dma_tx.v@119:129", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"]], "Diff Content": {"Delete": [[208, "  assign up_preset_s = ~up_resetn;\n"]], "Add": []}}