
*** Running vivado
    with args -log encoder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source encoder.tcl


ECHO 已關閉。
ECHO 已關閉。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source encoder.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 473.480 ; gain = 181.695
Command: synth_design -top encoder -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4172
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 921.574 ; gain = 444.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'encoder' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Encoder/Encoder.srcs/sources_1/imports/rtl_src/encoder.v:28]
INFO: [Synth 8-6157] synthesizing module 'uncenter_coeff' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Encoder/Encoder.srcs/sources_1/imports/rtl_src/uncenter_coeff.v:27]
INFO: [Synth 8-6155] done synthesizing module 'uncenter_coeff' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Encoder/Encoder.srcs/sources_1/imports/rtl_src/uncenter_coeff.v:27]
INFO: [Synth 8-6157] synthesizing module 'zero_strip' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Encoder/Encoder.srcs/sources_1/imports/rtl_src/zero_strip.v:27]
INFO: [Synth 8-6155] done synthesizing module 'zero_strip' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Encoder/Encoder.srcs/sources_1/imports/rtl_src/zero_strip.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Encoder/Encoder.srcs/sources_1/imports/rtl_src/encoder.v:96]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Encoder/Encoder.srcs/sources_1/imports/rtl_src/encoder.v:28]
WARNING: [Synth 8-3917] design encoder has port ready_i driven by constant 1
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.734 ; gain = 552.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.734 ; gain = 552.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.734 ; gain = 552.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.734 ; gain = 552.312
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 4     
	   3 Input   23 Bit       Adders := 16    
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               92 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 8     
	   7 Input   23 Bit        Muxes := 4     
	   6 Input   23 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 4     
	   6 Input   20 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design encoder has port ready_i driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1281.355 ; gain = 803.934
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1281.355 ; gain = 803.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1281.355 ; gain = 803.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1281.355 ; gain = 803.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1281.355 ; gain = 803.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1281.355 ; gain = 803.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1281.355 ; gain = 803.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1281.355 ; gain = 803.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1281.355 ; gain = 803.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   135|
|3     |LUT1   |   261|
|4     |LUT2   |   216|
|5     |LUT3   |   236|
|6     |LUT4   |   166|
|7     |LUT5   |   427|
|8     |LUT6   |   818|
|9     |FDRE   |   461|
|10    |IBUF   |   102|
|11    |OBUF   |    66|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2889|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1281.355 ; gain = 803.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1281.355 ; gain = 803.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1281.355 ; gain = 803.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1287.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'encoder' is not ideal for floorplanning, since the cellview 'encoder' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1331.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系統找不到指定的路徑。
Synth Design complete | Checksum: c26518ea
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1331.309 ; gain = 857.828
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1331.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Encoder/Encoder.runs/synth_1/encoder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file encoder_utilization_synth.rpt -pb encoder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 19 14:33:12 2025...
