# Reading pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:54 on Oct 29,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 17:18:54 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:55 on Oct 29,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:18:55 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:55 on Oct 29,2022
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 17:18:55 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:55 on Oct 29,2022
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 17:18:55 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:55 on Oct 29,2022
# vlog -reportprogress 300 ./UPC.sv 
# -- Compiling module UPC
# 
# Top level modules:
# 	UPC
# End time: 17:18:55 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:55 on Oct 29,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 17:18:55 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:55 on Oct 29,2022
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 17:18:55 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:55 on Oct 29,2022
# vlog -reportprogress 300 ./runwaylights.sv 
# -- Compiling module runwaylights
# -- Compiling module runwaylights_testbench
# 
# Top level modules:
# 	runwaylights_testbench
# End time: 17:18:56 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:56 on Oct 29,2022
# vlog -reportprogress 300 ./victory.sv 
# -- Compiling module victory
# -- Compiling module victory_testbench
# 
# Top level modules:
# 	victory_testbench
# End time: 17:18:56 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:56 on Oct 29,2022
# vlog -reportprogress 300 ./userin.sv 
# -- Compiling module userin
# -- Compiling module userin_testbench
# 
# Top level modules:
# 	userin_testbench
# End time: 17:18:56 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:18:56 on Oct 29,2022
# vlog -reportprogress 300 ./playfield.sv 
# -- Compiling module playfield
# -- Compiling module playfield_testbench
# 
# Top level modules:
# 	playfield_testbench
# End time: 17:18:56 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 17:18:56 on Oct 29,2022
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.userin
# Loading work.playfield
# Loading work.victory
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
# End time: 17:26:10 on Oct 29,2022, Elapsed time: 0:07:14
# Errors: 0, Warnings: 0
