// Seed: 64161270
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  final $signed(79);
  ;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input  wand id_2,
    output tri0 id_3,
    input  tri0 id_4
);
  assign #id_6 id_1 = id_2;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic [-1 'b0 : -1] id_8 = id_8;
  wire id_9;
endmodule
