<stg><name>enqueue_dequeue_fram</name>


<trans_list>

<trans id="272" from="1" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln136" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="0"/>
<literal name="icmp_ln148" val="0"/>
</and_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="icmp_ln67" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="1" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="1"/>
<literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="0"/>
<literal name="icmp_ln148" val="1"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="1" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="1" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="1"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="1" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="4" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="6" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="8" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="10" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="12" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="14" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %ac_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %ac)

]]></Node>
<StgValue><ssdm name="ac_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %operation_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %operation)

]]></Node>
<StgValue><ssdm name="operation_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3">
<![CDATA[
:2  %available_spaces_bk_s = load i3* @available_spaces_bk, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_bk_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2">
<![CDATA[
:3  %write_pointer_bk_loa = load i2* @write_pointer_bk, align 1

]]></Node>
<StgValue><ssdm name="write_pointer_bk_loa"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3">
<![CDATA[
:4  %available_spaces_be_s = load i3* @available_spaces_be, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_be_s"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2">
<![CDATA[
:5  %write_pointer_be_loa = load i2* @write_pointer_be, align 1

]]></Node>
<StgValue><ssdm name="write_pointer_be_loa"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3">
<![CDATA[
:6  %available_spaces_vi_s = load i3* @available_spaces_vi, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_vi_s"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2">
<![CDATA[
:7  %write_pointer_vi_loa = load i2* @write_pointer_vi, align 1

]]></Node>
<StgValue><ssdm name="write_pointer_vi_loa"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3">
<![CDATA[
:8  %available_spaces_vo_s = load i3* @available_spaces_vo, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_vo_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2">
<![CDATA[
:9  %write_pointer_vo_loa = load i2* @write_pointer_vo, align 1

]]></Node>
<StgValue><ssdm name="write_pointer_vo_loa"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %operation_read, label %13, label %1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln53 = icmp eq i2 %ac_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln53, label %2, label %4

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln66 = icmp eq i2 %ac_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln66, label %5, label %7

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln79 = icmp eq i2 %ac_read, -2

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln79, label %8, label %10

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln92 = icmp eq i2 %ac_read, -1

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln92, label %11, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln93 = icmp eq i3 %available_spaces_vo_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln93, label %._crit_edge, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="2">
<![CDATA[
.preheader4.preheader:0  %zext_ln97 = zext i2 %write_pointer_vo_loa to i9

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader4.preheader:1  %mul_ln97 = mul i9 %zext_ln97, 100

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="0"/>
<literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:2  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln80 = icmp eq i3 %available_spaces_vi_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln80, label %._crit_edge, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="2">
<![CDATA[
.preheader5.preheader:0  %zext_ln84 = zext i2 %write_pointer_vi_loa to i9

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5.preheader:1  %mul_ln84 = mul i9 %zext_ln84, 100

]]></Node>
<StgValue><ssdm name="mul_ln84"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln79" val="1"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:2  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln67 = icmp eq i3 %available_spaces_be_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln67, label %._crit_edge, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="2">
<![CDATA[
.preheader6.preheader:0  %zext_ln71 = zext i2 %write_pointer_be_loa to i9

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6.preheader:1  %mul_ln71 = mul i9 %zext_ln71, 100

]]></Node>
<StgValue><ssdm name="mul_ln71"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln66" val="1"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:2  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln54 = icmp eq i3 %available_spaces_bk_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln54, label %._crit_edge, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="1"/>
<literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="2">
<![CDATA[
.preheader7.preheader:0  %zext_ln58 = zext i2 %write_pointer_bk_loa to i9

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="1"/>
<literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.preheader:1  %mul_ln58 = mul i9 %zext_ln58, 100

]]></Node>
<StgValue><ssdm name="mul_ln58"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln53" val="1"/>
<literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:2  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2">
<![CDATA[
:0  %read_pointer_bk_load = load i2* @read_pointer_bk, align 1

]]></Node>
<StgValue><ssdm name="read_pointer_bk_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2">
<![CDATA[
:1  %read_pointer_be_load = load i2* @read_pointer_be, align 1

]]></Node>
<StgValue><ssdm name="read_pointer_be_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2">
<![CDATA[
:2  %read_pointer_vi_load = load i2* @read_pointer_vi, align 1

]]></Node>
<StgValue><ssdm name="read_pointer_vi_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="2">
<![CDATA[
:3  %read_pointer_vo_load = load i2* @read_pointer_vo, align 1

]]></Node>
<StgValue><ssdm name="read_pointer_vo_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %icmp_ln109 = icmp eq i2 %ac_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln109, label %14, label %17

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln122 = icmp eq i2 %ac_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln122, label %18, label %21

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln135 = icmp eq i2 %ac_read, -2

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln135, label %22, label %25

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln148 = icmp eq i2 %ac_read, -1

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln148, label %26, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="0"/>
<literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln149 = icmp eq i3 %available_spaces_vo_s, -4

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="0"/>
<literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln149, label %._crit_edge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="0"/>
<literal name="icmp_ln148" val="1"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %zext_ln153 = zext i2 %read_pointer_vo_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="0"/>
<literal name="icmp_ln148" val="1"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %mul_ln153 = mul i9 %zext_ln153, 100

]]></Node>
<StgValue><ssdm name="mul_ln153"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="0"/>
<literal name="icmp_ln148" val="1"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln136 = icmp eq i3 %available_spaces_vi_s, -4

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln136, label %._crit_edge, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="2">
<![CDATA[
.preheader1.preheader:0  %zext_ln140 = zext i2 %read_pointer_vi_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:1  %mul_ln140 = mul i9 %zext_ln140, 100

]]></Node>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln123 = icmp eq i3 %available_spaces_be_s, -4

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln123, label %._crit_edge, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="1"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="2">
<![CDATA[
.preheader2.preheader:0  %zext_ln127 = zext i2 %read_pointer_be_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="1"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader2.preheader:1  %mul_ln127 = mul i9 %zext_ln127, 100

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="0"/>
<literal name="icmp_ln122" val="1"/>
<literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:2  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln110 = icmp eq i3 %available_spaces_bk_s, -4

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln110, label %._crit_edge, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="2">
<![CDATA[
.preheader3.preheader:0  %zext_ln114 = zext i2 %read_pointer_bk_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3.preheader:1  %mul_ln114 = mul i9 %zext_ln114, 100

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:2  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader4:0  %vo_0 = phi i7 [ %vo_1, %12 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="vo_0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="7">
<![CDATA[
.preheader4:1  %zext_ln96 = zext i7 %vo_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:2  %icmp_ln96 = icmp eq i7 %vo_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:4  %vo_1 = add i7 %vo_0, 1

]]></Node>
<StgValue><ssdm name="vo_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %icmp_ln96, label %branch4, label %12

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln97_1 = zext i7 %vo_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inout_frame_addr_5 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln97_1

]]></Node>
<StgValue><ssdm name="inout_frame_addr_5"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_3 = load i8* %inout_frame_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_3"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln97 = add i9 %mul_ln97, %zext_ln96

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch4:0  %add_ln102 = add i2 %write_pointer_vo_loa, 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
branch4:1  store i2 %add_ln102, i2* @write_pointer_vo, align 1

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch4:2  %add_ln103 = add i3 %available_spaces_vo_s, -1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch4:3  store i3 %add_ln103, i3* @available_spaces_vo, align 1

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch4:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln96"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_3 = load i8* %inout_frame_addr_5, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_3"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="9">
<![CDATA[
:5  %zext_ln97_2 = zext i9 %add_ln97 to i11

]]></Node>
<StgValue><ssdm name="zext_ln97_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln97_1 = add i11 %zext_ln97_2, -848

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="11">
<![CDATA[
:7  %zext_ln97_3 = zext i11 %add_ln97_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_3"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %edca_queues_addr_7 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln97_3

]]></Node>
<StgValue><ssdm name="edca_queues_addr_7"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:9  store i8 %inout_frame_load_3, i8* %edca_queues_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader5:0  %vi_0 = phi i7 [ %vi_1, %9 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="vi_0"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="7">
<![CDATA[
.preheader5:1  %zext_ln83 = zext i7 %vi_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:2  %icmp_ln83 = icmp eq i7 %vi_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:4  %vi_1 = add i7 %vi_0, 1

]]></Node>
<StgValue><ssdm name="vi_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %icmp_ln83, label %branch12, label %9

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln84_1 = zext i7 %vi_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inout_frame_addr_3 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln84_1

]]></Node>
<StgValue><ssdm name="inout_frame_addr_3"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_2 = load i8* %inout_frame_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_2"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln84 = add i9 %mul_ln84, %zext_ln83

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch12:0  %add_ln89 = add i2 %write_pointer_vi_loa, 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
branch12:1  store i2 %add_ln89, i2* @write_pointer_vi, align 1

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch12:2  %add_ln90 = add i3 %available_spaces_vi_s, -1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch12:3  store i3 %add_ln90, i3* @available_spaces_vi, align 1

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch12:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln83"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_2 = load i8* %inout_frame_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_2"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="9">
<![CDATA[
:5  %zext_ln84_2 = zext i9 %add_ln84 to i11

]]></Node>
<StgValue><ssdm name="zext_ln84_2"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln84_1 = add i11 %zext_ln84_2, 800

]]></Node>
<StgValue><ssdm name="add_ln84_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="11">
<![CDATA[
:7  %zext_ln84_3 = zext i11 %add_ln84_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln84_3"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %edca_queues_addr_5 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln84_3

]]></Node>
<StgValue><ssdm name="edca_queues_addr_5"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:9  store i8 %inout_frame_load_2, i8* %edca_queues_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader6:0  %be_0 = phi i7 [ %be_1, %6 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="be_0"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="7">
<![CDATA[
.preheader6:1  %zext_ln70 = zext i7 %be_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:2  %icmp_ln70 = icmp eq i7 %be_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:4  %be_1 = add i7 %be_0, 1

]]></Node>
<StgValue><ssdm name="be_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %icmp_ln70, label %branch28, label %6

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln71_1 = zext i7 %be_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inout_frame_addr_1 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="inout_frame_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_1"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln71 = add i9 %mul_ln71, %zext_ln70

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch28:0  %add_ln76 = add i2 %write_pointer_be_loa, 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
branch28:1  store i2 %add_ln76, i2* @write_pointer_be, align 1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch28:2  %add_ln77 = add i3 %available_spaces_be_s, -1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch28:3  store i3 %add_ln77, i3* @available_spaces_be, align 1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch28:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str48) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="9">
<![CDATA[
:5  %zext_ln71_2 = zext i9 %add_ln71 to i10

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %add_ln71_1 = add i10 %zext_ln71_2, 400

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln71_3 = zext i10 %add_ln71_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71_3"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %edca_queues_addr_3 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln71_3

]]></Node>
<StgValue><ssdm name="edca_queues_addr_3"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:9  store i8 %inout_frame_load_1, i8* %edca_queues_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader7:0  %bk_0 = phi i7 [ %bk_1, %3 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="bk_0"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="7">
<![CDATA[
.preheader7:1  %zext_ln57 = zext i7 %bk_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:2  %icmp_ln57 = icmp eq i7 %bk_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:4  %bk_1 = add i7 %bk_0, 1

]]></Node>
<StgValue><ssdm name="bk_1"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %icmp_ln57, label %branch20, label %3

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln58_1 = zext i7 %bk_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inout_frame_addr = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="inout_frame_addr"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load = load i8* %inout_frame_addr, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln58 = add i9 %zext_ln57, %mul_ln58

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch20:0  %add_ln63 = add i2 %write_pointer_bk_loa, 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
branch20:1  store i2 %add_ln63, i2* @write_pointer_bk, align 1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch20:2  %add_ln64 = add i3 %available_spaces_bk_s, -1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
branch20:3  store i3 %add_ln64, i3* @available_spaces_bk, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch20:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load = load i8* %inout_frame_addr, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="9">
<![CDATA[
:5  %zext_ln58_2 = zext i9 %add_ln58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln58_2"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %edca_queues_addr_1 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln58_2

]]></Node>
<StgValue><ssdm name="edca_queues_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
:7  store i8 %inout_frame_load, i8* %edca_queues_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %vo4_0 = phi i7 [ %vo, %27 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="vo4_0"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="7">
<![CDATA[
.preheader:1  %zext_ln152 = zext i7 %vo4_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:2  %icmp_ln152 = icmp eq i7 %vo4_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %vo = add i7 %vo4_0, 1

]]></Node>
<StgValue><ssdm name="vo"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln152, label %28, label %27

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln153 = add i9 %mul_ln153, %zext_ln152

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="9">
<![CDATA[
:2  %zext_ln153_1 = zext i9 %add_ln153 to i11

]]></Node>
<StgValue><ssdm name="zext_ln153_1"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %add_ln153_1 = add i11 %zext_ln153_1, -848

]]></Node>
<StgValue><ssdm name="add_ln153_1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="11">
<![CDATA[
:4  %zext_ln153_3 = zext i11 %add_ln153_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln153_3"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %edca_queues_addr_6 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln153_3

]]></Node>
<StgValue><ssdm name="edca_queues_addr_6"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="11">
<![CDATA[
:6  %edca_queues_load_3 = load i8* %edca_queues_addr_6, align 1

]]></Node>
<StgValue><ssdm name="edca_queues_load_3"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln158 = add i2 %read_pointer_vo_load, 1

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln158, i2* @read_pointer_vo, align 1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln159 = add i3 %available_spaces_vo_s, 1

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln159, i3* @available_spaces_vo, align 1

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln152"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="11">
<![CDATA[
:6  %edca_queues_load_3 = load i8* %edca_queues_addr_6, align 1

]]></Node>
<StgValue><ssdm name="edca_queues_load_3"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln153_2 = zext i7 %vo4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln153_2"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %inout_frame_addr_7 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln153_2

]]></Node>
<StgValue><ssdm name="inout_frame_addr_7"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:9  store i8 %edca_queues_load_3, i8* %inout_frame_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader1:0  %vi3_0 = phi i7 [ %vi, %23 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="vi3_0"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="7">
<![CDATA[
.preheader1:1  %zext_ln139 = zext i7 %vi3_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:2  %icmp_ln139 = icmp eq i7 %vi3_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1:4  %vi = add i7 %vi3_0, 1

]]></Node>
<StgValue><ssdm name="vi"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %icmp_ln139, label %24, label %23

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln140 = add i9 %mul_ln140, %zext_ln139

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="9">
<![CDATA[
:2  %zext_ln140_1 = zext i9 %add_ln140 to i11

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %add_ln140_1 = add i11 %zext_ln140_1, 800

]]></Node>
<StgValue><ssdm name="add_ln140_1"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="11">
<![CDATA[
:4  %zext_ln140_3 = zext i11 %add_ln140_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln140_3"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %edca_queues_addr_4 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln140_3

]]></Node>
<StgValue><ssdm name="edca_queues_addr_4"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="11">
<![CDATA[
:6  %edca_queues_load_2 = load i8* %edca_queues_addr_4, align 1

]]></Node>
<StgValue><ssdm name="edca_queues_load_2"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln145 = add i2 %read_pointer_vi_load, 1

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln145, i2* @read_pointer_vi, align 1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln146 = add i3 %available_spaces_vi_s, 1

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln146, i3* @available_spaces_vi, align 1

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln139"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="11">
<![CDATA[
:6  %edca_queues_load_2 = load i8* %edca_queues_addr_4, align 1

]]></Node>
<StgValue><ssdm name="edca_queues_load_2"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln140_2 = zext i7 %vi3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln140_2"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %inout_frame_addr_6 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln140_2

]]></Node>
<StgValue><ssdm name="inout_frame_addr_6"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:9  store i8 %edca_queues_load_2, i8* %inout_frame_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2:0  %be2_0 = phi i7 [ %be, %19 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="be2_0"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="7">
<![CDATA[
.preheader2:1  %zext_ln126 = zext i7 %be2_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:2  %icmp_ln126 = icmp eq i7 %be2_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:4  %be = add i7 %be2_0, 1

]]></Node>
<StgValue><ssdm name="be"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %icmp_ln126, label %20, label %19

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln127 = add i9 %mul_ln127, %zext_ln126

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="9">
<![CDATA[
:2  %zext_ln127_1 = zext i9 %add_ln127 to i10

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %add_ln127_1 = add i10 %zext_ln127_1, 400

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="10">
<![CDATA[
:4  %zext_ln127_3 = zext i10 %add_ln127_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln127_3"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %edca_queues_addr_2 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln127_3

]]></Node>
<StgValue><ssdm name="edca_queues_addr_2"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="11">
<![CDATA[
:6  %edca_queues_load_1 = load i8* %edca_queues_addr_2, align 1

]]></Node>
<StgValue><ssdm name="edca_queues_load_1"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln132 = add i2 %read_pointer_be_load, 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln132, i2* @read_pointer_be, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln133 = add i3 %available_spaces_be_s, 1

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln133, i3* @available_spaces_be, align 1

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="243" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="11">
<![CDATA[
:6  %edca_queues_load_1 = load i8* %edca_queues_addr_2, align 1

]]></Node>
<StgValue><ssdm name="edca_queues_load_1"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln127_2 = zext i7 %be2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %inout_frame_addr_4 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="inout_frame_addr_4"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:9  store i8 %edca_queues_load_1, i8* %inout_frame_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3:0  %bk1_0 = phi i7 [ %bk, %15 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="bk1_0"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="7">
<![CDATA[
.preheader3:1  %zext_ln113 = zext i7 %bk1_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:2  %icmp_ln113 = icmp eq i7 %bk1_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:4  %bk = add i7 %bk1_0, 1

]]></Node>
<StgValue><ssdm name="bk"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5  br i1 %icmp_ln113, label %16, label %15

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln114 = add i9 %zext_ln113, %mul_ln114

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="9">
<![CDATA[
:2  %zext_ln114_1 = zext i9 %add_ln114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %edca_queues_addr = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln114_1

]]></Node>
<StgValue><ssdm name="edca_queues_addr"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="11">
<![CDATA[
:4  %edca_queues_load = load i8* %edca_queues_addr, align 1

]]></Node>
<StgValue><ssdm name="edca_queues_load"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln119 = add i2 %read_pointer_bk_load, 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln119, i2* @read_pointer_bk, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln120 = add i3 %available_spaces_bk_s, 1

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln120, i3* @available_spaces_bk, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="11">
<![CDATA[
:4  %edca_queues_load = load i8* %edca_queues_addr, align 1

]]></Node>
<StgValue><ssdm name="edca_queues_load"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln114_2 = zext i7 %bk1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %inout_frame_addr_2 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln114_2

]]></Node>
<StgValue><ssdm name="inout_frame_addr_2"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %edca_queues_load, i8* %inout_frame_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0" op_32_bw="4" op_33_bw="0" op_34_bw="4" op_35_bw="0">
<![CDATA[
._crit_edge:0  %p_0 = phi i4 [ 0, %2 ], [ -2, %branch20 ], [ 1, %5 ], [ -2, %branch28 ], [ 2, %8 ], [ -2, %branch12 ], [ 3, %11 ], [ -2, %branch4 ], [ 0, %10 ], [ -6, %14 ], [ -2, %16 ], [ -5, %18 ], [ -2, %20 ], [ -4, %22 ], [ -2, %24 ], [ -3, %26 ], [ -2, %28 ], [ 0, %25 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="4">
<![CDATA[
._crit_edge:1  ret i4 %p_0

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
