/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_IPU_PRM_H
#define CSLR_IPU_PRM_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 PM_IPU_PWRSTCTRL_REG;
    volatile Uint32 PM_IPU_PWRSTST_REG;
    volatile Uint8  RSVD0[8];
    volatile Uint32 RM_IPU1_RSTCTRL_REG;
    volatile Uint32 RM_IPU1_RSTST_REG;
    volatile Uint8  RSVD1[12];
    volatile Uint32 RM_IPU1_IPU1_CONTEXT_REG;
    volatile Uint8  RSVD2[40];
    volatile Uint32 PM_IPU_MCASP1_WKDEP_REG;
    volatile Uint32 RM_IPU_MCASP1_CONTEXT_REG;
    volatile Uint32 PM_IPU_TIMER5_WKDEP_REG;
    volatile Uint32 RM_IPU_TIMER5_CONTEXT_REG;
    volatile Uint32 PM_IPU_TIMER6_WKDEP_REG;
    volatile Uint32 RM_IPU_TIMER6_CONTEXT_REG;
    volatile Uint32 PM_IPU_TIMER7_WKDEP_REG;
    volatile Uint32 RM_IPU_TIMER7_CONTEXT_REG;
    volatile Uint32 PM_IPU_TIMER8_WKDEP_REG;
    volatile Uint32 RM_IPU_TIMER8_CONTEXT_REG;
    volatile Uint32 PM_IPU_I2C5_WKDEP_REG;
    volatile Uint32 RM_IPU_I2C5_CONTEXT_REG;
    volatile Uint32 PM_IPU_UART6_WKDEP_REG;
    volatile Uint32 RM_IPU_UART6_CONTEXT_REG;
} CSL_ipu_prmRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* This register controls the IPU domain power state to reach upon a domain 
 * sleep transition */
#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG                        (0x0U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL          (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG)


/* This register provides a status on the IPU domain current power domain 
 * state. [warm reset insensitive] */
#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG                          (0x4U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST            (CSL_IPU_PRM_PM_IPU_PWRSTST_REG)


/* This register controls the release of the IPU1 sub-system resets. */
#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG                         (0x10U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTCTRL           (CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG)


/* This register logs the different reset sources of the IPU1 SS. Each bit is 
 * set upon release of the domain reset signal. Must be cleared by software. 
 * [warm reset insensitive] */
#define CSL_IPU_PRM_RM_IPU1_RSTST_REG                           (0x14U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST             (CSL_IPU_PRM_RM_IPU1_RSTST_REG)


/* This register contains dedicated IPU1 context statuses. [warm reset 
 * insensitive] */
#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG                    (0x24U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT      (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG)


/* This register controls wakeup dependency based on MCASP1 service requests. */
#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG                     (0x50U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP       (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG)


/* This register contains dedicated MCASP context statuses. [warm reset 
 * insensitive] */
#define CSL_IPU_PRM_RM_IPU_MCASP1_CONTEXT_REG                   (0x54U)
/* Below define for backward compatibility */
#define RM_IPU_MCASP1_CONTEXT     (CSL_IPU_PRM_RM_IPU_MCASP1_CONTEXT_REG)


/* This register controls wakeup dependency based on TIMER5 service requests. */
#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG                     (0x58U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP       (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG)


/* This register contains dedicated TIMER5 context statuses. [warm reset 
 * insensitive] */
#define CSL_IPU_PRM_RM_IPU_TIMER5_CONTEXT_REG                   (0x5CU)
/* Below define for backward compatibility */
#define RM_IPU_TIMER5_CONTEXT     (CSL_IPU_PRM_RM_IPU_TIMER5_CONTEXT_REG)


/* This register controls wakeup dependency based on TIMER6 service requests. */
#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG                     (0x60U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP       (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG)


/* This register contains dedicated TIMER6 context statuses. [warm reset 
 * insensitive] */
#define CSL_IPU_PRM_RM_IPU_TIMER6_CONTEXT_REG                   (0x64U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER6_CONTEXT     (CSL_IPU_PRM_RM_IPU_TIMER6_CONTEXT_REG)


/* This register controls wakeup dependency based on TIMER7 service requests. */
#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG                     (0x68U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP       (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG)


/* This register contains dedicated TIMER7 context statuses. [warm reset 
 * insensitive] */
#define CSL_IPU_PRM_RM_IPU_TIMER7_CONTEXT_REG                   (0x6CU)
/* Below define for backward compatibility */
#define RM_IPU_TIMER7_CONTEXT     (CSL_IPU_PRM_RM_IPU_TIMER7_CONTEXT_REG)


/* This register controls wakeup dependency based on TIMER8 service requests. */
#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG                     (0x70U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP       (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG)


/* This register contains dedicated TIMER8 context statuses. [warm reset 
 * insensitive] */
#define CSL_IPU_PRM_RM_IPU_TIMER8_CONTEXT_REG                   (0x74U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER8_CONTEXT     (CSL_IPU_PRM_RM_IPU_TIMER8_CONTEXT_REG)


/* This register controls wakeup dependency based on I2C5 service requests. */
#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG                       (0x78U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP         (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG)


/* This register contains dedicated I2C5 context statuses. [warm reset 
 * insensitive] */
#define CSL_IPU_PRM_RM_IPU_I2C5_CONTEXT_REG                     (0x7CU)
/* Below define for backward compatibility */
#define RM_IPU_I2C5_CONTEXT       (CSL_IPU_PRM_RM_IPU_I2C5_CONTEXT_REG)


/* This register controls wakeup dependency based on UART6 service requests. */
#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG                      (0x80U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP        (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG)


/* This register contains dedicated UART6 context statuses. [warm reset 
 * insensitive] */
#define CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG                    (0x84U)
/* Below define for backward compatibility */
#define RM_IPU_UART6_CONTEXT      (CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG)



/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* PM_IPU_PWRSTCTRL_REG */

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_RETSTATE_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_AESSMEM_RETSTATE_MASK        (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_RETSTATE_MASK)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_RETSTATE_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_RETSTATE_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_AESSMEM_RETSTATE_SHIFT       (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_RETSTATE_SHIFT)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_RETSTATE_MEM_RET  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_AESSMEM_RETSTATE_MEM_RET     (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_RETSTATE_MEM_RET)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_RETSTATE_MEM_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_AESSMEM_RETSTATE_MEM_OFF     (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_RETSTATE_MEM_OFF)


#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_ONSTATE_MASK   (0x00030000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_AESSMEM_ONSTATE_MASK         (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_ONSTATE_MASK)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_ONSTATE_RESETVAL  (0x00000003U)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_ONSTATE_SHIFT  (16U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_AESSMEM_ONSTATE_SHIFT        (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_ONSTATE_SHIFT)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_ONSTATE_MEM_ON  (0x00000003U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_AESSMEM_ONSTATE_MEM_ON       (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_AESSMEM_ONSTATE_MEM_ON)


#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOGICRETSTATE_MASK     (0x00000004U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_LOGICRETSTATE_MASK           (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOGICRETSTATE_MASK)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOGICRETSTATE_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOGICRETSTATE_SHIFT    (2U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_LOGICRETSTATE_SHIFT          (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOGICRETSTATE_SHIFT)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOGICRETSTATE_LOGIC_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_LOGICRETSTATE_LOGIC_OFF      (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOGICRETSTATE_LOGIC_OFF)


#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_POWERSTATE_MASK        (0x00000003U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_POWERSTATE_MASK              (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_POWERSTATE_MASK)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_POWERSTATE_RESETVAL    (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_POWERSTATE_SHIFT       (0U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_POWERSTATE_SHIFT             (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_POWERSTATE_SHIFT)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_POWERSTATE_OFF         (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_POWERSTATE_OFF               (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_POWERSTATE_OFF)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_POWERSTATE_INACT       (0x00000002U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_POWERSTATE_INACT             (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_POWERSTATE_INACT)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_POWERSTATE_RET         (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_POWERSTATE_RET               (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_POWERSTATE_RET)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_POWERSTATE_ON          (0x00000003U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_POWERSTATE_ON                (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_POWERSTATE_ON)


#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_RETSTATE_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_PERIPHMEM_RETSTATE_MASK      (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_RETSTATE_MASK)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_RETSTATE_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_RETSTATE_SHIFT  (10U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_PERIPHMEM_RETSTATE_SHIFT     (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_RETSTATE_SHIFT)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_RETSTATE_MEM_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_PERIPHMEM_RETSTATE_MEM_OFF   (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_RETSTATE_MEM_OFF)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_RETSTATE_MEM_RET  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_PERIPHMEM_RETSTATE_MEM_RET   (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_RETSTATE_MEM_RET)


#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_ONSTATE_MASK  (0x00300000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_PERIPHMEM_ONSTATE_MASK       (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_ONSTATE_MASK)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_ONSTATE_RESETVAL  (0x00000003U)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_ONSTATE_SHIFT  (20U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_PERIPHMEM_ONSTATE_SHIFT      (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_ONSTATE_SHIFT)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_ONSTATE_MEM_ON  (0x00000003U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_PERIPHMEM_ONSTATE_MEM_ON     (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_PERIPHMEM_ONSTATE_MEM_ON)


#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_LOWPOWERSTATECHANGE_MASK     (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_MASK)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_LOWPOWERSTATECHANGE_SHIFT    (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_SHIFT)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_EN  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_LOWPOWERSTATECHANGE_EN       (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_EN)

#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTCTRL_LOWPOWERSTATECHANGE_DIS      (CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_DIS)


#define CSL_IPU_PRM_PM_IPU_PWRSTCTRL_REG_RESETVAL               (0x00330100U)

/* PM_IPU_PWRSTST_REG */

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_POWERSTATEST_MASK        (0x00000003U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_POWERSTATEST_MASK              (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_POWERSTATEST_MASK)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_POWERSTATEST_RESETVAL    (0x00000003U)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_POWERSTATEST_SHIFT       (0U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_POWERSTATEST_SHIFT             (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_POWERSTATEST_SHIFT)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_POWERSTATEST_ON          (0x00000003U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_POWERSTATEST_ON                (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_POWERSTATEST_ON)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_POWERSTATEST_OFF         (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_POWERSTATEST_OFF               (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_POWERSTATEST_OFF)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_POWERSTATEST_RET         (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_POWERSTATEST_RET               (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_POWERSTATEST_RET)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_POWERSTATEST_INACTIVE    (0x00000002U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_POWERSTATEST_INACTIVE          (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_POWERSTATEST_INACTIVE)


#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_INTRANSITION_MASK        (0x00100000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_INTRANSITION_MASK              (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_INTRANSITION_MASK)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_INTRANSITION_RESETVAL    (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_INTRANSITION_SHIFT       (20U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_INTRANSITION_SHIFT             (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_INTRANSITION_SHIFT)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_INTRANSITION_NO          (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_INTRANSITION_NO                (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_INTRANSITION_NO)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_INTRANSITION_ONGOING     (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_INTRANSITION_ONGOING           (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_INTRANSITION_ONGOING)


#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LOGICSTATEST_MASK        (0x00000004U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_LOGICSTATEST_MASK              (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LOGICSTATEST_MASK)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LOGICSTATEST_RESETVAL    (0x00000001U)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LOGICSTATEST_SHIFT       (2U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_LOGICSTATEST_SHIFT             (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LOGICSTATEST_SHIFT)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LOGICSTATEST_ON          (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_LOGICSTATEST_ON                (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LOGICSTATEST_ON)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LOGICSTATEST_OFF         (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_LOGICSTATEST_OFF               (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LOGICSTATEST_OFF)


#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_AESSMEM_STATEST_MASK     (0x00000030U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_AESSMEM_STATEST_MASK           (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_AESSMEM_STATEST_MASK)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_AESSMEM_STATEST_RESETVAL  (0x00000003U)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_AESSMEM_STATEST_SHIFT    (4U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_AESSMEM_STATEST_SHIFT          (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_AESSMEM_STATEST_SHIFT)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_AESSMEM_STATEST_MEM_ON   (0x00000003U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_AESSMEM_STATEST_MEM_ON         (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_AESSMEM_STATEST_MEM_ON)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_AESSMEM_STATEST_MEM_RET  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_AESSMEM_STATEST_MEM_RET        (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_AESSMEM_STATEST_MEM_RET)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_AESSMEM_STATEST_MEM_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_AESSMEM_STATEST_MEM_OFF        (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_AESSMEM_STATEST_MEM_OFF)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_AESSMEM_STATEST_RESERVED  (0x00000002U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_AESSMEM_STATEST_RESERVED       (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_AESSMEM_STATEST_RESERVED)


#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_PERIPHMEM_STATEST_MASK   (0x00000300U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_PERIPHMEM_STATEST_MASK         (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_PERIPHMEM_STATEST_MASK)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_PERIPHMEM_STATEST_RESETVAL  (0x00000003U)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_PERIPHMEM_STATEST_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_PERIPHMEM_STATEST_SHIFT        (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_PERIPHMEM_STATEST_SHIFT)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_PERIPHMEM_STATEST_MEM_ON  (0x00000003U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_PERIPHMEM_STATEST_MEM_ON       (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_PERIPHMEM_STATEST_MEM_ON)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_PERIPHMEM_STATEST_RESERVED1  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_PERIPHMEM_STATEST_RESERVED1    (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_PERIPHMEM_STATEST_RESERVED1)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_PERIPHMEM_STATEST_MEM_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_PERIPHMEM_STATEST_MEM_OFF      (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_PERIPHMEM_STATEST_MEM_OFF)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_PERIPHMEM_STATEST_RESERVED  (0x00000002U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_PERIPHMEM_STATEST_RESERVED     (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_PERIPHMEM_STATEST_RESERVED)


#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LASTPOWERSTATEENTERED_MASK  (0x03000000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_LASTPOWERSTATEENTERED_MASK     (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LASTPOWERSTATEENTERED_MASK)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LASTPOWERSTATEENTERED_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LASTPOWERSTATEENTERED_SHIFT  (24U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_LASTPOWERSTATEENTERED_SHIFT    (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LASTPOWERSTATEENTERED_SHIFT)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LASTPOWERSTATEENTERED_ON  (0x00000003U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_LASTPOWERSTATEENTERED_ON       (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LASTPOWERSTATEENTERED_ON)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LASTPOWERSTATEENTERED_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_LASTPOWERSTATEENTERED_OFF      (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LASTPOWERSTATEENTERED_OFF)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LASTPOWERSTATEENTERED_RET  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_LASTPOWERSTATEENTERED_RET      (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LASTPOWERSTATEENTERED_RET)

#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LASTPOWERSTATEENTERED_INACTIVE  (0x00000002U)
/* Below define for backward compatibility */
#define PM_IPU_PWRSTST_LASTPOWERSTATEENTERED_INACTIVE  (CSL_IPU_PRM_PM_IPU_PWRSTST_REG_LASTPOWERSTATEENTERED_INACTIVE)


#define CSL_IPU_PRM_PM_IPU_PWRSTST_REG_RESETVAL                 (0x00000337U)

/* RM_IPU1_RSTCTRL_REG */

#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU0_MASK           (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTCTRL_RST_CPU0_MASK                 (CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU0_MASK)

#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU0_RESETVAL       (0x00000001U)

#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU0_SHIFT          (0U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTCTRL_RST_CPU0_SHIFT                (CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU0_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU0_ASSERT         (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTCTRL_RST_CPU0_ASSERT               (CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU0_ASSERT)

#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU0_CLEAR          (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTCTRL_RST_CPU0_CLEAR                (CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU0_CLEAR)


#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU1_MASK           (0x00000002U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTCTRL_RST_CPU1_MASK                 (CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU1_MASK)

#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU1_RESETVAL       (0x00000001U)

#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU1_SHIFT          (1U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTCTRL_RST_CPU1_SHIFT                (CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU1_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU1_ASSERT         (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTCTRL_RST_CPU1_ASSERT               (CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU1_ASSERT)

#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU1_CLEAR          (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTCTRL_RST_CPU1_CLEAR                (CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_CPU1_CLEAR)


#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_IPU_MASK            (0x00000004U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTCTRL_RST_IPU_MASK                  (CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_IPU_MASK)

#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_IPU_RESETVAL        (0x00000001U)

#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_IPU_SHIFT           (2U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTCTRL_RST_IPU_SHIFT                 (CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_IPU_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_IPU_ASSERT          (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTCTRL_RST_IPU_ASSERT                (CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_IPU_ASSERT)

#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_IPU_CLEAR           (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTCTRL_RST_IPU_CLEAR                 (CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RST_IPU_CLEAR)


#define CSL_IPU_PRM_RM_IPU1_RSTCTRL_REG_RESETVAL                (0x00000007U)

/* RM_IPU1_RSTST_REG */

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU0_MASK   (0x00000008U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_EMULATION_CPU0_MASK         (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU0_MASK)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU0_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU0_SHIFT  (3U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_EMULATION_CPU0_SHIFT        (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU0_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU0_RESET_YES  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_EMULATION_CPU0_RESET_YES    (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU0_RESET_YES)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU0_RESET_NO  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_EMULATION_CPU0_RESET_NO     (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU0_RESET_NO)


#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU1_MASK   (0x00000010U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_EMULATION_CPU1_MASK         (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU1_MASK)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_EMULATION_CPU1_SHIFT        (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU1_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU1_RESET_YES  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_EMULATION_CPU1_RESET_YES    (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU1_RESET_YES)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU1_RESET_NO  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_EMULATION_CPU1_RESET_NO     (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_EMULATION_CPU1_RESET_NO)


#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU0_MASK             (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_CPU0_MASK                   (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU0_MASK)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU0_RESETVAL         (0x00000000U)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU0_SHIFT            (0U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_CPU0_SHIFT                  (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU0_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU0_RESET_YES        (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_CPU0_RESET_YES              (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU0_RESET_YES)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU0_RESET_NO         (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_CPU0_RESET_NO               (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU0_RESET_NO)


#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU1_MASK             (0x00000002U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_CPU1_MASK                   (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU1_MASK)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU1_RESETVAL         (0x00000000U)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU1_SHIFT            (1U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_CPU1_SHIFT                  (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU1_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU1_RESET_YES        (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_CPU1_RESET_YES              (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU1_RESET_YES)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU1_RESET_NO         (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_CPU1_RESET_NO               (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_CPU1_RESET_NO)


#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_IPU_MASK              (0x00000004U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_IPU_MASK                    (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_IPU_MASK)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_IPU_RESETVAL          (0x00000000U)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_IPU_SHIFT             (2U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_IPU_SHIFT                   (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_IPU_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_IPU_RESET_YES         (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_IPU_RESET_YES               (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_IPU_RESET_YES)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_IPU_RESET_NO          (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_IPU_RESET_NO                (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_IPU_RESET_NO)


#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU0_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_ICECRUSHER_CPU0_MASK        (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU0_MASK)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU0_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU0_SHIFT  (5U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_ICECRUSHER_CPU0_SHIFT       (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU0_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU0_RESET_YES  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_ICECRUSHER_CPU0_RESET_YES   (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU0_RESET_YES)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU0_RESET_NO  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_ICECRUSHER_CPU0_RESET_NO    (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU0_RESET_NO)


#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_ICECRUSHER_CPU1_MASK        (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU1_MASK)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU1_SHIFT  (6U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_ICECRUSHER_CPU1_SHIFT       (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU1_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU1_RESET_YES  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_ICECRUSHER_CPU1_RESET_YES   (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU1_RESET_YES)

#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU1_RESET_NO  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_RSTST_RST_ICECRUSHER_CPU1_RESET_NO    (CSL_IPU_PRM_RM_IPU1_RSTST_REG_RST_ICECRUSHER_CPU1_RESET_NO)


#define CSL_IPU_PRM_RM_IPU1_RSTST_REG_RESETVAL                  (0x00000000U)

/* RM_IPU1_IPU1_CONTEXT_REG */

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTCONTEXT_DFF_MASK     (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTCONTEXT_DFF_SHIFT    (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTCONTEXT_DFF_LOST     (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_RFF_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTCONTEXT_RFF_MASK     (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_RFF_MASK)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_RFF_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT  (1U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTCONTEXT_RFF_SHIFT    (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_RFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTCONTEXT_RFF_LOST     (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_RFF_LOST)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED  (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED)


#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_UNICACHE_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTMEM_IPU_UNICACHE_MASK  (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_UNICACHE_MASK)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_UNICACHE_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_UNICACHE_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTMEM_IPU_UNICACHE_SHIFT  (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_UNICACHE_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_UNICACHE_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTMEM_IPU_UNICACHE_LOST  (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_UNICACHE_LOST)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_UNICACHE_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTMEM_IPU_UNICACHE_MAINTAINED  (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_UNICACHE_MAINTAINED)


#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_L2RAM_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTMEM_IPU_L2RAM_MASK   (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_L2RAM_MASK)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_L2RAM_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_L2RAM_SHIFT  (9U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTMEM_IPU_L2RAM_SHIFT  (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_L2RAM_SHIFT)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_L2RAM_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTMEM_IPU_L2RAM_LOST   (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_L2RAM_LOST)

#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_L2RAM_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU1_IPU1_CONTEXT_LOSTMEM_IPU_L2RAM_MAINTAINED  (CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_LOSTMEM_IPU_L2RAM_MAINTAINED)


#define CSL_IPU_PRM_RM_IPU1_IPU1_CONTEXT_REG_RESETVAL           (0x00000303U)

/* PM_IPU_MCASP1_WKDEP_REG */

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_MPU_MASK  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_MPU_MASK)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_MPU_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_MPU_SHIFT  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_MPU_SHIFT)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_MPU_ENABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_MPU_ENABLED)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_MPU_DISABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_MPU_DISABLED)


#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_DSP1_MASK  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP1_MASK)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_DSP1_SHIFT  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_DSP1_ENABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_DSP1_DISABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_IPU2_MASK  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU2_MASK)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_IPU2_SHIFT  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_IPU2_ENABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_IPU2_DISABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_IPU1_MASK  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU1_MASK)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_IPU1_SHIFT  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_IPU1_ENABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_IPU1_DISABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_IPU1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_DSP2_MASK  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP2_MASK)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_DSP2_SHIFT  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_DSP2_ENABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_DSP2_DISABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_DSP2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE1_MASK  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE1_MASK)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE1_SHIFT  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE1_ENABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE1_DISABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE2_MASK  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE2_MASK)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE2_SHIFT  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE2_ENABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE2_DISABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE3_MASK  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE3_MASK)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE3_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE3_SHIFT  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE3_SHIFT)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE3_ENABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE3_ENABLED)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE3_DISABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE3_DISABLED)


#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE4_MASK  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE4_MASK)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE4_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE4_SHIFT  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE4_SHIFT)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE4_ENABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE4_ENABLED)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_IRQ_EVE4_DISABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_IRQ_EVE4_DISABLED)


#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_SDMA_MASK  (0x00002000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_DMA_SDMA_MASK  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_SDMA_MASK)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_SDMA_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_SDMA_SHIFT  (13U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_DMA_SDMA_SHIFT  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_SDMA_SHIFT)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_SDMA_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_DMA_SDMA_ENABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_SDMA_ENABLED)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_SDMA_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_DMA_SDMA_DISABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_SDMA_DISABLED)


#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP1_MASK  (0x00001000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_DMA_DSP1_MASK  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP1_MASK)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP1_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP1_SHIFT  (12U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_DMA_DSP1_SHIFT  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_DMA_DSP1_ENABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_DMA_DSP1_DISABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP2_MASK  (0x00008000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_DMA_DSP2_MASK  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP2_MASK)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP2_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP2_SHIFT  (15U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_DMA_DSP2_SHIFT  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_DMA_DSP2_ENABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_MCASP1_WKDEP_WKUPDEP_MCASP1_DMA_DSP2_DISABLED  (CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_WKUPDEP_MCASP1_DMA_DSP2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_MCASP1_WKDEP_REG_RESETVAL            (0x0000b000U)

/* RM_IPU_MCASP1_CONTEXT_REG */

#define CSL_IPU_PRM_RM_IPU_MCASP1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_MCASP1_CONTEXT_LOSTCONTEXT_DFF_MASK    (CSL_IPU_PRM_RM_IPU_MCASP1_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_IPU_PRM_RM_IPU_MCASP1_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_RM_IPU_MCASP1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_IPU_MCASP1_CONTEXT_LOSTCONTEXT_DFF_SHIFT   (CSL_IPU_PRM_RM_IPU_MCASP1_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_IPU_PRM_RM_IPU_MCASP1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_MCASP1_CONTEXT_LOSTCONTEXT_DFF_LOST    (CSL_IPU_PRM_RM_IPU_MCASP1_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_IPU_PRM_RM_IPU_MCASP1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU_MCASP1_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_IPU_PRM_RM_IPU_MCASP1_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_IPU_PRM_RM_IPU_MCASP1_CONTEXT_REG_RESETVAL          (0x00000001U)

/* PM_IPU_TIMER5_WKDEP_REG */

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_MPU_MASK   (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_MPU_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_MPU_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_MPU_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_MPU_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_MPU_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_MPU_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_MPU_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_MPU_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_IPU2_MASK  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU2_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_IPU2_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_IPU2_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_IPU2_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_DSP1_MASK  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP1_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_DSP1_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_DSP1_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_DSP1_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_IPU1_MASK  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU1_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_IPU1_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_IPU1_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_IPU1_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_IPU1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_DSP2_MASK  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP2_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_DSP2_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_DSP2_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_DSP2_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_DSP2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE1_MASK  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE1_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE1_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE1_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE1_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE2_MASK  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE2_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE2_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE2_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE2_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE3_MASK  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE3_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE3_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE3_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE3_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE3_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE3_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE3_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE3_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE4_MASK  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE4_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE4_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE4_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE4_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE4_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE4_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER5_WKDEP_WKUPDEP_TIMER5_EVE4_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_WKUPDEP_TIMER5_EVE4_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER5_WKDEP_REG_RESETVAL            (0x00000000U)

/* RM_IPU_TIMER5_CONTEXT_REG */

#define CSL_IPU_PRM_RM_IPU_TIMER5_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER5_CONTEXT_LOSTCONTEXT_DFF_MASK    (CSL_IPU_PRM_RM_IPU_TIMER5_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_IPU_PRM_RM_IPU_TIMER5_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_RM_IPU_TIMER5_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER5_CONTEXT_LOSTCONTEXT_DFF_SHIFT   (CSL_IPU_PRM_RM_IPU_TIMER5_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_IPU_PRM_RM_IPU_TIMER5_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER5_CONTEXT_LOSTCONTEXT_DFF_LOST    (CSL_IPU_PRM_RM_IPU_TIMER5_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_IPU_PRM_RM_IPU_TIMER5_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER5_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_IPU_PRM_RM_IPU_TIMER5_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_IPU_PRM_RM_IPU_TIMER5_CONTEXT_REG_RESETVAL          (0x00000001U)

/* PM_IPU_TIMER6_WKDEP_REG */

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_MPU_MASK   (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_MPU_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_MPU_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_MPU_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_MPU_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_MPU_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_MPU_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_MPU_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_MPU_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_IPU2_MASK  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU2_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_IPU2_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_IPU2_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_IPU2_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_DSP1_MASK  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP1_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_DSP1_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_DSP1_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_DSP1_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_IPU1_MASK  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU1_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_IPU1_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_IPU1_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_IPU1_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_IPU1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_DSP2_MASK  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP2_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_DSP2_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_DSP2_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_DSP2_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_DSP2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE1_MASK  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE1_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE1_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE1_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE1_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE2_MASK  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE2_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE2_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE2_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE2_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE3_MASK  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE3_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE3_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE3_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE3_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE3_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE3_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE3_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE3_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE4_MASK  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE4_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE4_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE4_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE4_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE4_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE4_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER6_WKDEP_WKUPDEP_TIMER6_EVE4_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_WKUPDEP_TIMER6_EVE4_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER6_WKDEP_REG_RESETVAL            (0x00000000U)

/* RM_IPU_TIMER6_CONTEXT_REG */

#define CSL_IPU_PRM_RM_IPU_TIMER6_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER6_CONTEXT_LOSTCONTEXT_DFF_MASK    (CSL_IPU_PRM_RM_IPU_TIMER6_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_IPU_PRM_RM_IPU_TIMER6_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_RM_IPU_TIMER6_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER6_CONTEXT_LOSTCONTEXT_DFF_SHIFT   (CSL_IPU_PRM_RM_IPU_TIMER6_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_IPU_PRM_RM_IPU_TIMER6_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER6_CONTEXT_LOSTCONTEXT_DFF_LOST    (CSL_IPU_PRM_RM_IPU_TIMER6_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_IPU_PRM_RM_IPU_TIMER6_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER6_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_IPU_PRM_RM_IPU_TIMER6_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_IPU_PRM_RM_IPU_TIMER6_CONTEXT_REG_RESETVAL          (0x00000001U)

/* PM_IPU_TIMER7_WKDEP_REG */

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_MPU_MASK   (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_MPU_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_MPU_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_MPU_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_MPU_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_MPU_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_MPU_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_MPU_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_MPU_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_IPU2_MASK  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU2_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_IPU2_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_IPU2_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_IPU2_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_DSP1_MASK  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP1_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_DSP1_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_DSP1_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_DSP1_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_IPU1_MASK  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU1_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_IPU1_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_IPU1_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_IPU1_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_IPU1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_DSP2_MASK  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP2_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_DSP2_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_DSP2_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_DSP2_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_DSP2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE1_MASK  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE1_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE1_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE1_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE1_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE2_MASK  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE2_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE2_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE2_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE2_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE3_MASK  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE3_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE3_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE3_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE3_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE3_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE3_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE3_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE3_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE4_MASK  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE4_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE4_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE4_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE4_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE4_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE4_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER7_WKDEP_WKUPDEP_TIMER7_EVE4_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_WKUPDEP_TIMER7_EVE4_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER7_WKDEP_REG_RESETVAL            (0x00000000U)

/* RM_IPU_TIMER7_CONTEXT_REG */

#define CSL_IPU_PRM_RM_IPU_TIMER7_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER7_CONTEXT_LOSTCONTEXT_DFF_MASK    (CSL_IPU_PRM_RM_IPU_TIMER7_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_IPU_PRM_RM_IPU_TIMER7_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_RM_IPU_TIMER7_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER7_CONTEXT_LOSTCONTEXT_DFF_SHIFT   (CSL_IPU_PRM_RM_IPU_TIMER7_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_IPU_PRM_RM_IPU_TIMER7_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER7_CONTEXT_LOSTCONTEXT_DFF_LOST    (CSL_IPU_PRM_RM_IPU_TIMER7_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_IPU_PRM_RM_IPU_TIMER7_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER7_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_IPU_PRM_RM_IPU_TIMER7_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_IPU_PRM_RM_IPU_TIMER7_CONTEXT_REG_RESETVAL          (0x00000001U)

/* PM_IPU_TIMER8_WKDEP_REG */

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_MPU_MASK   (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_MPU_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_MPU_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_MPU_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_MPU_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_MPU_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_MPU_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_MPU_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_MPU_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_IPU2_MASK  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU2_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_IPU2_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_IPU2_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_IPU2_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_DSP1_MASK  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP1_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_DSP1_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_DSP1_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_DSP1_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_IPU1_MASK  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU1_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_IPU1_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_IPU1_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_IPU1_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_IPU1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_DSP2_MASK  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP2_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_DSP2_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_DSP2_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_DSP2_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_DSP2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE1_MASK  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE1_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE1_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE1_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE1_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE2_MASK  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE2_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE2_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE2_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE2_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE3_MASK  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE3_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE3_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE3_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE3_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE3_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE3_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE3_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE3_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE4_MASK  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE4_MASK)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE4_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE4_SHIFT  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE4_SHIFT)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE4_ENABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE4_ENABLED)

#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_TIMER8_WKDEP_WKUPDEP_TIMER8_EVE4_DISABLED  (CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_WKUPDEP_TIMER8_EVE4_DISABLED)


#define CSL_IPU_PRM_PM_IPU_TIMER8_WKDEP_REG_RESETVAL            (0x00000000U)

/* RM_IPU_TIMER8_CONTEXT_REG */

#define CSL_IPU_PRM_RM_IPU_TIMER8_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER8_CONTEXT_LOSTCONTEXT_DFF_MASK    (CSL_IPU_PRM_RM_IPU_TIMER8_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_IPU_PRM_RM_IPU_TIMER8_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_RM_IPU_TIMER8_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER8_CONTEXT_LOSTCONTEXT_DFF_SHIFT   (CSL_IPU_PRM_RM_IPU_TIMER8_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_IPU_PRM_RM_IPU_TIMER8_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER8_CONTEXT_LOSTCONTEXT_DFF_LOST    (CSL_IPU_PRM_RM_IPU_TIMER8_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_IPU_PRM_RM_IPU_TIMER8_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU_TIMER8_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_IPU_PRM_RM_IPU_TIMER8_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_IPU_PRM_RM_IPU_TIMER8_CONTEXT_REG_RESETVAL          (0x00000001U)

/* PM_IPU_I2C5_WKDEP_REG */

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_MPU_MASK   (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_MPU_MASK)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_MPU_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_MPU_SHIFT  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_MPU_SHIFT)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_MPU_ENABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_MPU_ENABLED)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_MPU_DISABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_MPU_DISABLED)


#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_DSP1_MASK  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP1_MASK)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_DSP1_SHIFT  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_DSP1_ENABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_DSP1_DISABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_IPU2_MASK  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU2_MASK)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_IPU2_SHIFT  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_IPU2_ENABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_IPU2_DISABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_IPU1_MASK  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU1_MASK)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_IPU1_SHIFT  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_IPU1_ENABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_IPU1_DISABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_IPU1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_DSP2_MASK  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP2_MASK)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_DSP2_SHIFT  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_DSP2_ENABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_DSP2_DISABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_DSP2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE1_MASK  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE1_MASK)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE1_SHIFT  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE1_ENABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE1_DISABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE2_MASK  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE2_MASK)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE2_SHIFT  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE2_ENABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE2_DISABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE3_MASK  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE3_MASK)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE3_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE3_SHIFT  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE3_SHIFT)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE3_ENABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE3_ENABLED)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE3_DISABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE3_DISABLED)


#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE4_MASK  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE4_MASK)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE4_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE4_SHIFT  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE4_SHIFT)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE4_ENABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE4_ENABLED)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_IRQ_EVE4_DISABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_IRQ_EVE4_DISABLED)


#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_SDMA_MASK  (0x00002000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_DMA_SDMA_MASK  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_SDMA_MASK)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_SDMA_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_SDMA_SHIFT  (13U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_DMA_SDMA_SHIFT  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_SDMA_SHIFT)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_SDMA_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_DMA_SDMA_ENABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_SDMA_ENABLED)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_SDMA_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_DMA_SDMA_DISABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_SDMA_DISABLED)


#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP1_MASK  (0x00001000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_DMA_DSP1_MASK  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP1_MASK)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP1_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP1_SHIFT  (12U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_DMA_DSP1_SHIFT  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_DMA_DSP1_ENABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_DMA_DSP1_DISABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP2_MASK  (0x00008000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_DMA_DSP2_MASK  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP2_MASK)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP2_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP2_SHIFT  (15U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_DMA_DSP2_SHIFT  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_DMA_DSP2_ENABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_I2C5_WKDEP_WKUPDEP_I2C5_DMA_DSP2_DISABLED  (CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_WKUPDEP_I2C5_DMA_DSP2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_I2C5_WKDEP_REG_RESETVAL              (0x0000b000U)

/* RM_IPU_I2C5_CONTEXT_REG */

#define CSL_IPU_PRM_RM_IPU_I2C5_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_I2C5_CONTEXT_LOSTCONTEXT_DFF_MASK      (CSL_IPU_PRM_RM_IPU_I2C5_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_IPU_PRM_RM_IPU_I2C5_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_RM_IPU_I2C5_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_IPU_I2C5_CONTEXT_LOSTCONTEXT_DFF_SHIFT     (CSL_IPU_PRM_RM_IPU_I2C5_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_IPU_PRM_RM_IPU_I2C5_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_I2C5_CONTEXT_LOSTCONTEXT_DFF_LOST      (CSL_IPU_PRM_RM_IPU_I2C5_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_IPU_PRM_RM_IPU_I2C5_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU_I2C5_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_IPU_PRM_RM_IPU_I2C5_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_IPU_PRM_RM_IPU_I2C5_CONTEXT_REG_RESETVAL            (0x00000001U)

/* PM_IPU_UART6_WKDEP_REG */

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_MPU_MASK     (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_MPU_MASK)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_MPU_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_MPU_SHIFT    (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_MPU_SHIFT)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_MPU_ENABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_MPU_ENABLED)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_MPU_DISABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_MPU_DISABLED)


#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_DSP1_MASK    (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP1_MASK)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_DSP1_SHIFT   (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_DSP1_ENABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_DSP1_DISABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_IPU2_MASK    (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU2_MASK)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_IPU2_SHIFT   (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_IPU2_ENABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_IPU2_DISABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_SDMA_MASK  (0x00000008U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_SDMA_MASK    (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_SDMA_MASK)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_SDMA_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_SDMA_SHIFT  (3U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_SDMA_SHIFT   (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_SDMA_SHIFT)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_SDMA_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_SDMA_ENABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_SDMA_ENABLED)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_SDMA_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_SDMA_DISABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_SDMA_DISABLED)


#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_IPU1_MASK    (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU1_MASK)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_IPU1_SHIFT   (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_IPU1_ENABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_IPU1_DISABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_IPU1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_DSP2_MASK    (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP2_MASK)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_DSP2_SHIFT   (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_DSP2_ENABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_DSP2_DISABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_DSP2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE1_MASK    (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE1_MASK)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE1_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE1_SHIFT   (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE1_SHIFT)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE1_ENABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE1_ENABLED)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE1_DISABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE1_DISABLED)


#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE2_MASK    (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE2_MASK)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE2_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE2_SHIFT   (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE2_SHIFT)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE2_ENABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE2_ENABLED)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE2_DISABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE2_DISABLED)


#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE3_MASK    (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE3_MASK)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE3_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE3_SHIFT   (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE3_SHIFT)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE3_ENABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE3_ENABLED)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE3_DISABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE3_DISABLED)


#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE4_MASK    (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE4_MASK)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE4_RESETVAL  (0x00000000U)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE4_SHIFT   (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE4_SHIFT)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE4_ENABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE4_ENABLED)

#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_IPU_UART6_WKDEP_WKUPDEP_UART6_EVE4_DISABLED  (CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_WKUPDEP_UART6_EVE4_DISABLED)


#define CSL_IPU_PRM_PM_IPU_UART6_WKDEP_REG_RESETVAL             (0x00000000U)

/* RM_IPU_UART6_CONTEXT_REG */

#define CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTCONTEXT_RFF_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define RM_IPU_UART6_CONTEXT_LOSTCONTEXT_RFF_MASK     (CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTCONTEXT_RFF_MASK)

#define CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTCONTEXT_RFF_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT  (1U)
/* Below define for backward compatibility */
#define RM_IPU_UART6_CONTEXT_LOSTCONTEXT_RFF_SHIFT    (CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT)

#define CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTCONTEXT_RFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_UART6_CONTEXT_LOSTCONTEXT_RFF_LOST     (CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTCONTEXT_RFF_LOST)

#define CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU_UART6_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED  (CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED)


#define CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTMEM_RETAINED_BANK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_IPU_UART6_CONTEXT_LOSTMEM_RETAINED_BANK_MASK  (CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTMEM_RETAINED_BANK_MASK)

#define CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTMEM_RETAINED_BANK_RESETVAL  (0x00000001U)

#define CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTMEM_RETAINED_BANK_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_IPU_UART6_CONTEXT_LOSTMEM_RETAINED_BANK_SHIFT  (CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTMEM_RETAINED_BANK_SHIFT)

#define CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTMEM_RETAINED_BANK_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_IPU_UART6_CONTEXT_LOSTMEM_RETAINED_BANK_LOST  (CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTMEM_RETAINED_BANK_LOST)

#define CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTMEM_RETAINED_BANK_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_IPU_UART6_CONTEXT_LOSTMEM_RETAINED_BANK_MAINTAINED  (CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_LOSTMEM_RETAINED_BANK_MAINTAINED)


#define CSL_IPU_PRM_RM_IPU_UART6_CONTEXT_REG_RESETVAL           (0x00000102U)

#ifdef __cplusplus
}
#endif
#endif
