Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jun 25 12:53:57 2025
| Host         : DESKTOP-NDA5VSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Spartan_SWS_timing_summary_routed.rpt -pb Spartan_SWS_timing_summary_routed.pb -rpx Spartan_SWS_timing_summary_routed.rpx -warn_on_violation
| Design       : Spartan_SWS
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     60.321        0.000                      0                 4550        0.140        0.000                      0                 4550       41.160        0.000                       0                  2296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        60.321        0.000                      0                 4550        0.140        0.000                      0                 4550       41.160        0.000                       0                  2296  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       60.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.321ns  (required time - arrival time)
  Source:                 UUT_SWS/CPU_CP/ins_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[77][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.801ns  (logic 2.779ns (12.188%)  route 20.022ns (87.812%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.556     5.083    UUT_SWS/CPU_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  UUT_SWS/CPU_CP/ins_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  UUT_SWS/CPU_CP/ins_reg_reg[5]/Q
                         net (fo=11, routed)          1.801     7.362    UUT_SWS/CPU_CP/p_1_in
    SLICE_X21Y29         LUT5 (Prop_lut5_I2_O)        0.295     7.657 r  UUT_SWS/CPU_CP/contents_ram[255][7]_i_7/O
                         net (fo=7, routed)           0.837     8.493    UUT_SWS/CPU_CP/contents_ram[255][7]_i_7_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.617 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_22/O
                         net (fo=1, routed)           0.805     9.422    UUT_SWS/DMA_CP/contents_ram_reg[6][7]_1
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.152     9.574 r  UUT_SWS/DMA_CP/contents_ram[6][7]_i_6/O
                         net (fo=588, routed)         6.177    15.751    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I2_O)        0.326    16.077 r  UUT_SWS/RAM_CP/contents_ram[6][6]_i_73/O
                         net (fo=1, routed)           0.000    16.077    UUT_SWS/RAM_CP/contents_ram[6][6]_i_73_n_0
    SLICE_X38Y1          MUXF7 (Prop_muxf7_I0_O)      0.212    16.289 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_34/O
                         net (fo=1, routed)           0.000    16.289    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_34_n_0
    SLICE_X38Y1          MUXF8 (Prop_muxf8_I1_O)      0.094    16.383 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_14/O
                         net (fo=1, routed)           1.950    18.333    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_14_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.316    18.649 r  UUT_SWS/RAM_CP/contents_ram[6][6]_i_7/O
                         net (fo=1, routed)           0.000    18.649    UUT_SWS/RAM_CP/contents_ram[6][6]_i_7_n_0
    SLICE_X23Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    18.887 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_5/O
                         net (fo=1, routed)           0.000    18.887    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_5_n_0
    SLICE_X23Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    18.991 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_4/O
                         net (fo=1, routed)           1.059    20.050    UUT_SWS/CPU_CP/contents_ram[255]_9[6]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.316    20.366 r  UUT_SWS/CPU_CP/contents_ram[6][6]_i_2/O
                         net (fo=1, routed)           0.404    20.770    UUT_SWS/CPU_CP/contents_ram[6][6]_i_2_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I4_O)        0.124    20.894 r  UUT_SWS/CPU_CP/contents_ram[6][6]_i_1/O
                         net (fo=260, routed)         6.990    27.884    UUT_SWS/RAM_CP/D[6]
    SLICE_X15Y5          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[77][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.442    88.120    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X15Y5          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[77][6]/C
                         clock pessimism              0.187    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X15Y5          FDRE (Setup_fdre_C_D)       -0.067    88.205    UUT_SWS/RAM_CP/contents_ram_reg[77][6]
  -------------------------------------------------------------------
                         required time                         88.205    
                         arrival time                         -27.884    
  -------------------------------------------------------------------
                         slack                                 60.321    

Slack (MET) :             60.360ns  (required time - arrival time)
  Source:                 UUT_SWS/CPU_CP/ins_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[66][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.763ns  (logic 2.496ns (10.965%)  route 20.267ns (89.035%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.556     5.083    UUT_SWS/CPU_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  UUT_SWS/CPU_CP/ins_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  UUT_SWS/CPU_CP/ins_reg_reg[5]/Q
                         net (fo=11, routed)          1.801     7.362    UUT_SWS/CPU_CP/p_1_in
    SLICE_X21Y29         LUT5 (Prop_lut5_I2_O)        0.295     7.657 r  UUT_SWS/CPU_CP/contents_ram[255][7]_i_7/O
                         net (fo=7, routed)           0.992     8.649    UUT_SWS/CPU_CP/contents_ram[255][7]_i_7_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_24/O
                         net (fo=1, routed)           0.500     9.273    UUT_SWS/CPU_CP/contents_ram[6][7]_i_24_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.397 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_7/O
                         net (fo=330, routed)         6.733    16.130    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_62_0
    SLICE_X17Y1          MUXF7 (Prop_muxf7_S_O)       0.276    16.406 r  UUT_SWS/RAM_CP/contents_ram_reg[6][0]_i_42/O
                         net (fo=1, routed)           0.000    16.406    UUT_SWS/RAM_CP/contents_ram_reg[6][0]_i_42_n_0
    SLICE_X17Y1          MUXF8 (Prop_muxf8_I1_O)      0.094    16.500 r  UUT_SWS/RAM_CP/contents_ram_reg[6][0]_i_18/O
                         net (fo=1, routed)           1.603    18.103    UUT_SWS/RAM_CP/contents_ram_reg[6][0]_i_18_n_0
    SLICE_X25Y14         LUT6 (Prop_lut6_I5_O)        0.316    18.419 r  UUT_SWS/RAM_CP/contents_ram[6][0]_i_8/O
                         net (fo=1, routed)           0.000    18.419    UUT_SWS/RAM_CP/contents_ram[6][0]_i_8_n_0
    SLICE_X25Y14         MUXF7 (Prop_muxf7_I1_O)      0.245    18.664 r  UUT_SWS/RAM_CP/contents_ram_reg[6][0]_i_5/O
                         net (fo=1, routed)           0.000    18.664    UUT_SWS/RAM_CP/contents_ram_reg[6][0]_i_5_n_0
    SLICE_X25Y14         MUXF8 (Prop_muxf8_I0_O)      0.104    18.768 r  UUT_SWS/RAM_CP/contents_ram_reg[6][0]_i_4/O
                         net (fo=1, routed)           1.087    19.854    UUT_SWS/CPU_CP/contents_ram[255]_9[0]
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.316    20.170 r  UUT_SWS/CPU_CP/contents_ram[6][0]_i_2/O
                         net (fo=1, routed)           0.638    20.808    UUT_SWS/CPU_CP/contents_ram[6][0]_i_2_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I4_O)        0.124    20.932 r  UUT_SWS/CPU_CP/contents_ram[6][0]_i_1/O
                         net (fo=263, routed)         6.914    27.846    UUT_SWS/RAM_CP/D[0]
    SLICE_X15Y2          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[66][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.443    88.121    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X15Y2          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[66][0]/C
                         clock pessimism              0.187    88.308    
                         clock uncertainty           -0.035    88.273    
    SLICE_X15Y2          FDRE (Setup_fdre_C_D)       -0.067    88.206    UUT_SWS/RAM_CP/contents_ram_reg[66][0]
  -------------------------------------------------------------------
                         required time                         88.206    
                         arrival time                         -27.846    
  -------------------------------------------------------------------
                         slack                                 60.360    

Slack (MET) :             60.452ns  (required time - arrival time)
  Source:                 UUT_SWS/CPU_CP/ins_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[68][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.670ns  (logic 2.779ns (12.259%)  route 19.891ns (87.741%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.556     5.083    UUT_SWS/CPU_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  UUT_SWS/CPU_CP/ins_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  UUT_SWS/CPU_CP/ins_reg_reg[5]/Q
                         net (fo=11, routed)          1.801     7.362    UUT_SWS/CPU_CP/p_1_in
    SLICE_X21Y29         LUT5 (Prop_lut5_I2_O)        0.295     7.657 r  UUT_SWS/CPU_CP/contents_ram[255][7]_i_7/O
                         net (fo=7, routed)           0.837     8.493    UUT_SWS/CPU_CP/contents_ram[255][7]_i_7_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.617 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_22/O
                         net (fo=1, routed)           0.805     9.422    UUT_SWS/DMA_CP/contents_ram_reg[6][7]_1
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.152     9.574 r  UUT_SWS/DMA_CP/contents_ram[6][7]_i_6/O
                         net (fo=588, routed)         6.177    15.751    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I2_O)        0.326    16.077 r  UUT_SWS/RAM_CP/contents_ram[6][6]_i_73/O
                         net (fo=1, routed)           0.000    16.077    UUT_SWS/RAM_CP/contents_ram[6][6]_i_73_n_0
    SLICE_X38Y1          MUXF7 (Prop_muxf7_I0_O)      0.212    16.289 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_34/O
                         net (fo=1, routed)           0.000    16.289    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_34_n_0
    SLICE_X38Y1          MUXF8 (Prop_muxf8_I1_O)      0.094    16.383 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_14/O
                         net (fo=1, routed)           1.950    18.333    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_14_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.316    18.649 r  UUT_SWS/RAM_CP/contents_ram[6][6]_i_7/O
                         net (fo=1, routed)           0.000    18.649    UUT_SWS/RAM_CP/contents_ram[6][6]_i_7_n_0
    SLICE_X23Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    18.887 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_5/O
                         net (fo=1, routed)           0.000    18.887    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_5_n_0
    SLICE_X23Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    18.991 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_4/O
                         net (fo=1, routed)           1.059    20.050    UUT_SWS/CPU_CP/contents_ram[255]_9[6]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.316    20.366 r  UUT_SWS/CPU_CP/contents_ram[6][6]_i_2/O
                         net (fo=1, routed)           0.404    20.770    UUT_SWS/CPU_CP/contents_ram[6][6]_i_2_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I4_O)        0.124    20.894 r  UUT_SWS/CPU_CP/contents_ram[6][6]_i_1/O
                         net (fo=260, routed)         6.859    27.753    UUT_SWS/RAM_CP/D[6]
    SLICE_X15Y6          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[68][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.442    88.120    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X15Y6          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[68][6]/C
                         clock pessimism              0.187    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X15Y6          FDRE (Setup_fdre_C_D)       -0.067    88.205    UUT_SWS/RAM_CP/contents_ram_reg[68][6]
  -------------------------------------------------------------------
                         required time                         88.205    
                         arrival time                         -27.753    
  -------------------------------------------------------------------
                         slack                                 60.452    

Slack (MET) :             60.454ns  (required time - arrival time)
  Source:                 UUT_SWS/CPU_CP/ins_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[79][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.668ns  (logic 2.779ns (12.259%)  route 19.889ns (87.741%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.556     5.083    UUT_SWS/CPU_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  UUT_SWS/CPU_CP/ins_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  UUT_SWS/CPU_CP/ins_reg_reg[5]/Q
                         net (fo=11, routed)          1.801     7.362    UUT_SWS/CPU_CP/p_1_in
    SLICE_X21Y29         LUT5 (Prop_lut5_I2_O)        0.295     7.657 r  UUT_SWS/CPU_CP/contents_ram[255][7]_i_7/O
                         net (fo=7, routed)           0.837     8.493    UUT_SWS/CPU_CP/contents_ram[255][7]_i_7_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.617 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_22/O
                         net (fo=1, routed)           0.805     9.422    UUT_SWS/DMA_CP/contents_ram_reg[6][7]_1
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.152     9.574 r  UUT_SWS/DMA_CP/contents_ram[6][7]_i_6/O
                         net (fo=588, routed)         6.177    15.751    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I2_O)        0.326    16.077 r  UUT_SWS/RAM_CP/contents_ram[6][6]_i_73/O
                         net (fo=1, routed)           0.000    16.077    UUT_SWS/RAM_CP/contents_ram[6][6]_i_73_n_0
    SLICE_X38Y1          MUXF7 (Prop_muxf7_I0_O)      0.212    16.289 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_34/O
                         net (fo=1, routed)           0.000    16.289    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_34_n_0
    SLICE_X38Y1          MUXF8 (Prop_muxf8_I1_O)      0.094    16.383 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_14/O
                         net (fo=1, routed)           1.950    18.333    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_14_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.316    18.649 r  UUT_SWS/RAM_CP/contents_ram[6][6]_i_7/O
                         net (fo=1, routed)           0.000    18.649    UUT_SWS/RAM_CP/contents_ram[6][6]_i_7_n_0
    SLICE_X23Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    18.887 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_5/O
                         net (fo=1, routed)           0.000    18.887    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_5_n_0
    SLICE_X23Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    18.991 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_4/O
                         net (fo=1, routed)           1.059    20.050    UUT_SWS/CPU_CP/contents_ram[255]_9[6]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.316    20.366 r  UUT_SWS/CPU_CP/contents_ram[6][6]_i_2/O
                         net (fo=1, routed)           0.404    20.770    UUT_SWS/CPU_CP/contents_ram[6][6]_i_2_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I4_O)        0.124    20.894 r  UUT_SWS/CPU_CP/contents_ram[6][6]_i_1/O
                         net (fo=260, routed)         6.857    27.751    UUT_SWS/RAM_CP/D[6]
    SLICE_X13Y5          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[79][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.442    88.120    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[79][6]/C
                         clock pessimism              0.187    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X13Y5          FDRE (Setup_fdre_C_D)       -0.067    88.205    UUT_SWS/RAM_CP/contents_ram_reg[79][6]
  -------------------------------------------------------------------
                         required time                         88.205    
                         arrival time                         -27.751    
  -------------------------------------------------------------------
                         slack                                 60.454    

Slack (MET) :             60.639ns  (required time - arrival time)
  Source:                 UUT_SWS/CPU_CP/ins_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[72][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.522ns  (logic 2.779ns (12.339%)  route 19.743ns (87.661%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.556     5.083    UUT_SWS/CPU_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  UUT_SWS/CPU_CP/ins_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  UUT_SWS/CPU_CP/ins_reg_reg[5]/Q
                         net (fo=11, routed)          1.801     7.362    UUT_SWS/CPU_CP/p_1_in
    SLICE_X21Y29         LUT5 (Prop_lut5_I2_O)        0.295     7.657 r  UUT_SWS/CPU_CP/contents_ram[255][7]_i_7/O
                         net (fo=7, routed)           0.837     8.493    UUT_SWS/CPU_CP/contents_ram[255][7]_i_7_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.617 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_22/O
                         net (fo=1, routed)           0.805     9.422    UUT_SWS/DMA_CP/contents_ram_reg[6][7]_1
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.152     9.574 r  UUT_SWS/DMA_CP/contents_ram[6][7]_i_6/O
                         net (fo=588, routed)         6.177    15.751    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I2_O)        0.326    16.077 r  UUT_SWS/RAM_CP/contents_ram[6][6]_i_73/O
                         net (fo=1, routed)           0.000    16.077    UUT_SWS/RAM_CP/contents_ram[6][6]_i_73_n_0
    SLICE_X38Y1          MUXF7 (Prop_muxf7_I0_O)      0.212    16.289 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_34/O
                         net (fo=1, routed)           0.000    16.289    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_34_n_0
    SLICE_X38Y1          MUXF8 (Prop_muxf8_I1_O)      0.094    16.383 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_14/O
                         net (fo=1, routed)           1.950    18.333    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_14_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.316    18.649 r  UUT_SWS/RAM_CP/contents_ram[6][6]_i_7/O
                         net (fo=1, routed)           0.000    18.649    UUT_SWS/RAM_CP/contents_ram[6][6]_i_7_n_0
    SLICE_X23Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    18.887 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_5/O
                         net (fo=1, routed)           0.000    18.887    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_5_n_0
    SLICE_X23Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    18.991 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_4/O
                         net (fo=1, routed)           1.059    20.050    UUT_SWS/CPU_CP/contents_ram[255]_9[6]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.316    20.366 r  UUT_SWS/CPU_CP/contents_ram[6][6]_i_2/O
                         net (fo=1, routed)           0.404    20.770    UUT_SWS/CPU_CP/contents_ram[6][6]_i_2_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I4_O)        0.124    20.894 r  UUT_SWS/CPU_CP/contents_ram[6][6]_i_1/O
                         net (fo=260, routed)         6.711    27.605    UUT_SWS/RAM_CP/D[6]
    SLICE_X14Y4          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[72][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.442    88.120    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[72][6]/C
                         clock pessimism              0.187    88.307    
                         clock uncertainty           -0.035    88.272    
    SLICE_X14Y4          FDRE (Setup_fdre_C_D)       -0.028    88.244    UUT_SWS/RAM_CP/contents_ram_reg[72][6]
  -------------------------------------------------------------------
                         required time                         88.244    
                         arrival time                         -27.605    
  -------------------------------------------------------------------
                         slack                                 60.639    

Slack (MET) :             60.686ns  (required time - arrival time)
  Source:                 UUT_SWS/CPU_CP/ins_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[75][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.528ns  (logic 2.525ns (11.208%)  route 20.003ns (88.792%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.556     5.083    UUT_SWS/CPU_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  UUT_SWS/CPU_CP/ins_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  UUT_SWS/CPU_CP/ins_reg_reg[5]/Q
                         net (fo=11, routed)          1.801     7.362    UUT_SWS/CPU_CP/p_1_in
    SLICE_X21Y29         LUT5 (Prop_lut5_I2_O)        0.295     7.657 r  UUT_SWS/CPU_CP/contents_ram[255][7]_i_7/O
                         net (fo=7, routed)           0.992     8.649    UUT_SWS/CPU_CP/contents_ram[255][7]_i_7_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_24/O
                         net (fo=1, routed)           0.500     9.273    UUT_SWS/CPU_CP/contents_ram[6][7]_i_24_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.397 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_7/O
                         net (fo=330, routed)         6.647    16.044    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_62_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_S_O)       0.296    16.340 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_41/O
                         net (fo=1, routed)           0.000    16.340    UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_41_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    16.444 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_18/O
                         net (fo=1, routed)           1.074    17.518    UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_18_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.316    17.834 r  UUT_SWS/RAM_CP/contents_ram[6][5]_i_8/O
                         net (fo=1, routed)           0.000    17.834    UUT_SWS/RAM_CP/contents_ram[6][5]_i_8_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.247    18.081 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_5/O
                         net (fo=1, routed)           0.000    18.081    UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_5_n_0
    SLICE_X26Y16         MUXF8 (Prop_muxf8_I0_O)      0.098    18.179 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_4/O
                         net (fo=1, routed)           1.202    19.381    UUT_SWS/CPU_CP/contents_ram[255]_9[5]
    SLICE_X24Y32         LUT6 (Prop_lut6_I0_O)        0.319    19.700 r  UUT_SWS/CPU_CP/contents_ram[6][5]_i_2/O
                         net (fo=1, routed)           0.574    20.275    UUT_SWS/CPU_CP/contents_ram[6][5]_i_2_n_0
    SLICE_X24Y33         LUT6 (Prop_lut6_I4_O)        0.124    20.399 r  UUT_SWS/CPU_CP/contents_ram[6][5]_i_1/O
                         net (fo=260, routed)         7.213    27.611    UUT_SWS/RAM_CP/D[5]
    SLICE_X16Y4          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[75][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.443    88.121    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X16Y4          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[75][5]/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)       -0.047    88.298    UUT_SWS/RAM_CP/contents_ram_reg[75][5]
  -------------------------------------------------------------------
                         required time                         88.298    
                         arrival time                         -27.611    
  -------------------------------------------------------------------
                         slack                                 60.686    

Slack (MET) :             60.740ns  (required time - arrival time)
  Source:                 UUT_SWS/CPU_CP/ins_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[74][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.461ns  (logic 2.525ns (11.242%)  route 19.936ns (88.758%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 88.123 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.556     5.083    UUT_SWS/CPU_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  UUT_SWS/CPU_CP/ins_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  UUT_SWS/CPU_CP/ins_reg_reg[5]/Q
                         net (fo=11, routed)          1.801     7.362    UUT_SWS/CPU_CP/p_1_in
    SLICE_X21Y29         LUT5 (Prop_lut5_I2_O)        0.295     7.657 r  UUT_SWS/CPU_CP/contents_ram[255][7]_i_7/O
                         net (fo=7, routed)           0.992     8.649    UUT_SWS/CPU_CP/contents_ram[255][7]_i_7_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_24/O
                         net (fo=1, routed)           0.500     9.273    UUT_SWS/CPU_CP/contents_ram[6][7]_i_24_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.397 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_7/O
                         net (fo=330, routed)         6.647    16.044    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_62_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_S_O)       0.296    16.340 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_41/O
                         net (fo=1, routed)           0.000    16.340    UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_41_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    16.444 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_18/O
                         net (fo=1, routed)           1.074    17.518    UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_18_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.316    17.834 r  UUT_SWS/RAM_CP/contents_ram[6][5]_i_8/O
                         net (fo=1, routed)           0.000    17.834    UUT_SWS/RAM_CP/contents_ram[6][5]_i_8_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.247    18.081 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_5/O
                         net (fo=1, routed)           0.000    18.081    UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_5_n_0
    SLICE_X26Y16         MUXF8 (Prop_muxf8_I0_O)      0.098    18.179 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_4/O
                         net (fo=1, routed)           1.202    19.381    UUT_SWS/CPU_CP/contents_ram[255]_9[5]
    SLICE_X24Y32         LUT6 (Prop_lut6_I0_O)        0.319    19.700 r  UUT_SWS/CPU_CP/contents_ram[6][5]_i_2/O
                         net (fo=1, routed)           0.574    20.275    UUT_SWS/CPU_CP/contents_ram[6][5]_i_2_n_0
    SLICE_X24Y33         LUT6 (Prop_lut6_I4_O)        0.124    20.399 r  UUT_SWS/CPU_CP/contents_ram[6][5]_i_1/O
                         net (fo=260, routed)         7.145    27.544    UUT_SWS/RAM_CP/D[5]
    SLICE_X20Y2          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[74][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.445    88.123    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X20Y2          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[74][5]/C
                         clock pessimism              0.259    88.382    
                         clock uncertainty           -0.035    88.347    
    SLICE_X20Y2          FDRE (Setup_fdre_C_D)       -0.062    88.285    UUT_SWS/RAM_CP/contents_ram_reg[74][5]
  -------------------------------------------------------------------
                         required time                         88.285    
                         arrival time                         -27.544    
  -------------------------------------------------------------------
                         slack                                 60.740    

Slack (MET) :             60.785ns  (required time - arrival time)
  Source:                 UUT_SWS/CPU_CP/ins_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[66][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.410ns  (logic 2.779ns (12.401%)  route 19.631ns (87.599%))
  Logic Levels:           11  (LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.556     5.083    UUT_SWS/CPU_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  UUT_SWS/CPU_CP/ins_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  UUT_SWS/CPU_CP/ins_reg_reg[5]/Q
                         net (fo=11, routed)          1.801     7.362    UUT_SWS/CPU_CP/p_1_in
    SLICE_X21Y29         LUT5 (Prop_lut5_I2_O)        0.295     7.657 r  UUT_SWS/CPU_CP/contents_ram[255][7]_i_7/O
                         net (fo=7, routed)           0.837     8.493    UUT_SWS/CPU_CP/contents_ram[255][7]_i_7_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.617 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_22/O
                         net (fo=1, routed)           0.805     9.422    UUT_SWS/DMA_CP/contents_ram_reg[6][7]_1
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.152     9.574 r  UUT_SWS/DMA_CP/contents_ram[6][7]_i_6/O
                         net (fo=588, routed)         6.177    15.751    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_91_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I2_O)        0.326    16.077 r  UUT_SWS/RAM_CP/contents_ram[6][6]_i_73/O
                         net (fo=1, routed)           0.000    16.077    UUT_SWS/RAM_CP/contents_ram[6][6]_i_73_n_0
    SLICE_X38Y1          MUXF7 (Prop_muxf7_I0_O)      0.212    16.289 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_34/O
                         net (fo=1, routed)           0.000    16.289    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_34_n_0
    SLICE_X38Y1          MUXF8 (Prop_muxf8_I1_O)      0.094    16.383 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_14/O
                         net (fo=1, routed)           1.950    18.333    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_14_n_0
    SLICE_X23Y15         LUT6 (Prop_lut6_I5_O)        0.316    18.649 r  UUT_SWS/RAM_CP/contents_ram[6][6]_i_7/O
                         net (fo=1, routed)           0.000    18.649    UUT_SWS/RAM_CP/contents_ram[6][6]_i_7_n_0
    SLICE_X23Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    18.887 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_5/O
                         net (fo=1, routed)           0.000    18.887    UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_5_n_0
    SLICE_X23Y15         MUXF8 (Prop_muxf8_I0_O)      0.104    18.991 r  UUT_SWS/RAM_CP/contents_ram_reg[6][6]_i_4/O
                         net (fo=1, routed)           1.059    20.050    UUT_SWS/CPU_CP/contents_ram[255]_9[6]
    SLICE_X22Y31         LUT6 (Prop_lut6_I0_O)        0.316    20.366 r  UUT_SWS/CPU_CP/contents_ram[6][6]_i_2/O
                         net (fo=1, routed)           0.404    20.770    UUT_SWS/CPU_CP/contents_ram[6][6]_i_2_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I4_O)        0.124    20.894 r  UUT_SWS/CPU_CP/contents_ram[6][6]_i_1/O
                         net (fo=260, routed)         6.598    27.493    UUT_SWS/RAM_CP/D[6]
    SLICE_X17Y5          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[66][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.443    88.121    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X17Y5          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[66][6]/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X17Y5          FDRE (Setup_fdre_C_D)       -0.067    88.278    UUT_SWS/RAM_CP/contents_ram_reg[66][6]
  -------------------------------------------------------------------
                         required time                         88.278    
                         arrival time                         -27.493    
  -------------------------------------------------------------------
                         slack                                 60.785    

Slack (MET) :             60.789ns  (required time - arrival time)
  Source:                 UUT_SWS/CPU_CP/ins_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[70][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.412ns  (logic 2.525ns (11.266%)  route 19.887ns (88.734%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.556     5.083    UUT_SWS/CPU_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  UUT_SWS/CPU_CP/ins_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  UUT_SWS/CPU_CP/ins_reg_reg[5]/Q
                         net (fo=11, routed)          1.801     7.362    UUT_SWS/CPU_CP/p_1_in
    SLICE_X21Y29         LUT5 (Prop_lut5_I2_O)        0.295     7.657 r  UUT_SWS/CPU_CP/contents_ram[255][7]_i_7/O
                         net (fo=7, routed)           0.992     8.649    UUT_SWS/CPU_CP/contents_ram[255][7]_i_7_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_24/O
                         net (fo=1, routed)           0.500     9.273    UUT_SWS/CPU_CP/contents_ram[6][7]_i_24_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.397 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_7/O
                         net (fo=330, routed)         6.647    16.044    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_62_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_S_O)       0.296    16.340 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_41/O
                         net (fo=1, routed)           0.000    16.340    UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_41_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    16.444 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_18/O
                         net (fo=1, routed)           1.074    17.518    UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_18_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.316    17.834 r  UUT_SWS/RAM_CP/contents_ram[6][5]_i_8/O
                         net (fo=1, routed)           0.000    17.834    UUT_SWS/RAM_CP/contents_ram[6][5]_i_8_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.247    18.081 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_5/O
                         net (fo=1, routed)           0.000    18.081    UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_5_n_0
    SLICE_X26Y16         MUXF8 (Prop_muxf8_I0_O)      0.098    18.179 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_4/O
                         net (fo=1, routed)           1.202    19.381    UUT_SWS/CPU_CP/contents_ram[255]_9[5]
    SLICE_X24Y32         LUT6 (Prop_lut6_I0_O)        0.319    19.700 r  UUT_SWS/CPU_CP/contents_ram[6][5]_i_2/O
                         net (fo=1, routed)           0.574    20.275    UUT_SWS/CPU_CP/contents_ram[6][5]_i_2_n_0
    SLICE_X24Y33         LUT6 (Prop_lut6_I4_O)        0.124    20.399 r  UUT_SWS/CPU_CP/contents_ram[6][5]_i_1/O
                         net (fo=260, routed)         7.096    27.495    UUT_SWS/RAM_CP/D[5]
    SLICE_X20Y3          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[70][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.444    88.122    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X20Y3          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[70][5]/C
                         clock pessimism              0.259    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X20Y3          FDRE (Setup_fdre_C_D)       -0.062    88.284    UUT_SWS/RAM_CP/contents_ram_reg[70][5]
  -------------------------------------------------------------------
                         required time                         88.284    
                         arrival time                         -27.495    
  -------------------------------------------------------------------
                         slack                                 60.789    

Slack (MET) :             60.816ns  (required time - arrival time)
  Source:                 UUT_SWS/CPU_CP/ins_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[67][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.384ns  (logic 2.525ns (11.281%)  route 19.859ns (88.719%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.556     5.083    UUT_SWS/CPU_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X22Y33         FDRE                                         r  UUT_SWS/CPU_CP/ins_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.478     5.561 r  UUT_SWS/CPU_CP/ins_reg_reg[5]/Q
                         net (fo=11, routed)          1.801     7.362    UUT_SWS/CPU_CP/p_1_in
    SLICE_X21Y29         LUT5 (Prop_lut5_I2_O)        0.295     7.657 r  UUT_SWS/CPU_CP/contents_ram[255][7]_i_7/O
                         net (fo=7, routed)           0.992     8.649    UUT_SWS/CPU_CP/contents_ram[255][7]_i_7_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_24/O
                         net (fo=1, routed)           0.500     9.273    UUT_SWS/CPU_CP/contents_ram[6][7]_i_24_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.397 r  UUT_SWS/CPU_CP/contents_ram[6][7]_i_7/O
                         net (fo=330, routed)         6.647    16.044    UUT_SWS/RAM_CP/contents_ram_reg[6][7]_i_62_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_S_O)       0.296    16.340 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_41/O
                         net (fo=1, routed)           0.000    16.340    UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_41_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    16.444 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_18/O
                         net (fo=1, routed)           1.074    17.518    UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_18_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.316    17.834 r  UUT_SWS/RAM_CP/contents_ram[6][5]_i_8/O
                         net (fo=1, routed)           0.000    17.834    UUT_SWS/RAM_CP/contents_ram[6][5]_i_8_n_0
    SLICE_X26Y16         MUXF7 (Prop_muxf7_I1_O)      0.247    18.081 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_5/O
                         net (fo=1, routed)           0.000    18.081    UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_5_n_0
    SLICE_X26Y16         MUXF8 (Prop_muxf8_I0_O)      0.098    18.179 r  UUT_SWS/RAM_CP/contents_ram_reg[6][5]_i_4/O
                         net (fo=1, routed)           1.202    19.381    UUT_SWS/CPU_CP/contents_ram[255]_9[5]
    SLICE_X24Y32         LUT6 (Prop_lut6_I0_O)        0.319    19.700 r  UUT_SWS/CPU_CP/contents_ram[6][5]_i_2/O
                         net (fo=1, routed)           0.574    20.275    UUT_SWS/CPU_CP/contents_ram[6][5]_i_2_n_0
    SLICE_X24Y33         LUT6 (Prop_lut6_I4_O)        0.124    20.399 r  UUT_SWS/CPU_CP/contents_ram[6][5]_i_1/O
                         net (fo=260, routed)         7.068    27.467    UUT_SWS/RAM_CP/D[5]
    SLICE_X17Y3          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[67][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000    83.330    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.443    88.121    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X17Y3          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[67][5]/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X17Y3          FDRE (Setup_fdre_C_D)       -0.062    88.283    UUT_SWS/RAM_CP/contents_ram_reg[67][5]
  -------------------------------------------------------------------
                         required time                         88.283    
                         arrival time                         -27.467    
  -------------------------------------------------------------------
                         slack                                 60.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/DOUT_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.561     1.451    UUT_SWS/RS232_CP/FIFO/CLK_SOURCE_IBUF_BUFG
    SLICE_X27Y37         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDCE (Prop_fdce_C_Q)         0.141     1.592 r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[3][1]/Q
                         net (fo=1, routed)           0.087     1.679    UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[3][1]
    SLICE_X26Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.724 r  UUT_SWS/RS232_CP/FIFO/DOUT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.724    UUT_SWS/RS232_CP/FIFO/contents_fifo[3][1]
    SLICE_X26Y37         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/DOUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.830     1.964    UUT_SWS/RS232_CP/FIFO/CLK_SOURCE_IBUF_BUFG
    SLICE_X26Y37         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/DOUT_reg[1]/C
                         clock pessimism             -0.500     1.464    
    SLICE_X26Y37         FDCE (Hold_fdce_C_D)         0.120     1.584    UUT_SWS/RS232_CP/FIFO/DOUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/DOUT_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.562     1.452    UUT_SWS/RS232_CP/FIFO/CLK_SOURCE_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][0]/Q
                         net (fo=1, routed)           0.087     1.680    UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][0]
    SLICE_X28Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.725 r  UUT_SWS/RS232_CP/FIFO/DOUT[0]_i_1/O
                         net (fo=1, routed)           0.000     1.725    UUT_SWS/RS232_CP/FIFO/contents_fifo[3][0]
    SLICE_X28Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/DOUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.832     1.966    UUT_SWS/RS232_CP/FIFO/CLK_SOURCE_IBUF_BUFG
    SLICE_X28Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/DOUT_reg[0]/C
                         clock pessimism             -0.501     1.465    
    SLICE_X28Y38         FDCE (Hold_fdce_C_D)         0.120     1.585    UUT_SWS/RS232_CP/FIFO/DOUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 UUT_SWS/ALU_CP/a_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/ALU_CP/acc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.557     1.447    UUT_SWS/ALU_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X24Y31         FDCE                                         r  UUT_SWS/ALU_CP/a_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  UUT_SWS/ALU_CP/a_reg_reg[5]/Q
                         net (fo=8, routed)           0.066     1.654    UUT_SWS/ALU_CP/a_reg[5]
    SLICE_X25Y31         LUT5 (Prop_lut5_I1_O)        0.045     1.699 r  UUT_SWS/ALU_CP/acc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.699    UUT_SWS/ALU_CP/acc[6]
    SLICE_X25Y31         FDCE                                         r  UUT_SWS/ALU_CP/acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.825     1.959    UUT_SWS/ALU_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X25Y31         FDCE                                         r  UUT_SWS/ALU_CP/acc_reg_reg[6]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X25Y31         FDCE (Hold_fdce_C_D)         0.091     1.551    UUT_SWS/ALU_CP/acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.151%)  route 0.119ns (45.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.562     1.452    UUT_SWS/RS232_CP/Shift_Register/CLK_SOURCE_IBUF_BUFG
    SLICE_X27Y39         FDCE                                         r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[0]/Q
                         net (fo=4, routed)           0.119     1.712    UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][7]_0[0]
    SLICE_X29Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.832     1.966    UUT_SWS/RS232_CP/FIFO/CLK_SOURCE_IBUF_BUFG
    SLICE_X29Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][0]/C
                         clock pessimism             -0.498     1.468    
    SLICE_X29Y38         FDCE (Hold_fdce_C_D)         0.070     1.538    UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/Receiver/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/Receiver/halfbit_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.558     1.448    UUT_SWS/RS232_CP/Receiver/CLK_SOURCE_IBUF_BUFG
    SLICE_X16Y38         FDCE                                         r  UUT_SWS/RS232_CP/Receiver/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  UUT_SWS/RS232_CP/Receiver/FSM_onehot_current_state_reg[1]/Q
                         net (fo=8, routed)           0.109     1.698    UUT_SWS/RS232_CP/Receiver/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X17Y38         LUT4 (Prop_lut4_I0_O)        0.048     1.746 r  UUT_SWS/RS232_CP/Receiver/halfbit_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.746    UUT_SWS/RS232_CP/Receiver/halfbit_count[7]
    SLICE_X17Y38         FDCE                                         r  UUT_SWS/RS232_CP/Receiver/halfbit_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.829     1.963    UUT_SWS/RS232_CP/Receiver/CLK_SOURCE_IBUF_BUFG
    SLICE_X17Y38         FDCE                                         r  UUT_SWS/RS232_CP/Receiver/halfbit_count_reg[7]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X17Y38         FDCE (Hold_fdce_C_D)         0.107     1.568    UUT_SWS/RS232_CP/Receiver/halfbit_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/DOUT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.562     1.452    UUT_SWS/RS232_CP/FIFO/CLK_SOURCE_IBUF_BUFG
    SLICE_X25Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[3][2]/Q
                         net (fo=1, routed)           0.097     1.690    UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[3][2]
    SLICE_X24Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.735 r  UUT_SWS/RS232_CP/FIFO/DOUT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.735    UUT_SWS/RS232_CP/FIFO/contents_fifo[3][2]
    SLICE_X24Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/DOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.832     1.966    UUT_SWS/RS232_CP/FIFO/CLK_SOURCE_IBUF_BUFG
    SLICE_X24Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/DOUT_reg[2]/C
                         clock pessimism             -0.501     1.465    
    SLICE_X24Y38         FDCE (Hold_fdce_C_D)         0.091     1.556    UUT_SWS/RS232_CP/FIFO/DOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.672%)  route 0.132ns (48.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.562     1.452    UUT_SWS/RS232_CP/Shift_Register/CLK_SOURCE_IBUF_BUFG
    SLICE_X24Y39         FDCE                                         r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[7]/Q
                         net (fo=5, routed)           0.132     1.725    UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][7]_0[7]
    SLICE_X25Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.832     1.966    UUT_SWS/RS232_CP/FIFO/CLK_SOURCE_IBUF_BUFG
    SLICE_X25Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[3][7]/C
                         clock pessimism             -0.498     1.468    
    SLICE_X25Y38         FDCE (Hold_fdce_C_D)         0.078     1.546    UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.972%)  route 0.130ns (48.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.562     1.452    UUT_SWS/RS232_CP/Shift_Register/CLK_SOURCE_IBUF_BUFG
    SLICE_X27Y39         FDCE                                         r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[2]/Q
                         net (fo=5, routed)           0.130     1.723    UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][7]_0[2]
    SLICE_X26Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.832     1.966    UUT_SWS/RS232_CP/FIFO/CLK_SOURCE_IBUF_BUFG
    SLICE_X26Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][2]/C
                         clock pessimism             -0.498     1.468    
    SLICE_X26Y38         FDCE (Hold_fdce_C_D)         0.076     1.544    UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.175%)  route 0.140ns (49.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.562     1.452    UUT_SWS/RS232_CP/Shift_Register/CLK_SOURCE_IBUF_BUFG
    SLICE_X24Y39         FDCE                                         r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  UUT_SWS/RS232_CP/Shift_Register/Q_buffer_reg[7]/Q
                         net (fo=5, routed)           0.140     1.733    UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][7]_0[7]
    SLICE_X26Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.832     1.966    UUT_SWS/RS232_CP/FIFO/CLK_SOURCE_IBUF_BUFG
    SLICE_X26Y38         FDCE                                         r  UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][7]/C
                         clock pessimism             -0.478     1.488    
    SLICE_X26Y38         FDCE (Hold_fdce_C_D)         0.064     1.552    UUT_SWS/RS232_CP/FIFO/contents_fifo_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UUT_SWS/RS232_CP/start_tx_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UUT_SWS/RS232_CP/Transmitter/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.560     1.450    UUT_SWS/RS232_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X27Y34         FDCE                                         r  UUT_SWS/RS232_CP/start_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  UUT_SWS/RS232_CP/start_tx_reg/Q
                         net (fo=1, routed)           0.054     1.632    UUT_SWS/RS232_CP/Transmitter/start_tx
    SLICE_X27Y34         LUT6 (Prop_lut6_I0_O)        0.099     1.731 r  UUT_SWS/RS232_CP/Transmitter/FSM_sequential_current_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.731    UUT_SWS/RS232_CP/Transmitter/next_state[0]
    SLICE_X27Y34         FDCE                                         r  UUT_SWS/RS232_CP/Transmitter/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.828     1.962    UUT_SWS/RS232_CP/Transmitter/CLK_SOURCE_IBUF_BUFG
    SLICE_X27Y34         FDCE                                         r  UUT_SWS/RS232_CP/Transmitter/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.512     1.450    
    SLICE_X27Y34         FDCE (Hold_fdce_C_D)         0.091     1.541    UUT_SWS/RS232_CP/Transmitter/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK_SOURCE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_SOURCE_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X27Y32   UUT_SWS/ALU_CP/a_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X24Y31   UUT_SWS/ALU_CP/a_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X27Y30   UUT_SWS/ALU_CP/a_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X24Y30   UUT_SWS/ALU_CP/a_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X24Y31   UUT_SWS/ALU_CP/a_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X24Y31   UUT_SWS/ALU_CP/a_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X24Y31   UUT_SWS/ALU_CP/a_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X24Y31   UUT_SWS/ALU_CP/a_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X25Y32   UUT_SWS/ALU_CP/acc_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X27Y32   UUT_SWS/ALU_CP/a_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X27Y32   UUT_SWS/ALU_CP/a_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X24Y31   UUT_SWS/ALU_CP/a_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X24Y31   UUT_SWS/ALU_CP/a_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X27Y30   UUT_SWS/ALU_CP/a_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X27Y30   UUT_SWS/ALU_CP/a_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X24Y30   UUT_SWS/ALU_CP/a_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X24Y30   UUT_SWS/ALU_CP/a_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X24Y31   UUT_SWS/ALU_CP/a_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X24Y31   UUT_SWS/ALU_CP/a_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X27Y32   UUT_SWS/ALU_CP/a_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X27Y32   UUT_SWS/ALU_CP/a_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X24Y31   UUT_SWS/ALU_CP/a_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X24Y31   UUT_SWS/ALU_CP/a_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X27Y30   UUT_SWS/ALU_CP/a_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X27Y30   UUT_SWS/ALU_CP/a_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X24Y30   UUT_SWS/ALU_CP/a_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X24Y30   UUT_SWS/ALU_CP/a_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X24Y31   UUT_SWS/ALU_CP/a_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X24Y31   UUT_SWS/ALU_CP/a_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT_SWS/RS232_CP/Transmitter/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.722ns  (logic 4.220ns (48.383%)  route 4.502ns (51.617%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.562     5.089    UUT_SWS/RS232_CP/Transmitter/CLK_SOURCE_IBUF_BUFG
    SLICE_X29Y35         FDCE                                         r  UUT_SWS/RS232_CP/Transmitter/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  UUT_SWS/RS232_CP/Transmitter/data_count_reg[0]/Q
                         net (fo=7, routed)           0.997     6.542    UUT_SWS/RS232_CP/Transmitter/data_count_reg_n_0_[0]
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.666 r  UUT_SWS/RS232_CP/Transmitter/UART_TX_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.513     7.179    UUT_SWS/RS232_CP/Transmitter/UART_TX_OBUF_inst_i_3_n_0
    SLICE_X28Y35         LUT5 (Prop_lut5_I3_O)        0.124     7.303 r  UUT_SWS/RS232_CP/Transmitter/UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.992    10.295    UART_TX_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    13.811 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000    13.811    UART_TX
    L12                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT_SWS/RAM_CP/contents_ram_reg[6][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.523ns  (logic 3.983ns (61.062%)  route 2.540ns (38.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.634     5.161    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X39Y6          FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[6][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.456     5.617 r  UUT_SWS/RAM_CP/contents_ram_reg[6][0]_lopt_replica/Q
                         net (fo=1, routed)           2.540     8.157    lopt
    E2                   OBUF (Prop_obuf_I_O)         3.527    11.684 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.684    LED[0]
    E2                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT_SWS/RAM_CP/contents_ram_reg[7][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.025ns  (logic 3.968ns (65.862%)  route 2.057ns (34.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.634     5.161    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X41Y6          FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[7][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.456     5.617 r  UUT_SWS/RAM_CP/contents_ram_reg[7][0]_lopt_replica/Q
                         net (fo=1, routed)           2.057     7.674    lopt_1
    K1                   OBUF (Prop_obuf_I_O)         3.512    11.186 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.186    LED[1]
    K1                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT_SWS/RAM_CP/contents_ram_reg[8][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.026ns  (logic 3.969ns (65.863%)  route 2.057ns (34.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.633     5.160    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X41Y7          FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[8][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  UUT_SWS/RAM_CP/contents_ram_reg[8][0]_lopt_replica/Q
                         net (fo=1, routed)           2.057     7.673    lopt_2
    J1                   OBUF (Prop_obuf_I_O)         3.513    11.186 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.186    LED[2]
    J1                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT_SWS/RAM_CP/contents_ram_reg[8][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.355ns (73.160%)  route 0.497ns (26.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.592     1.482    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X41Y7          FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[8][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141     1.623 r  UUT_SWS/RAM_CP/contents_ram_reg[8][0]_lopt_replica/Q
                         net (fo=1, routed)           0.497     2.120    lopt_2
    J1                   OBUF (Prop_obuf_I_O)         1.214     3.334 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.334    LED[2]
    J1                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT_SWS/RAM_CP/contents_ram_reg[7][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.354ns (73.119%)  route 0.498ns (26.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.593     1.483    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X41Y6          FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[7][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141     1.624 r  UUT_SWS/RAM_CP/contents_ram_reg[7][0]_lopt_replica/Q
                         net (fo=1, routed)           0.498     2.122    lopt_1
    K1                   OBUF (Prop_obuf_I_O)         1.213     3.335 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.335    LED[1]
    K1                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT_SWS/RAM_CP/contents_ram_reg[6][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.369ns (65.256%)  route 0.729ns (34.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.593     1.483    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X39Y6          FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[6][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141     1.624 r  UUT_SWS/RAM_CP/contents_ram_reg[6][0]_lopt_replica/Q
                         net (fo=1, routed)           0.729     2.353    lopt
    E2                   OBUF (Prop_obuf_I_O)         1.228     3.580 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.580    LED[0]
    E2                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT_SWS/RS232_CP/Transmitter/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.448ns (54.234%)  route 1.222ns (45.766%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.560     1.450    UUT_SWS/RS232_CP/Transmitter/CLK_SOURCE_IBUF_BUFG
    SLICE_X29Y35         FDCE                                         r  UUT_SWS/RS232_CP/Transmitter/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  UUT_SWS/RS232_CP/Transmitter/data_count_reg[0]/Q
                         net (fo=7, routed)           0.101     1.692    UUT_SWS/RS232_CP/Transmitter/data_count_reg_n_0_[0]
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.737 r  UUT_SWS/RS232_CP/Transmitter/UART_TX_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.091     1.829    UUT_SWS/RS232_CP/Transmitter/UART_TX_OBUF_inst_i_2_n_0
    SLICE_X28Y35         LUT5 (Prop_lut5_I1_O)        0.045     1.874 r  UUT_SWS/RS232_CP/Transmitter/UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.029     2.903    UART_TX_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     4.119 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     4.119    UART_TX
    L12                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2315 Endpoints
Min Delay          2315 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[207][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.025ns  (logic 1.588ns (13.203%)  route 10.437ns (86.797%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         8.724    10.187    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.311 r  UUT_SWS/CPU_CP/contents_ram[207][7]_i_1/O
                         net (fo=8, routed)           1.714    12.025    UUT_SWS/RAM_CP/contents_ram_reg[207][0]_0[0]
    SLICE_X11Y18         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[207][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.433     4.781    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[207][7]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[207][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.598ns  (logic 1.588ns (13.688%)  route 10.010ns (86.312%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         8.724    10.187    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.311 r  UUT_SWS/CPU_CP/contents_ram[207][7]_i_1/O
                         net (fo=8, routed)           1.287    11.598    UUT_SWS/RAM_CP/contents_ram_reg[207][0]_0[0]
    SLICE_X8Y19          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[207][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.431     4.779    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[207][4]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[193][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.463ns  (logic 1.588ns (13.849%)  route 9.876ns (86.151%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         8.882    10.345    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.469 r  UUT_SWS/CPU_CP/contents_ram[193][7]_i_1/O
                         net (fo=8, routed)           0.994    11.463    UUT_SWS/RAM_CP/contents_ram_reg[193][0]_0[0]
    SLICE_X14Y21         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[193][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.430     4.778    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[193][3]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[127][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.411ns  (logic 1.588ns (13.913%)  route 9.823ns (86.087%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         8.657    10.120    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X31Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.244 r  UUT_SWS/CPU_CP/contents_ram[127][7]_i_1/O
                         net (fo=8, routed)           1.167    11.411    UUT_SWS/RAM_CP/contents_ram_reg[127][0]_0[0]
    SLICE_X37Y14         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[127][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.509     4.857    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[127][6]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[193][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.406ns  (logic 1.588ns (13.919%)  route 9.818ns (86.081%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         8.882    10.345    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.469 r  UUT_SWS/CPU_CP/contents_ram[193][7]_i_1/O
                         net (fo=8, routed)           0.937    11.406    UUT_SWS/RAM_CP/contents_ram_reg[193][0]_0[0]
    SLICE_X12Y21         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[193][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.430     4.778    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[193][0]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[193][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.406ns  (logic 1.588ns (13.919%)  route 9.818ns (86.081%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         8.882    10.345    UUT_SWS/CPU_CP/BTN_IBUF[0]
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.469 r  UUT_SWS/CPU_CP/contents_ram[193][7]_i_1/O
                         net (fo=8, routed)           0.937    11.406    UUT_SWS/RAM_CP/contents_ram_reg[193][0]_0[0]
    SLICE_X12Y21         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[193][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.430     4.778    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[193][6]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[0][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.367ns  (logic 1.464ns (12.876%)  route 9.903ns (87.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         9.903    11.367    UUT_SWS/RAM_CP/BTN_IBUF[0]
    SLICE_X38Y4          FDCE                                         f  UUT_SWS/RAM_CP/contents_ram_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.516     4.864    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y4          FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[0][0]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[0][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.367ns  (logic 1.464ns (12.876%)  route 9.903ns (87.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         9.903    11.367    UUT_SWS/RAM_CP/BTN_IBUF[0]
    SLICE_X38Y4          FDCE                                         f  UUT_SWS/RAM_CP/contents_ram_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.516     4.864    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y4          FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[0][1]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[0][2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.367ns  (logic 1.464ns (12.876%)  route 9.903ns (87.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         9.903    11.367    UUT_SWS/RAM_CP/BTN_IBUF[0]
    SLICE_X38Y4          FDCE                                         f  UUT_SWS/RAM_CP/contents_ram_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.516     4.864    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y4          FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[0][2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RAM_CP/contents_ram_reg[0][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.367ns  (logic 1.464ns (12.876%)  route 9.903ns (87.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         9.903    11.367    UUT_SWS/RAM_CP/BTN_IBUF[0]
    SLICE_X38Y4          FDCE                                         f  UUT_SWS/RAM_CP/contents_ram_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        1.516     4.864    UUT_SWS/RAM_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X38Y4          FDCE                                         r  UUT_SWS/RAM_CP/contents_ram_reg[0][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RS232_CP/data_tx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.232ns (26.626%)  route 0.638ns (73.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         0.638     0.870    UUT_SWS/RS232_CP/BTN_IBUF[0]
    SLICE_X29Y34         FDCE                                         f  UUT_SWS/RS232_CP/data_tx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.828     1.962    UUT_SWS/RS232_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  UUT_SWS/RS232_CP/data_tx_reg[0]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RS232_CP/data_tx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.232ns (26.626%)  route 0.638ns (73.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         0.638     0.870    UUT_SWS/RS232_CP/BTN_IBUF[0]
    SLICE_X29Y34         FDCE                                         f  UUT_SWS/RS232_CP/data_tx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.828     1.962    UUT_SWS/RS232_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  UUT_SWS/RS232_CP/data_tx_reg[1]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RS232_CP/data_tx_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.232ns (26.626%)  route 0.638ns (73.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         0.638     0.870    UUT_SWS/RS232_CP/BTN_IBUF[0]
    SLICE_X29Y34         FDCE                                         f  UUT_SWS/RS232_CP/data_tx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.828     1.962    UUT_SWS/RS232_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  UUT_SWS/RS232_CP/data_tx_reg[2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RS232_CP/data_tx_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.232ns (26.626%)  route 0.638ns (73.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         0.638     0.870    UUT_SWS/RS232_CP/BTN_IBUF[0]
    SLICE_X29Y34         FDCE                                         f  UUT_SWS/RS232_CP/data_tx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.828     1.962    UUT_SWS/RS232_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X29Y34         FDCE                                         r  UUT_SWS/RS232_CP/data_tx_reg[3]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RS232_CP/data_tx_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.232ns (26.626%)  route 0.638ns (73.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         0.638     0.870    UUT_SWS/RS232_CP/BTN_IBUF[0]
    SLICE_X28Y34         FDCE                                         f  UUT_SWS/RS232_CP/data_tx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.828     1.962    UUT_SWS/RS232_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X28Y34         FDCE                                         r  UUT_SWS/RS232_CP/data_tx_reg[4]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RS232_CP/data_tx_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.232ns (26.626%)  route 0.638ns (73.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         0.638     0.870    UUT_SWS/RS232_CP/BTN_IBUF[0]
    SLICE_X28Y34         FDCE                                         f  UUT_SWS/RS232_CP/data_tx_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.828     1.962    UUT_SWS/RS232_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X28Y34         FDCE                                         r  UUT_SWS/RS232_CP/data_tx_reg[5]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RS232_CP/data_tx_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.232ns (26.626%)  route 0.638ns (73.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         0.638     0.870    UUT_SWS/RS232_CP/BTN_IBUF[0]
    SLICE_X28Y34         FDCE                                         f  UUT_SWS/RS232_CP/data_tx_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.828     1.962    UUT_SWS/RS232_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X28Y34         FDCE                                         r  UUT_SWS/RS232_CP/data_tx_reg[6]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/RS232_CP/data_tx_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.232ns (26.626%)  route 0.638ns (73.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         0.638     0.870    UUT_SWS/RS232_CP/BTN_IBUF[0]
    SLICE_X28Y34         FDCE                                         f  UUT_SWS/RS232_CP/data_tx_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.828     1.962    UUT_SWS/RS232_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X28Y34         FDCE                                         r  UUT_SWS/RS232_CP/data_tx_reg[7]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/DMA_CP/TX_DATA_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.232ns (24.793%)  route 0.703ns (75.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         0.703     0.934    UUT_SWS/DMA_CP/BTN_IBUF[0]
    SLICE_X28Y33         FDCE                                         f  UUT_SWS/DMA_CP/TX_DATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.827     1.961    UUT_SWS/DMA_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X28Y33         FDCE                                         r  UUT_SWS/DMA_CP/TX_DATA_reg[0]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            UUT_SWS/DMA_CP/TX_DATA_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.232ns (24.793%)  route 0.703ns (75.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  BTN_IBUF[0]_inst/O
                         net (fo=560, routed)         0.703     0.934    UUT_SWS/DMA_CP/BTN_IBUF[0]
    SLICE_X28Y33         FDCE                                         f  UUT_SWS/DMA_CP/TX_DATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  CLK_SOURCE (IN)
                         net (fo=0)                   0.000     0.000    CLK_SOURCE
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK_SOURCE_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    CLK_SOURCE_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  CLK_SOURCE_IBUF_BUFG_inst/O
                         net (fo=2295, routed)        0.827     1.961    UUT_SWS/DMA_CP/CLK_SOURCE_IBUF_BUFG
    SLICE_X28Y33         FDCE                                         r  UUT_SWS/DMA_CP/TX_DATA_reg[1]/C





