#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar  1 15:57:33 2022
# Process ID: 28348
# Current directory: D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24552 D:\Work\Embedded\FPGA\Program\MAC\prj\ethernet_test\rgmii_ethernet\eth_test.xpr
# Log file: D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/vivado.log
# Journal file: D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_ips sys_clk]
generate_target all [get_files  D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/sys_clk/sys_clk.xci]
catch { config_ip_cache -export [get_ips -all sys_clk] }
catch { [ delete_ip_run [get_ips -all sys_clk] ] }
export_ip_user_files -of_objects [get_files D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/sys_clk/sys_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/sys_clk/sys_clk.xci]
export_simulation -of_objects [get_files D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.srcs/sources_1/ip/sys_clk/sys_clk.xci] -directory D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.ip_user_files/sim_scripts -ip_user_files_dir D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.ip_user_files -ipstatic_source_dir D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.cache/compile_simlib/modelsim} {questa=D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.cache/compile_simlib/questa} {riviera=D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.cache/compile_simlib/riviera} {activehdl=D:/Work/Embedded/FPGA/Program/MAC/prj/ethernet_test/rgmii_ethernet/eth_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run eth_data_fifo_synth_1
reset_run icmp_rx_ram_8_256_synth_1
reset_run len_fifo_synth_1
reset_run udp_checksum_fifo_synth_1
reset_run udp_rx_ram_8_2048_synth_1
reset_run udp_tx_data_fifo_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
