// Seed: 95961058
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  reg id_5;
  always_ff
    if (id_2) id_3 = id_4;
    else id_5 <= id_5;
  reg id_6, id_7 = id_5;
  if (1) begin
    assign id_1 = 1;
    initial $display;
    wire id_8, id_9;
  end
  wor  id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_1 = 1;
  tri0 id_14;
  wand id_15 = 1'b0;
  assign id_13 = 1 != 1;
  assign id_14 = 1;
  assign id_10 = 1;
endmodule
module module_1 (
    input  wor  id_0,
    output wor  id_1,
    input  wire id_2,
    input  tri1 id_3
);
  tri0 id_5;
  always id_5 = id_3;
  xnor (id_1, id_5, id_6, id_7);
  supply1 id_6 = !id_6;
  wire module_1;
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6
  );
endmodule
