{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688819229182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688819229182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul  8 15:27:08 2023 " "Processing started: Sat Jul  8 15:27:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688819229182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1688819229182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta stream_rescale -c stream_rescale " "Command: quartus_sta stream_rescale -c stream_rescale" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1688819229182 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1688819229289 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "TOP.sv 7 " "Ignored 7 assignments for entity \"TOP.sv\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity TOP.sv " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity TOP.sv was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230073 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230073 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688819230073 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clockDecrease.qsys 7 " "Ignored 7 assignments for entity \"clockDecrease.qsys\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity clockDecrease.qsys " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity clockDecrease.qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230074 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230074 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230074 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230074 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230074 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230074 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688819230074 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688819230074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1688819230298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819230347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819230347 ""}
{ "Info" "ISTA_SDC_FOUND" "stream_rescale.sdc " "Reading SDC File: 'stream_rescale.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1688819230865 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688819230882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688819230882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688819230882 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1688819230882 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[0\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230886 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[0\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230886 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[0\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230886 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[0\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230886 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[0\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230886 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[0\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230886 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[0\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230886 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[0\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230886 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[1\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230886 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[1\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230886 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[1\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230886 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[1\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230886 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[1\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[1\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[1\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[1\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[2\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[2\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[2\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[2\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[2\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[2\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[2\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[2\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[3\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[3\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[3\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[3\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230887 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[3\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[3\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[3\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[3\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[4\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[4\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[4\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[4\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[4\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[4\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[4\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[4\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[5\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[5\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[5\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[5\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[5\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[5\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[5\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[5\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[6\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[6\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[6\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230888 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[6\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[6\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[6\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[6\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[6\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[4\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[4\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[4\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[4\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[5\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[5\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[5\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[5\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[6\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[6\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230889 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[6\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[6\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_last_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_last_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_last_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_last_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_valid_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_valid_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_valid_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_valid_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output s_ready_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk fall max " "Port \"s_ready_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230890 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output s_ready_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk fall min " "Port \"s_ready_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688819230890 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688819230894 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819230894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819230894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819230894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819230894 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688819230894 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1688819230896 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1688819230912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.965 " "Worst-case setup slack is 0.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.965               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819231000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.552 " "Worst-case hold slack is 0.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.552               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819231017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.558 " "Worst-case recovery slack is 9.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.558               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.558               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819231027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.017 " "Worst-case removal slack is 1.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.017               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.017               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819231033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.900               0.000 clk  " "    4.900               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.643               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.643               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819231042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819231042 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.965 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.965" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231065 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819231065 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.965  " "Path #1: Setup slack is 0.965 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|carry_wr_ptr\[2\] " "From Node    : FIFO:fifo_inst\|carry_wr_ptr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|rd_ptr\[3\] " "To Node      : FIFO:fifo_inst\|rd_ptr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.047      6.547  F        clock network delay " "    19.047      6.547  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.047      0.000     uTco  FIFO:fifo_inst\|carry_wr_ptr\[2\] " "    19.047      0.000     uTco  FIFO:fifo_inst\|carry_wr_ptr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.047      0.000 FF  CELL  fifo_inst\|carry_wr_ptr\[2\]\|q " "    19.047      0.000 FF  CELL  fifo_inst\|carry_wr_ptr\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.067      1.020 FF    IC  fifo_inst\|Add49~0\|datad " "    20.067      1.020 FF    IC  fifo_inst\|Add49~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.370      0.303 FR  CELL  fifo_inst\|Add49~0\|combout " "    20.370      0.303 FR  CELL  fifo_inst\|Add49~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.596      0.226 RR    IC  fifo_inst\|Add50~5\|datad " "    20.596      0.226 RR    IC  fifo_inst\|Add50~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.211      0.615 RR  CELL  fifo_inst\|Add50~5\|cout " "    21.211      0.615 RR  CELL  fifo_inst\|Add50~5\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.211      0.000 RR    IC  fifo_inst\|Add50~1\|cin " "    21.211      0.000 RR    IC  fifo_inst\|Add50~1\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.516      0.305 RF  CELL  fifo_inst\|Add50~1\|sumout " "    21.516      0.305 RF  CELL  fifo_inst\|Add50~1\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.289      0.773 FF    IC  fifo_inst\|Mux113~2\|datae " "    22.289      0.773 FF    IC  fifo_inst\|Mux113~2\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.589      0.300 FF  CELL  fifo_inst\|Mux113~2\|combout " "    22.589      0.300 FF  CELL  fifo_inst\|Mux113~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.326      0.737 FF    IC  fifo_inst\|Mux113~4\|datad " "    23.326      0.737 FF    IC  fifo_inst\|Mux113~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.820      0.494 FF  CELL  fifo_inst\|Mux113~4\|combout " "    23.820      0.494 FF  CELL  fifo_inst\|Mux113~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.024      0.204 FF    IC  fifo_inst\|last_flag_rd~43\|dataf " "    24.024      0.204 FF    IC  fifo_inst\|last_flag_rd~43\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.096      0.072 FF  CELL  fifo_inst\|last_flag_rd~43\|combout " "    24.096      0.072 FF  CELL  fifo_inst\|last_flag_rd~43\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.659      0.563 FF    IC  fifo_inst\|last_rd_idx\[5\]\[5\]~9\|datab " "    24.659      0.563 FF    IC  fifo_inst\|last_rd_idx\[5\]\[5\]~9\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.138      0.479 FF  CELL  fifo_inst\|last_rd_idx\[5\]\[5\]~9\|combout " "    25.138      0.479 FF  CELL  fifo_inst\|last_rd_idx\[5\]\[5\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.782      0.644 FF    IC  fifo_inst\|Add73~21\|datac " "    25.782      0.644 FF    IC  fifo_inst\|Add73~21\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.467      0.685 FR  CELL  fifo_inst\|Add73~21\|cout " "    26.467      0.685 FR  CELL  fifo_inst\|Add73~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.467      0.000 RR    IC  fifo_inst\|Add73~17\|cin " "    26.467      0.000 RR    IC  fifo_inst\|Add73~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.758      0.291 RF  CELL  fifo_inst\|Add73~17\|sumout " "    26.758      0.291 RF  CELL  fifo_inst\|Add73~17\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.625      0.867 FF    IC  fifo_inst\|LessThan36~4\|datae " "    27.625      0.867 FF    IC  fifo_inst\|LessThan36~4\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.906      0.281 FR  CELL  fifo_inst\|LessThan36~4\|combout " "    27.906      0.281 FR  CELL  fifo_inst\|LessThan36~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.080      0.174 RR    IC  fifo_inst\|LessThan36~7\|datab " "    28.080      0.174 RR    IC  fifo_inst\|LessThan36~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.577      0.497 RR  CELL  fifo_inst\|LessThan36~7\|combout " "    28.577      0.497 RR  CELL  fifo_inst\|LessThan36~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.800      0.223 RR    IC  fifo_inst\|LessThan36~9\|datae " "    28.800      0.223 RR    IC  fifo_inst\|LessThan36~9\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.058      0.258 RF  CELL  fifo_inst\|LessThan36~9\|combout " "    29.058      0.258 RF  CELL  fifo_inst\|LessThan36~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.257      0.199 FF    IC  fifo_inst\|rd_ptr\[3\]~9\|dataf " "    29.257      0.199 FF    IC  fifo_inst\|rd_ptr\[3\]~9\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.341      0.084 FR  CELL  fifo_inst\|rd_ptr\[3\]~9\|combout " "    29.341      0.084 FR  CELL  fifo_inst\|rd_ptr\[3\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.736      0.395 RR    IC  fifo_inst\|rd_ptr\[3\]\|sload " "    29.736      0.395 RR    IC  fifo_inst\|rd_ptr\[3\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.528      0.792 RR  CELL  FIFO:fifo_inst\|rd_ptr\[3\] " "    30.528      0.792 RR  CELL  FIFO:fifo_inst\|rd_ptr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.819      5.819  R        clock network delay " "    30.819      5.819  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.573      0.754           clock pessimism removed " "    31.573      0.754           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.493     -0.080           clock uncertainty " "    31.493     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.493      0.000     uTsu  FIFO:fifo_inst\|rd_ptr\[3\] " "    31.493      0.000     uTsu  FIFO:fifo_inst\|rd_ptr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    30.528 " "Data Arrival Time  :    30.528" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    31.493 " "Data Required Time :    31.493" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.965  " "Slack              :     0.965 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231067 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819231067 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.552 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.552" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819231081 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.552  " "Path #1: Hold slack is 0.552 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|wr_ptr\[1\] " "From Node    : FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE " "To Node      : FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.064      5.564  F        clock network delay " "    18.064      5.564  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.064      0.000     uTco  FIFO:fifo_inst\|wr_ptr\[1\] " "    18.064      0.000     uTco  FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.064      0.000 FF  CELL  fifo_inst\|wr_ptr\[1\]\|q " "    18.064      0.000 FF  CELL  fifo_inst\|wr_ptr\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.297      0.233 FF    IC  fifo_inst\|Add2~9\|dataf " "    18.297      0.233 FF    IC  fifo_inst\|Add2~9\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.365      0.068 FF  CELL  fifo_inst\|Add2~9\|sumout " "    18.365      0.068 FF  CELL  fifo_inst\|Add2~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.554      0.189 FF    IC  fifo_inst\|wr_ptr\[1\]~DUPLICATE\|asdata " "    18.554      0.189 FF    IC  fifo_inst\|wr_ptr\[1\]~DUPLICATE\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.851      0.297 FF  CELL  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE " "    18.851      0.297 FF  CELL  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.052      6.552  F        clock network delay " "    19.052      6.552  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.299     -0.753           clock pessimism removed " "    18.299     -0.753           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.299      0.000           clock uncertainty " "    18.299      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.299      0.000      uTh  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE " "    18.299      0.000      uTh  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.851 " "Data Arrival Time  :    18.851" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.299 " "Data Required Time :    18.299" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.552  " "Slack              :     0.552 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231081 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819231081 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.558 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.558" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231086 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819231086 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.558  " "Path #1: Recovery slack is 9.558 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\] " "To Node      : FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      3.441  R        clock network delay " "     3.441      3.441  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.441      2.000  R  iExt  rst_n " "     5.441      2.000  R  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.441      0.000 RR    IC  rst_n~input\|i " "     5.441      0.000 RR    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.210      0.769 RR  CELL  rst_n~input\|o " "     6.210      0.769 RR  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.523      0.313 RR    IC  rst_n~inputCLKENA0\|inclk " "     6.523      0.313 RR    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.905      0.382 RR  CELL  rst_n~inputCLKENA0\|outclk " "     6.905      0.382 RR  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.496      1.591 RR    IC  fifo_inst\|data_fifo_buffer\[10\]\[3\]\|clrn " "     8.496      1.591 RR    IC  fifo_inst\|data_fifo_buffer\[10\]\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.028      0.532 RR  CELL  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\] " "     9.028      0.532 RR  CELL  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.066      5.566  F        clock network delay " "    18.066      5.566  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.666      0.600           clock pessimism removed " "    18.666      0.600           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.586     -0.080           clock uncertainty " "    18.586     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.586      0.000     uTsu  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\] " "    18.586      0.000     uTsu  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.028 " "Data Arrival Time  :     9.028" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.586 " "Data Required Time :    18.586" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.558  " "Slack              :     9.558 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231087 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819231087 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.017 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.017" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819231092 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.017  " "Path #1: Removal slack is 1.017 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|m_data_o\[5\]\[3\] " "To Node      : FIFO:fifo_inst\|m_data_o\[5\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.841      2.841  R        clock network delay " "     2.841      2.841  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.841      1.000  F  iExt  rst_n " "     3.841      1.000  F  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.841      0.000 FF    IC  rst_n~input\|i " "     3.841      0.000 FF    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.710      0.869 FF  CELL  rst_n~input\|o " "     4.710      0.869 FF  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.988      0.278 FF    IC  rst_n~inputCLKENA0\|inclk " "     4.988      0.278 FF    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.346      0.358 FF  CELL  rst_n~inputCLKENA0\|outclk " "     5.346      0.358 FF  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.668      1.322 FF    IC  fifo_inst\|m_data_o\[5\]\[3\]\|clrn " "     6.668      1.322 FF    IC  fifo_inst\|m_data_o\[5\]\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.084      0.416 FF  CELL  FIFO:fifo_inst\|m_data_o\[5\]\[3\] " "     7.084      0.416 FF  CELL  FIFO:fifo_inst\|m_data_o\[5\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.667      6.667  R        clock network delay " "     6.667      6.667  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.067     -0.600           clock pessimism removed " "     6.067     -0.600           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.067      0.000           clock uncertainty " "     6.067      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.067      0.000      uTh  FIFO:fifo_inst\|m_data_o\[5\]\[3\] " "     6.067      0.000      uTh  FIFO:fifo_inst\|m_data_o\[5\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.084 " "Data Arrival Time  :     7.084" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.067 " "Data Required Time :     6.067" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.017  " "Slack              :     1.017 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819231092 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819231092 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688819231093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1688819231141 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1688819233566 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688819233764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688819233764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688819233764 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1688819233764 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688819233764 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819233764 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819233764 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819233764 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819233764 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688819233764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.895 " "Worst-case setup slack is 0.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.895               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819233812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.567 " "Worst-case hold slack is 0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.567               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819233827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.483 " "Worst-case recovery slack is 9.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.483               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.483               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819233857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.002 " "Worst-case removal slack is 1.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.002               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819233863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.926               0.000 clk  " "    4.926               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.644               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.644               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819233874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819233874 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.895 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.895" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819233894 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.895  " "Path #1: Setup slack is 0.895 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|carry_wr_ptr\[3\] " "From Node    : FIFO:fifo_inst\|carry_wr_ptr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|rd_ptr\[6\] " "To Node      : FIFO:fifo_inst\|rd_ptr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.920      6.420  F        clock network delay " "    18.920      6.420  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.920      0.000     uTco  FIFO:fifo_inst\|carry_wr_ptr\[3\] " "    18.920      0.000     uTco  FIFO:fifo_inst\|carry_wr_ptr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.920      0.000 RR  CELL  fifo_inst\|carry_wr_ptr\[3\]\|q " "    18.920      0.000 RR  CELL  fifo_inst\|carry_wr_ptr\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.154      0.234 RR    IC  fifo_inst\|Add32~21\|dataa " "    19.154      0.234 RR    IC  fifo_inst\|Add32~21\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.281      1.127 RR  CELL  fifo_inst\|Add32~21\|sumout " "    20.281      1.127 RR  CELL  fifo_inst\|Add32~21\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.524      0.243 RR    IC  fifo_inst\|Add31~25\|dataa " "    20.524      0.243 RR    IC  fifo_inst\|Add31~25\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.513      0.989 RR  CELL  fifo_inst\|Add31~25\|cout " "    21.513      0.989 RR  CELL  fifo_inst\|Add31~25\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.513      0.000 RR    IC  fifo_inst\|Add31~29\|cin " "    21.513      0.000 RR    IC  fifo_inst\|Add31~29\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.846      0.333 RR  CELL  fifo_inst\|Add31~29\|sumout " "    21.846      0.333 RR  CELL  fifo_inst\|Add31~29\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.084      0.238 RR    IC  fifo_inst\|LessThan38~5\|datab " "    22.084      0.238 RR    IC  fifo_inst\|LessThan38~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.626      0.542 RF  CELL  fifo_inst\|LessThan38~5\|combout " "    22.626      0.542 RF  CELL  fifo_inst\|LessThan38~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.784      0.158 FF    IC  fifo_inst\|last_flag_rd\[2\]~35\|datac " "    22.784      0.158 FF    IC  fifo_inst\|last_flag_rd\[2\]~35\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.263      0.479 FF  CELL  fifo_inst\|last_flag_rd\[2\]~35\|combout " "    23.263      0.479 FF  CELL  fifo_inst\|last_flag_rd\[2\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.131      0.868 FF    IC  fifo_inst\|last_rd_idx\[3\]\[0\]~4\|datad " "    24.131      0.868 FF    IC  fifo_inst\|last_rd_idx\[3\]\[0\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.613      0.482 FF  CELL  fifo_inst\|last_rd_idx\[3\]\[0\]~4\|combout " "    24.613      0.482 FF  CELL  fifo_inst\|last_rd_idx\[3\]\[0\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.766      0.153 FF    IC  fifo_inst\|last_rd_idx\[4\]\[3\]~5\|datab " "    24.766      0.153 FF    IC  fifo_inst\|last_rd_idx\[4\]\[3\]~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.257      0.491 FF  CELL  fifo_inst\|last_rd_idx\[4\]\[3\]~5\|combout " "    25.257      0.491 FF  CELL  fifo_inst\|last_rd_idx\[4\]\[3\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.417      0.160 FF    IC  fifo_inst\|Add74~17\|datab " "    25.417      0.160 FF    IC  fifo_inst\|Add74~17\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.376      0.959 FR  CELL  fifo_inst\|Add74~17\|cout " "    26.376      0.959 FR  CELL  fifo_inst\|Add74~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.376      0.000 RR    IC  fifo_inst\|Add74~13\|cin " "    26.376      0.000 RR    IC  fifo_inst\|Add74~13\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.376      0.000 RR  CELL  fifo_inst\|Add74~13\|cout " "    26.376      0.000 RR  CELL  fifo_inst\|Add74~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.376      0.000 RR    IC  fifo_inst\|Add74~9\|cin " "    26.376      0.000 RR    IC  fifo_inst\|Add74~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.716      0.340 RF  CELL  fifo_inst\|Add74~9\|sumout " "    26.716      0.340 RF  CELL  fifo_inst\|Add74~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.136      0.420 FF    IC  fifo_inst\|Add30~21\|datac " "    27.136      0.420 FF    IC  fifo_inst\|Add30~21\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.885      0.749 FF  CELL  fifo_inst\|Add30~21\|cout " "    27.885      0.749 FF  CELL  fifo_inst\|Add30~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.885      0.000 FF    IC  fifo_inst\|Add30~17\|cin " "    27.885      0.000 FF    IC  fifo_inst\|Add30~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.885      0.000 FF  CELL  fifo_inst\|Add30~17\|cout " "    27.885      0.000 FF  CELL  fifo_inst\|Add30~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.885      0.000 FF    IC  fifo_inst\|Add30~29\|cin " "    27.885      0.000 FF    IC  fifo_inst\|Add30~29\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.226      0.341 FF  CELL  fifo_inst\|Add30~29\|sumout " "    28.226      0.341 FF  CELL  fifo_inst\|Add30~29\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.011      0.785 FF    IC  fifo_inst\|Add26~29\|datad " "    29.011      0.785 FF    IC  fifo_inst\|Add26~29\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.803      0.792 FF  CELL  fifo_inst\|Add26~29\|sumout " "    29.803      0.792 FF  CELL  fifo_inst\|Add26~29\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.232      0.429 FF    IC  fifo_inst\|rd_ptr~16\|dataf " "    30.232      0.429 FF    IC  fifo_inst\|rd_ptr~16\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.305      0.073 FF  CELL  fifo_inst\|rd_ptr~16\|combout " "    30.305      0.073 FF  CELL  fifo_inst\|rd_ptr~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.305      0.000 FF    IC  fifo_inst\|rd_ptr\[6\]\|d " "    30.305      0.000 FF    IC  fifo_inst\|rd_ptr\[6\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.527      0.222 FF  CELL  FIFO:fifo_inst\|rd_ptr\[6\] " "    30.527      0.222 FF  CELL  FIFO:fifo_inst\|rd_ptr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.837      5.837  R        clock network delay " "    30.837      5.837  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.502      0.665           clock pessimism removed " "    31.502      0.665           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.422     -0.080           clock uncertainty " "    31.422     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.422      0.000     uTsu  FIFO:fifo_inst\|rd_ptr\[6\] " "    31.422      0.000     uTsu  FIFO:fifo_inst\|rd_ptr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    30.527 " "Data Arrival Time  :    30.527" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    31.422 " "Data Required Time :    31.422" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.895  " "Slack              :     0.895 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233894 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819233894 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.567 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.567" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819233909 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.567  " "Path #1: Hold slack is 0.567 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|wr_ptr\[1\] " "From Node    : FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE " "To Node      : FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.072      5.572  F        clock network delay " "    18.072      5.572  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.072      0.000     uTco  FIFO:fifo_inst\|wr_ptr\[1\] " "    18.072      0.000     uTco  FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.072      0.000 FF  CELL  fifo_inst\|wr_ptr\[1\]\|q " "    18.072      0.000 FF  CELL  fifo_inst\|wr_ptr\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.280      0.208 FF    IC  fifo_inst\|Add2~9\|dataf " "    18.280      0.208 FF    IC  fifo_inst\|Add2~9\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.352      0.072 FF  CELL  fifo_inst\|Add2~9\|sumout " "    18.352      0.072 FF  CELL  fifo_inst\|Add2~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.513      0.161 FF    IC  fifo_inst\|wr_ptr\[1\]~DUPLICATE\|asdata " "    18.513      0.161 FF    IC  fifo_inst\|wr_ptr\[1\]~DUPLICATE\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.829      0.316 FF  CELL  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE " "    18.829      0.316 FF  CELL  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.927      6.427  F        clock network delay " "    18.927      6.427  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.262     -0.665           clock pessimism removed " "    18.262     -0.665           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.262      0.000           clock uncertainty " "    18.262      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.262      0.000      uTh  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE " "    18.262      0.000      uTh  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.829 " "Data Arrival Time  :    18.829" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.262 " "Data Required Time :    18.262" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.567  " "Slack              :     0.567 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233909 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819233909 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.483 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.483" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233914 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819233914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.483  " "Path #1: Recovery slack is 9.483 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\] " "To Node      : FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      3.376  R        clock network delay " "     3.376      3.376  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.376      2.000  R  iExt  rst_n " "     5.376      2.000  R  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.376      0.000 RR    IC  rst_n~input\|i " "     5.376      0.000 RR    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.162      0.786 RR  CELL  rst_n~input\|o " "     6.162      0.786 RR  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.476      0.314 RR    IC  rst_n~inputCLKENA0\|inclk " "     6.476      0.314 RR    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.872      0.396 RR  CELL  rst_n~inputCLKENA0\|outclk " "     6.872      0.396 RR  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.492      1.620 RR    IC  fifo_inst\|data_fifo_buffer\[10\]\[3\]\|clrn " "     8.492      1.620 RR    IC  fifo_inst\|data_fifo_buffer\[10\]\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.031      0.539 RR  CELL  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\] " "     9.031      0.539 RR  CELL  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.067      5.567  F        clock network delay " "    18.067      5.567  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.594      0.527           clock pessimism removed " "    18.594      0.527           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.514     -0.080           clock uncertainty " "    18.514     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.514      0.000     uTsu  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\] " "    18.514      0.000     uTsu  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.031 " "Data Arrival Time  :     9.031" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.514 " "Data Required Time :    18.514" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.483  " "Slack              :     9.483 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233915 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819233915 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.002 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.002" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819233919 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.002  " "Path #1: Removal slack is 1.002 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|m_data_o\[5\]\[3\] " "To Node      : FIFO:fifo_inst\|m_data_o\[5\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.849      2.849  R        clock network delay " "     2.849      2.849  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.849      1.000  F  iExt  rst_n " "     3.849      1.000  F  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.849      0.000 FF    IC  rst_n~input\|i " "     3.849      0.000 FF    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.709      0.860 FF  CELL  rst_n~input\|o " "     4.709      0.860 FF  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.994      0.285 FF    IC  rst_n~inputCLKENA0\|inclk " "     4.994      0.285 FF    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.370      0.376 FF  CELL  rst_n~inputCLKENA0\|outclk " "     5.370      0.376 FF  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.684      1.314 FF    IC  fifo_inst\|m_data_o\[5\]\[3\]\|clrn " "     6.684      1.314 FF    IC  fifo_inst\|m_data_o\[5\]\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.075      0.391 FF  CELL  FIFO:fifo_inst\|m_data_o\[5\]\[3\] " "     7.075      0.391 FF  CELL  FIFO:fifo_inst\|m_data_o\[5\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.600      6.600  R        clock network delay " "     6.600      6.600  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.073     -0.527           clock pessimism removed " "     6.073     -0.527           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.073      0.000           clock uncertainty " "     6.073      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.073      0.000      uTh  FIFO:fifo_inst\|m_data_o\[5\]\[3\] " "     6.073      0.000      uTh  FIFO:fifo_inst\|m_data_o\[5\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.075 " "Data Arrival Time  :     7.075" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.073 " "Data Required Time :     6.073" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.002  " "Slack              :     1.002 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819233919 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819233919 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1688819233920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1688819234117 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1688819236282 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688819236474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688819236474 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688819236474 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1688819236474 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688819236474 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819236474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819236474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819236474 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819236474 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688819236474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.849 " "Worst-case setup slack is 4.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.849               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.849               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819236490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.399 " "Worst-case hold slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.399               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819236522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.806 " "Worst-case recovery slack is 9.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.806               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.806               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819236528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.071 " "Worst-case removal slack is 1.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.071               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.071               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819236538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.643               0.000 clk  " "    4.643               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.024               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.024               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819236543 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.849 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.849" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236563 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236563 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.849  " "Path #1: Setup slack is 4.849 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|m_full_o " "From Node    : FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : s_ready_o " "To Node      : s_ready_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.200      3.700  F        clock network delay " "    16.200      3.700  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.200      0.000     uTco  FIFO:fifo_inst\|m_full_o " "    16.200      0.000     uTco  FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.200      0.000 FF  CELL  fifo_inst\|m_full_o\|q " "    16.200      0.000 FF  CELL  fifo_inst\|m_full_o\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.624      1.424 FF    IC  s_ready_o~output\|i " "    17.624      1.424 FF    IC  s_ready_o~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.450      1.826 FR  CELL  s_ready_o~output\|o " "    19.450      1.826 FR  CELL  s_ready_o~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.450      0.000 RR  CELL  s_ready_o " "    19.450      0.000 RR  CELL  s_ready_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.586      1.586  R        clock network delay " "    26.586      1.586  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.879      0.293           clock pessimism removed " "    26.879      0.293           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.799     -0.080           clock uncertainty " "    26.799     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.299     -2.500  R  oExt  s_ready_o " "    24.299     -2.500  R  oExt  s_ready_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.450 " "Data Arrival Time  :    19.450" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.299 " "Data Required Time :    24.299" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.849  " "Slack              :     4.849 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236564 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236564 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.399 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.399" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236577 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.399  " "Path #1: Hold slack is 0.399 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|wr_ptr\[1\] " "From Node    : FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE " "To Node      : FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.774      3.274  F        clock network delay " "    15.774      3.274  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.774      0.000     uTco  FIFO:fifo_inst\|wr_ptr\[1\] " "    15.774      0.000     uTco  FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.774      0.000 RR  CELL  fifo_inst\|wr_ptr\[1\]\|q " "    15.774      0.000 RR  CELL  fifo_inst\|wr_ptr\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.918      0.144 RR    IC  fifo_inst\|Add2~9\|dataf " "    15.918      0.144 RR    IC  fifo_inst\|Add2~9\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.953      0.035 RR  CELL  fifo_inst\|Add2~9\|sumout " "    15.953      0.035 RR  CELL  fifo_inst\|Add2~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.069      0.116 RR    IC  fifo_inst\|wr_ptr\[1\]~DUPLICATE\|asdata " "    16.069      0.116 RR    IC  fifo_inst\|wr_ptr\[1\]~DUPLICATE\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.249      0.180 RR  CELL  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE " "    16.249      0.180 RR  CELL  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.206      3.706  F        clock network delay " "    16.206      3.706  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.850     -0.356           clock pessimism removed " "    15.850     -0.356           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.850      0.000           clock uncertainty " "    15.850      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.850      0.000      uTh  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE " "    15.850      0.000      uTh  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.249 " "Data Arrival Time  :    16.249" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.850 " "Data Required Time :    15.850" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.399  " "Slack              :     0.399 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236577 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236577 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.806 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.806" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236581 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236581 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.806  " "Path #1: Recovery slack is 9.806 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\] " "To Node      : FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.879      1.879  R        clock network delay " "     1.879      1.879  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.879      2.000  F  iExt  rst_n " "     3.879      2.000  F  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.879      0.000 FF    IC  rst_n~input\|i " "     3.879      0.000 FF    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.633      0.754 FF  CELL  rst_n~input\|o " "     4.633      0.754 FF  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.791      0.158 FF    IC  rst_n~inputCLKENA0\|inclk " "     4.791      0.158 FF    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.996      0.205 FF  CELL  rst_n~inputCLKENA0\|outclk " "     4.996      0.205 FF  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.951      0.955 FF    IC  fifo_inst\|data_fifo_buffer\[10\]\[3\]\|clrn " "     5.951      0.955 FF    IC  fifo_inst\|data_fifo_buffer\[10\]\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.184      0.233 FF  CELL  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\] " "     6.184      0.233 FF  CELL  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.777      3.277  F        clock network delay " "    15.777      3.277  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.070      0.293           clock pessimism removed " "    16.070      0.293           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.990     -0.080           clock uncertainty " "    15.990     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.990      0.000     uTsu  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\] " "    15.990      0.000     uTsu  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.184 " "Data Arrival Time  :     6.184" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.990 " "Data Required Time :    15.990" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.806  " "Slack              :     9.806 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236582 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236582 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.071 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.071" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.071  " "Path #1: Removal slack is 1.071 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|m_data_o\[5\]\[3\] " "To Node      : FIFO:fifo_inst\|m_data_o\[5\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.586      1.586  R        clock network delay " "     1.586      1.586  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.586      1.000  R  iExt  rst_n " "     2.586      1.000  R  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.586      0.000 RR    IC  rst_n~input\|i " "     2.586      0.000 RR    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.983      0.397 RR  CELL  rst_n~input\|o " "     2.983      0.397 RR  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.167 RR    IC  rst_n~inputCLKENA0\|inclk " "     3.150      0.167 RR    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      0.196 RR  CELL  rst_n~inputCLKENA0\|outclk " "     3.346      0.196 RR  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.368      1.022 RR    IC  fifo_inst\|m_data_o\[5\]\[3\]\|clrn " "     4.368      1.022 RR    IC  fifo_inst\|m_data_o\[5\]\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.589      0.221 RR  CELL  FIFO:fifo_inst\|m_data_o\[5\]\[3\] " "     4.589      0.221 RR  CELL  FIFO:fifo_inst\|m_data_o\[5\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.811      3.811  R        clock network delay " "     3.811      3.811  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.518     -0.293           clock pessimism removed " "     3.518     -0.293           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.518      0.000           clock uncertainty " "     3.518      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.518      0.000      uTh  FIFO:fifo_inst\|m_data_o\[5\]\[3\] " "     3.518      0.000      uTh  FIFO:fifo_inst\|m_data_o\[5\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.589 " "Data Arrival Time  :     4.589" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.518 " "Data Required Time :     3.518" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.071  " "Slack              :     1.071 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236587 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236587 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688819236588 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688819236837 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688819236837 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688819236837 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1688819236837 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688819236837 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819236838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819236838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819236838 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688819236838 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688819236838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.230 " "Worst-case setup slack is 5.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.230               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.230               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819236852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.380               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819236869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.807 " "Worst-case recovery slack is 9.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.807               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.807               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819236878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.075 " "Worst-case removal slack is 1.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.075               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.075               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819236885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.632               0.000 clk  " "    4.632               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.029               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.029               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688819236895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688819236895 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.230 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.230" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.230  " "Path #1: Setup slack is 5.230 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|m_full_o " "From Node    : FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : s_ready_o " "To Node      : s_ready_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.084      3.584  F        clock network delay " "    16.084      3.584  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.084      0.000     uTco  FIFO:fifo_inst\|m_full_o " "    16.084      0.000     uTco  FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.084      0.000 FF  CELL  fifo_inst\|m_full_o\|q " "    16.084      0.000 FF  CELL  fifo_inst\|m_full_o\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.334      1.250 FF    IC  s_ready_o~output\|i " "    17.334      1.250 FF    IC  s_ready_o~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.002      1.668 FR  CELL  s_ready_o~output\|o " "    19.002      1.668 FR  CELL  s_ready_o~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.002      0.000 RR  CELL  s_ready_o " "    19.002      0.000 RR  CELL  s_ready_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.546      1.546  R        clock network delay " "    26.546      1.546  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.812      0.266           clock pessimism removed " "    26.812      0.266           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.732     -0.080           clock uncertainty " "    26.732     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.232     -2.500  R  oExt  s_ready_o " "    24.232     -2.500  R  oExt  s_ready_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.002 " "Data Arrival Time  :    19.002" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.232 " "Data Required Time :    24.232" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.230  " "Slack              :     5.230 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236912 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.380 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.380" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236926 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.380  " "Path #1: Hold slack is 0.380 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|wr_ptr\[1\] " "From Node    : FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE " "To Node      : FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.704      3.204  F        clock network delay " "    15.704      3.204  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.704      0.000     uTco  FIFO:fifo_inst\|wr_ptr\[1\] " "    15.704      0.000     uTco  FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.704      0.000 FF  CELL  fifo_inst\|wr_ptr\[1\]\|q " "    15.704      0.000 FF  CELL  fifo_inst\|wr_ptr\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.829      0.125 FF    IC  fifo_inst\|Add2~9\|dataf " "    15.829      0.125 FF    IC  fifo_inst\|Add2~9\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.866      0.037 FR  CELL  fifo_inst\|Add2~9\|sumout " "    15.866      0.037 FR  CELL  fifo_inst\|Add2~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.967      0.101 RR    IC  fifo_inst\|wr_ptr\[1\]~DUPLICATE\|asdata " "    15.967      0.101 RR    IC  fifo_inst\|wr_ptr\[1\]~DUPLICATE\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.142      0.175 RR  CELL  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE " "    16.142      0.175 RR  CELL  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.091      3.591  F        clock network delay " "    16.091      3.591  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.762     -0.329           clock pessimism removed " "    15.762     -0.329           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.762      0.000           clock uncertainty " "    15.762      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.762      0.000      uTh  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE " "    15.762      0.000      uTh  FIFO:fifo_inst\|wr_ptr\[1\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.142 " "Data Arrival Time  :    16.142" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.762 " "Data Required Time :    15.762" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.380  " "Slack              :     0.380 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236926 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236926 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.807 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.807" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236933 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.807  " "Path #1: Recovery slack is 9.807 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\] " "To Node      : FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.812      1.812  R        clock network delay " "     1.812      1.812  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.812      2.000  F  iExt  rst_n " "     3.812      2.000  F  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.812      0.000 FF    IC  rst_n~input\|i " "     3.812      0.000 FF    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.566      0.754 FF  CELL  rst_n~input\|o " "     4.566      0.754 FF  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.724      0.158 FF    IC  rst_n~inputCLKENA0\|inclk " "     4.724      0.158 FF    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.933      0.209 FF  CELL  rst_n~inputCLKENA0\|outclk " "     4.933      0.209 FF  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.869      0.936 FF    IC  fifo_inst\|data_fifo_buffer\[10\]\[3\]\|clrn " "     5.869      0.936 FF    IC  fifo_inst\|data_fifo_buffer\[10\]\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.084      0.215 FF  CELL  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\] " "     6.084      0.215 FF  CELL  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.705      3.205  F        clock network delay " "    15.705      3.205  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.971      0.266           clock pessimism removed " "    15.971      0.266           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.891     -0.080           clock uncertainty " "    15.891     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.891      0.000     uTsu  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\] " "    15.891      0.000     uTsu  FIFO:fifo_inst\|data_fifo_buffer\[10\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.084 " "Data Arrival Time  :     6.084" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.891 " "Data Required Time :    15.891" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.807  " "Slack              :     9.807 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236933 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236933 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.075 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.075" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236937 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236937 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.075  " "Path #1: Removal slack is 1.075 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|m_data_o\[5\]\[3\] " "To Node      : FIFO:fifo_inst\|m_data_o\[5\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.546      1.546  R        clock network delay " "     1.546      1.546  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.546      1.000  R  iExt  rst_n " "     2.546      1.000  R  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.546      0.000 RR    IC  rst_n~input\|i " "     2.546      0.000 RR    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.932      0.386 RR  CELL  rst_n~input\|o " "     2.932      0.386 RR  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      0.167 RR    IC  rst_n~inputCLKENA0\|inclk " "     3.099      0.167 RR    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.199 RR  CELL  rst_n~inputCLKENA0\|outclk " "     3.298      0.199 RR  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.304      1.006 RR    IC  fifo_inst\|m_data_o\[5\]\[3\]\|clrn " "     4.304      1.006 RR    IC  fifo_inst\|m_data_o\[5\]\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.512      0.208 RR  CELL  FIFO:fifo_inst\|m_data_o\[5\]\[3\] " "     4.512      0.208 RR  CELL  FIFO:fifo_inst\|m_data_o\[5\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.703      3.703  R        clock network delay " "     3.703      3.703  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437     -0.266           clock pessimism removed " "     3.437     -0.266           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      0.000           clock uncertainty " "     3.437      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      0.000      uTh  FIFO:fifo_inst\|m_data_o\[5\]\[3\] " "     3.437      0.000      uTh  FIFO:fifo_inst\|m_data_o\[5\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.512 " "Data Arrival Time  :     4.512" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.437 " "Data Required Time :     3.437" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.075  " "Slack              :     1.075 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688819236938 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688819236938 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688819238825 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688819238825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 93 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5127 " "Peak virtual memory: 5127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688819238937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul  8 15:27:18 2023 " "Processing ended: Sat Jul  8 15:27:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688819238937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688819238937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688819238937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1688819238937 ""}
