library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity add is
port (A : in std_logic_vector(31 downto 0);
		B : out std_logic_vector(31 downto 0)
);
end add;
-- used to add 4 to the current pc value to ensure program reserves 4 bytes of memory for instructions and pc points to next instruction
architecture Behavior of add is
begin
B <= A + 4;
end Behavior;


