
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../ipc1_public/spec_gcc_001.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000002 cycles: 4474330 heartbeat IPC: 2.23497 cumulative IPC: 2.23497 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 8965388 heartbeat IPC: 2.22665 cumulative IPC: 2.2308 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 11184184 (Simulation time: 0 hr 0 min 27 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 16914978 heartbeat IPC: 1.25793 cumulative IPC: 0.872479 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 28731309 heartbeat IPC: 0.846286 cumulative IPC: 0.854841 (Simulation time: 0 hr 0 min 47 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 40576037 heartbeat IPC: 0.844258 cumulative IPC: 0.850576 (Simulation time: 0 hr 1 min 0 sec) 
Finished CPU 0 instructions: 25000001 cycles: 29391855 cumulative IPC: 0.850576 (Simulation time: 0 hr 1 min 0 sec) 

CPU 0 Branch Prediction Accuracy: 91.5318% MPKI: 20.1868

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.850576 instructions: 25000001 cycles: 29391855
L1D TOTAL     ACCESS:    6923749  HIT:    6783328  MISS:     140421
L1D LOAD      ACCESS:    4251804  HIT:    4152785  MISS:      99019
L1D RFO       ACCESS:    2671945  HIT:    2630543  MISS:      41402
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5903746  HIT:    5728533  MISS:     175213
L1I LOAD      ACCESS:    5903746  HIT:    5728533  MISS:     175213
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     529141  HIT:     498736  MISS:      30405
LLC LOAD      ACCESS:     274222  HIT:     256463  MISS:      17759
LLC RFO       ACCESS:      41400  HIT:      34587  MISS:       6813
LLC PREFETCH  ACCESS:     144324  HIT:     138492  MISS:       5832
LLC WRITEBACK ACCESS:      69195  HIT:      69194  MISS:          1
LLC PREFETCH  REQUESTED:     247039  ISSUED:     220040  USEFUL:       6777  USELESS:        334
Major fault: 0 Minor fault: 5183

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 274222
* CPU 0 Total Misses: 17759
* CPU 0 Total Prefetches: 5832
* CPU 0 Total Prefetch Hits: 5348
* CPU 0 Total Non-useful Prefetches: 252
* CPU 0 Total Undecided Prefetches: 232

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 274222
* CPU 0 ROI Misses: 17759
* CPU 0 ROI Prefetches: 5832
* CPU 0 ROI Prefetch Hits: 5348
* CPU 0 ROI Non-useful Prefetches: 252
* CPU 0 ROI Undecided Prefetches: 232

