--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/rhodesej/Documents/PSU/540/ece540_proj1/xilinx/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Nexys3fpga.twx Nexys3fpga.ncd -o
Nexys3fpga.twr Nexys3fpga.pcf

Design file:              Nexys3fpga.ncd
Physical constraint file: Nexys3fpga.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk25 = PERIOD TIMEGRP "clk25" TS_sys_clk_pin / 4 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2890 paths analyzed, 275 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  27.360ns.
--------------------------------------------------------------------------------

Paths for end point icon1/icon_1 (SLICE_X4Y20.A3), 178 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_0 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.406ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (1.676 - 1.785)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_0 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.447   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_0
    SLICE_X0Y19.C2       net (fanout=12)       1.638   bot1/WRLDIF/LocY<0>
    SLICE_X0Y19.CMUX     Tilo                  0.251   N9
                                                       icon1/Msub_LocY_reg[7]_Pixel_row[9]_sub_83_OUT<3:0>_xor<3>11
    SLICE_X7Y21.B1       net (fanout=13)       1.310   icon1/LocY_reg[7]_Pixel_row[9]_sub_83_OUT<3>
    SLICE_X7Y21.B        Tilo                  0.259   bot1/WRLDIF/LocX<3>
                                                       icon1/LocX_reg[7]_LocY_reg[7]_wide_mux_252_OUT<0>_SW3
    SLICE_X0Y20.A5       net (fanout=1)        0.670   N7
    SLICE_X0Y20.A        Tilo                  0.205   N5
                                                       icon1/LocX_reg[7]_LocY_reg[7]_wide_mux_252_OUT<0>
    SLICE_X4Y20.D5       net (fanout=1)        0.782   icon1/LocX_reg[7]_LocY_reg[7]_wide_mux_252_OUT<0>
    SLICE_X4Y20.D        Tilo                  0.205   icon1/icon<1>
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_353_OUT_41
    SLICE_X4Y20.A3       net (fanout=1)        0.298   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_353_OUT_41
    SLICE_X4Y20.CLK      Tas                   0.341   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_354_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (1.708ns logic, 4.698ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_1 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.346ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (1.676 - 1.785)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_1 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.BQ      Tcko                  0.447   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_1
    SLICE_X0Y19.C3       net (fanout=12)       1.578   bot1/WRLDIF/LocY<1>
    SLICE_X0Y19.CMUX     Tilo                  0.251   N9
                                                       icon1/Msub_LocY_reg[7]_Pixel_row[9]_sub_83_OUT<3:0>_xor<3>11
    SLICE_X7Y21.B1       net (fanout=13)       1.310   icon1/LocY_reg[7]_Pixel_row[9]_sub_83_OUT<3>
    SLICE_X7Y21.B        Tilo                  0.259   bot1/WRLDIF/LocX<3>
                                                       icon1/LocX_reg[7]_LocY_reg[7]_wide_mux_252_OUT<0>_SW3
    SLICE_X0Y20.A5       net (fanout=1)        0.670   N7
    SLICE_X0Y20.A        Tilo                  0.205   N5
                                                       icon1/LocX_reg[7]_LocY_reg[7]_wide_mux_252_OUT<0>
    SLICE_X4Y20.D5       net (fanout=1)        0.782   icon1/LocX_reg[7]_LocY_reg[7]_wide_mux_252_OUT<0>
    SLICE_X4Y20.D        Tilo                  0.205   icon1/icon<1>
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_353_OUT_41
    SLICE_X4Y20.A3       net (fanout=1)        0.298   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_353_OUT_41
    SLICE_X4Y20.CLK      Tas                   0.341   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_354_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      6.346ns (1.708ns logic, 4.638ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_0 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.651ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (1.676 - 1.785)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_0 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.447   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_0
    SLICE_X0Y19.C2       net (fanout=12)       1.638   bot1/WRLDIF/LocY<0>
    SLICE_X0Y19.CMUX     Tilo                  0.251   N9
                                                       icon1/Msub_LocY_reg[7]_Pixel_row[9]_sub_83_OUT<3:0>_xor<3>11
    SLICE_X1Y20.C3       net (fanout=13)       0.520   icon1/LocY_reg[7]_Pixel_row[9]_sub_83_OUT<3>
    SLICE_X1Y20.C        Tilo                  0.259   icon1/LocX_reg[7]_LocY_reg[7]_wide_mux_201_OUT<0>1
                                                       icon1/LocX_reg[7]_LocY_reg[7]_wide_mux_201_OUT<0>3
    SLICE_X1Y20.A2       net (fanout=1)        0.437   icon1/LocX_reg[7]_LocY_reg[7]_wide_mux_201_OUT<0>3
    SLICE_X1Y20.A        Tilo                  0.259   icon1/LocX_reg[7]_LocY_reg[7]_wide_mux_201_OUT<0>1
                                                       icon1/LocX_reg[7]_LocY_reg[7]_wide_mux_201_OUT<0>4
    SLICE_X4Y20.D1       net (fanout=1)        0.996   icon1/LocX_reg[7]_LocY_reg[7]_wide_mux_201_OUT<0>
    SLICE_X4Y20.D        Tilo                  0.205   icon1/icon<1>
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_353_OUT_41
    SLICE_X4Y20.A3       net (fanout=1)        0.298   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_353_OUT_41
    SLICE_X4Y20.CLK      Tas                   0.341   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_354_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (1.762ns logic, 3.889ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point icon1/icon_1 (SLICE_X4Y20.A4), 149 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_2 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.834ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (1.676 - 1.785)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_2 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.CQ      Tcko                  0.447   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_2
    SLICE_X6Y20.B2       net (fanout=9)        1.533   bot1/WRLDIF/LocY<2>
    SLICE_X6Y20.BMUX     Tilo                  0.261   icon1/Madd_LocY_reg[7]_GND_63_o_add_81_OUT_lut<6>
                                                       icon1/Msub_n0318_xor<5>11
    SLICE_X7Y20.A2       net (fanout=4)        0.638   icon1/Madd_LocY_reg[7]_GND_63_o_add_81_OUT_lut<5>
    SLICE_X7Y20.A        Tilo                  0.259   icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o2
                                                       icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o4
    SLICE_X7Y20.C2       net (fanout=1)        0.427   icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o4
    SLICE_X7Y20.C        Tilo                  0.259   icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o2
                                                       icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o5
    SLICE_X4Y22.B5       net (fanout=1)        0.605   icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o5
    SLICE_X4Y22.BMUX     Topbb                 0.440   N37
                                                       icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o6_SW0_lut
                                                       icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o6_SW0_cy
    SLICE_X4Y20.A4       net (fanout=1)        0.624   N37
    SLICE_X4Y20.CLK      Tas                   0.341   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_354_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      5.834ns (2.007ns logic, 3.827ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_3 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (1.676 - 1.785)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_3 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.DQ      Tcko                  0.447   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_3
    SLICE_X6Y20.B1       net (fanout=6)        1.369   bot1/WRLDIF/LocY<3>
    SLICE_X6Y20.BMUX     Tilo                  0.261   icon1/Madd_LocY_reg[7]_GND_63_o_add_81_OUT_lut<6>
                                                       icon1/Msub_n0318_xor<5>11
    SLICE_X7Y20.A2       net (fanout=4)        0.638   icon1/Madd_LocY_reg[7]_GND_63_o_add_81_OUT_lut<5>
    SLICE_X7Y20.A        Tilo                  0.259   icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o2
                                                       icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o4
    SLICE_X7Y20.C2       net (fanout=1)        0.427   icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o4
    SLICE_X7Y20.C        Tilo                  0.259   icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o2
                                                       icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o5
    SLICE_X4Y22.B5       net (fanout=1)        0.605   icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o5
    SLICE_X4Y22.BMUX     Topbb                 0.440   N37
                                                       icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o6_SW0_lut
                                                       icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o6_SW0_cy
    SLICE_X4Y20.A4       net (fanout=1)        0.624   N37
    SLICE_X4Y20.CLK      Tas                   0.341   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_354_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (2.007ns logic, 3.663ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_2 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.590ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (1.676 - 1.785)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_2 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.CQ      Tcko                  0.447   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_2
    SLICE_X6Y20.B2       net (fanout=9)        1.533   bot1/WRLDIF/LocY<2>
    SLICE_X6Y20.B        Tilo                  0.203   icon1/Madd_LocY_reg[7]_GND_63_o_add_81_OUT_lut<6>
                                                       icon1/Msub_n0318_xor<6>11
    SLICE_X7Y20.A1       net (fanout=4)        0.452   icon1/Madd_LocY_reg[7]_GND_63_o_add_81_OUT_lut<6>
    SLICE_X7Y20.A        Tilo                  0.259   icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o2
                                                       icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o4
    SLICE_X7Y20.C2       net (fanout=1)        0.427   icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o4
    SLICE_X7Y20.C        Tilo                  0.259   icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o2
                                                       icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o5
    SLICE_X4Y22.B5       net (fanout=1)        0.605   icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o5
    SLICE_X4Y22.BMUX     Topbb                 0.440   N37
                                                       icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o6_SW0_lut
                                                       icon1/LocY_reg[7]_Pixel_column[9]_AND_25_o6_SW0_cy
    SLICE_X4Y20.A4       net (fanout=1)        0.624   N37
    SLICE_X4Y20.CLK      Tas                   0.341   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_354_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      5.590ns (1.949ns logic, 3.641ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point icon1/icon_1 (SLICE_X4Y20.A5), 156 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_0 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.595ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (1.676 - 1.785)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_0 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.447   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_0
    SLICE_X0Y19.C2       net (fanout=12)       1.638   bot1/WRLDIF/LocY<0>
    SLICE_X0Y19.C        Tilo                  0.205   N9
                                                       icon1/Msub_Pixel_row[9]_LocY_reg[7]_sub_304_OUT<3:0>_xor<3>11
    SLICE_X9Y20.B3       net (fanout=9)        1.099   icon1/Pixel_row[9]_LocY_reg[7]_sub_304_OUT<3>
    SLICE_X9Y20.B        Tilo                  0.259   icon1/Pixel_column[9]_Pixel_row[9]_wide_mux_46_OUT<0>1
                                                       icon1/Pixel_column[9]_Pixel_row[9]_wide_mux_46_OUT<0>2
    SLICE_X9Y20.A5       net (fanout=1)        0.187   icon1/Pixel_column[9]_Pixel_row[9]_wide_mux_46_OUT<0>2
    SLICE_X9Y20.A        Tilo                  0.259   icon1/Pixel_column[9]_Pixel_row[9]_wide_mux_46_OUT<0>1
                                                       icon1/Pixel_column[9]_Pixel_row[9]_wide_mux_46_OUT<0>3
    SLICE_X4Y20.B3       net (fanout=1)        0.786   icon1/Pixel_column[9]_Pixel_row[9]_wide_mux_46_OUT<0>
    SLICE_X4Y20.B        Tilo                  0.205   icon1/icon<1>
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_353_OUT_31
    SLICE_X4Y20.A5       net (fanout=1)        0.169   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_353_OUT_31
    SLICE_X4Y20.CLK      Tas                   0.341   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_354_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (1.716ns logic, 3.879ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_1 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.535ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (1.676 - 1.785)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_1 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.BQ      Tcko                  0.447   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_1
    SLICE_X0Y19.C3       net (fanout=12)       1.578   bot1/WRLDIF/LocY<1>
    SLICE_X0Y19.C        Tilo                  0.205   N9
                                                       icon1/Msub_Pixel_row[9]_LocY_reg[7]_sub_304_OUT<3:0>_xor<3>11
    SLICE_X9Y20.B3       net (fanout=9)        1.099   icon1/Pixel_row[9]_LocY_reg[7]_sub_304_OUT<3>
    SLICE_X9Y20.B        Tilo                  0.259   icon1/Pixel_column[9]_Pixel_row[9]_wide_mux_46_OUT<0>1
                                                       icon1/Pixel_column[9]_Pixel_row[9]_wide_mux_46_OUT<0>2
    SLICE_X9Y20.A5       net (fanout=1)        0.187   icon1/Pixel_column[9]_Pixel_row[9]_wide_mux_46_OUT<0>2
    SLICE_X9Y20.A        Tilo                  0.259   icon1/Pixel_column[9]_Pixel_row[9]_wide_mux_46_OUT<0>1
                                                       icon1/Pixel_column[9]_Pixel_row[9]_wide_mux_46_OUT<0>3
    SLICE_X4Y20.B3       net (fanout=1)        0.786   icon1/Pixel_column[9]_Pixel_row[9]_wide_mux_46_OUT<0>
    SLICE_X4Y20.B        Tilo                  0.205   icon1/icon<1>
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_353_OUT_31
    SLICE_X4Y20.A5       net (fanout=1)        0.169   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_353_OUT_31
    SLICE_X4Y20.CLK      Tas                   0.341   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_354_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (1.716ns logic, 3.819ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot1/WRLDIF/LocY_0 (FF)
  Destination:          icon1/icon_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.266ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (1.676 - 1.785)
  Source Clock:         clkfb_in rising at 30.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Maximum Data Path at Slow Process Corner: bot1/WRLDIF/LocY_0 to icon1/icon_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.447   bot1/WRLDIF/LocY<3>
                                                       bot1/WRLDIF/LocY_0
    SLICE_X0Y19.C2       net (fanout=12)       1.638   bot1/WRLDIF/LocY<0>
    SLICE_X0Y19.CMUX     Tilo                  0.251   N9
                                                       icon1/Msub_LocY_reg[7]_Pixel_row[9]_sub_83_OUT<3:0>_xor<3>11
    SLICE_X2Y20.C3       net (fanout=13)       0.581   icon1/LocY_reg[7]_Pixel_row[9]_sub_83_OUT<3>
    SLICE_X2Y20.C        Tilo                  0.204   N16
                                                       icon1/LocY_reg[7]_Pixel_column[9]_wide_mux_115_OUT<0>_SW1
    SLICE_X2Y20.A1       net (fanout=1)        0.474   N15
    SLICE_X2Y20.A        Tilo                  0.203   N16
                                                       icon1/LocY_reg[7]_Pixel_column[9]_wide_mux_115_OUT<0>
    SLICE_X4Y20.B4       net (fanout=1)        0.753   icon1/LocY_reg[7]_Pixel_column[9]_wide_mux_115_OUT<0>
    SLICE_X4Y20.B        Tilo                  0.205   icon1/icon<1>
                                                       icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_353_OUT_31
    SLICE_X4Y20.A5       net (fanout=1)        0.169   icon1/Mmux_BotInfo_reg[2]_Pixel_row[9]_wide_mux_353_OUT_31
    SLICE_X4Y20.CLK      Tas                   0.341   icon1/icon<1>
                                                       icon1/Mmux_GND_63_o_BotInfo_reg[2]_mux_354_OUT21
                                                       icon1/icon_1
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (1.651ns logic, 3.615ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk25 = PERIOD TIMEGRP "clk25" TS_sys_clk_pin / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dtg1/pixel_column_8 (SLICE_X4Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dtg1/pixel_column_8 (FF)
  Destination:          dtg1/pixel_column_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFG rising at 40.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dtg1/pixel_column_8 to dtg1/pixel_column_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.AQ       Tcko                  0.200   dtg1/pixel_column<9>
                                                       dtg1/pixel_column_8
    SLICE_X4Y19.A6       net (fanout=9)        0.058   dtg1/pixel_column<8>
    SLICE_X4Y19.CLK      Tah         (-Th)    -0.238   dtg1/pixel_column<9>
                                                       dtg1/Mcount_pixel_column_lut<8>
                                                       dtg1/Mcount_pixel_column_xor<9>
                                                       dtg1/pixel_column_8
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.438ns logic, 0.058ns route)
                                                       (88.3% logic, 11.7% route)

--------------------------------------------------------------------------------

Paths for end point dtg1/pixel_column_9 (SLICE_X4Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dtg1/pixel_column_8 (FF)
  Destination:          dtg1/pixel_column_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFG rising at 40.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dtg1/pixel_column_8 to dtg1/pixel_column_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y19.AQ       Tcko                  0.200   dtg1/pixel_column<9>
                                                       dtg1/pixel_column_8
    SLICE_X4Y19.A6       net (fanout=9)        0.058   dtg1/pixel_column<8>
    SLICE_X4Y19.CLK      Tah         (-Th)    -0.261   dtg1/pixel_column<9>
                                                       dtg1/Mcount_pixel_column_lut<8>
                                                       dtg1/Mcount_pixel_column_xor<9>
                                                       dtg1/pixel_column_9
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.461ns logic, 0.058ns route)
                                                       (88.8% logic, 11.2% route)

--------------------------------------------------------------------------------

Paths for end point dtg1/pixel_row_4 (SLICE_X6Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dtg1/pixel_row_4 (FF)
  Destination:          dtg1/pixel_row_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25_BUFG rising at 40.000ns
  Destination Clock:    clk25_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dtg1/pixel_row_4 to dtg1/pixel_row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.AQ       Tcko                  0.234   dtg1/pixel_row<7>
                                                       dtg1/pixel_row_4
    SLICE_X6Y18.A6       net (fanout=6)        0.044   dtg1/pixel_row<4>
    SLICE_X6Y18.CLK      Tah         (-Th)    -0.243   dtg1/pixel_row<7>
                                                       dtg1/Mcount_pixel_row_lut<4>
                                                       dtg1/Mcount_pixel_row_cy<7>
                                                       dtg1/pixel_row_4
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.477ns logic, 0.044ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk25 = PERIOD TIMEGRP "clk25" TS_sys_clk_pin / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk25_BUFG/I0
  Logical resource: clk25_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk25
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dtg1/pixel_column<3>/CLK
  Logical resource: dtg1/pixel_column_0/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk25_BUFG
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dtg1/pixel_column<3>/CLK
  Logical resource: dtg1/pixel_column_1/CK
  Location pin: SLICE_X4Y17.CLK
  Clock network: clk25_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk0_buf = PERIOD TIMEGRP "clk0_buf" TS_sys_clk_pin HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25397 paths analyzed, 3232 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.405ns.
--------------------------------------------------------------------------------

Paths for end point nex/dig2_0 (SLICE_X28Y20.A1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig2_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.225ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.445 - 0.490)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA4    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y40.C1      net (fanout=7)        1.761   instruction<4>
    SLICE_X26Y40.C       Tilo                  0.204   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC_D1
    SLICE_X25Y36.C1      net (fanout=2)        1.007   PSM/sy<3>
    SLICE_X25Y36.C       Tilo                  0.259   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y17.B4      net (fanout=27)       2.335   port_id<3>
    SLICE_X31Y17.B       Tilo                  0.259   nex/led<2>
                                                       nex/_n0089_inv21_rstpot
    SLICE_X28Y20.A1      net (fanout=32)       1.209   nex/_n0089_inv21_rstpot
    SLICE_X28Y20.CLK     Tas                   0.341   nex/dig2<3>
                                                       nex/dig2_0_dpot1
                                                       nex/dig2_0
    -------------------------------------------------  ---------------------------
    Total                                      9.225ns (2.913ns logic, 6.312ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig2_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.068ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.445 - 0.490)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA7    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y40.C4      net (fanout=9)        1.604   instruction<7>
    SLICE_X26Y40.C       Tilo                  0.204   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC_D1
    SLICE_X25Y36.C1      net (fanout=2)        1.007   PSM/sy<3>
    SLICE_X25Y36.C       Tilo                  0.259   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y17.B4      net (fanout=27)       2.335   port_id<3>
    SLICE_X31Y17.B       Tilo                  0.259   nex/led<2>
                                                       nex/_n0089_inv21_rstpot
    SLICE_X28Y20.A1      net (fanout=32)       1.209   nex/_n0089_inv21_rstpot
    SLICE_X28Y20.CLK     Tas                   0.341   nex/dig2<3>
                                                       nex/dig2_0_dpot1
                                                       nex/dig2_0
    -------------------------------------------------  ---------------------------
    Total                                      9.068ns (2.913ns logic, 6.155ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig2_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.994ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.445 - 0.490)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA5    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y40.C2      net (fanout=7)        1.530   instruction<5>
    SLICE_X26Y40.C       Tilo                  0.204   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC_D1
    SLICE_X25Y36.C1      net (fanout=2)        1.007   PSM/sy<3>
    SLICE_X25Y36.C       Tilo                  0.259   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y17.B4      net (fanout=27)       2.335   port_id<3>
    SLICE_X31Y17.B       Tilo                  0.259   nex/led<2>
                                                       nex/_n0089_inv21_rstpot
    SLICE_X28Y20.A1      net (fanout=32)       1.209   nex/_n0089_inv21_rstpot
    SLICE_X28Y20.CLK     Tas                   0.341   nex/dig2<3>
                                                       nex/dig2_0_dpot1
                                                       nex/dig2_0
    -------------------------------------------------  ---------------------------
    Total                                      8.994ns (2.913ns logic, 6.081ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point nex/dig2_3 (SLICE_X28Y20.D2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.219ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.445 - 0.490)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA4    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y40.C1      net (fanout=7)        1.761   instruction<4>
    SLICE_X26Y40.C       Tilo                  0.204   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC_D1
    SLICE_X25Y36.C1      net (fanout=2)        1.007   PSM/sy<3>
    SLICE_X25Y36.C       Tilo                  0.259   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y17.B4      net (fanout=27)       2.335   port_id<3>
    SLICE_X31Y17.B       Tilo                  0.259   nex/led<2>
                                                       nex/_n0089_inv21_rstpot
    SLICE_X28Y20.D2      net (fanout=32)       1.203   nex/_n0089_inv21_rstpot
    SLICE_X28Y20.CLK     Tas                   0.341   nex/dig2<3>
                                                       nex/dig2_3_dpot1
                                                       nex/dig2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.219ns (2.913ns logic, 6.306ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.062ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.445 - 0.490)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA7    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y40.C4      net (fanout=9)        1.604   instruction<7>
    SLICE_X26Y40.C       Tilo                  0.204   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC_D1
    SLICE_X25Y36.C1      net (fanout=2)        1.007   PSM/sy<3>
    SLICE_X25Y36.C       Tilo                  0.259   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y17.B4      net (fanout=27)       2.335   port_id<3>
    SLICE_X31Y17.B       Tilo                  0.259   nex/led<2>
                                                       nex/_n0089_inv21_rstpot
    SLICE_X28Y20.D2      net (fanout=32)       1.203   nex/_n0089_inv21_rstpot
    SLICE_X28Y20.CLK     Tas                   0.341   nex/dig2<3>
                                                       nex/dig2_3_dpot1
                                                       nex/dig2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.062ns (2.913ns logic, 6.149ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.988ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.445 - 0.490)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA5    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y40.C2      net (fanout=7)        1.530   instruction<5>
    SLICE_X26Y40.C       Tilo                  0.204   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC_D1
    SLICE_X25Y36.C1      net (fanout=2)        1.007   PSM/sy<3>
    SLICE_X25Y36.C       Tilo                  0.259   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y17.B4      net (fanout=27)       2.335   port_id<3>
    SLICE_X31Y17.B       Tilo                  0.259   nex/led<2>
                                                       nex/_n0089_inv21_rstpot
    SLICE_X28Y20.D2      net (fanout=32)       1.203   nex/_n0089_inv21_rstpot
    SLICE_X28Y20.CLK     Tas                   0.341   nex/dig2<3>
                                                       nex/dig2_3_dpot1
                                                       nex/dig2_3
    -------------------------------------------------  ---------------------------
    Total                                      8.988ns (2.913ns logic, 6.075ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point nex/dig2_4 (SLICE_X26Y19.D2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig2_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.191ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.440 - 0.490)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA4    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y40.C1      net (fanout=7)        1.761   instruction<4>
    SLICE_X26Y40.C       Tilo                  0.204   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC_D1
    SLICE_X25Y36.C1      net (fanout=2)        1.007   PSM/sy<3>
    SLICE_X25Y36.C       Tilo                  0.259   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y17.B4      net (fanout=27)       2.335   port_id<3>
    SLICE_X31Y17.B       Tilo                  0.259   nex/led<2>
                                                       nex/_n0089_inv21_rstpot
    SLICE_X26Y19.D2      net (fanout=32)       1.227   nex/_n0089_inv21_rstpot
    SLICE_X26Y19.CLK     Tas                   0.289   nex/dig2<4>
                                                       nex/dig2_4_dpot1
                                                       nex/dig2_4
    -------------------------------------------------  ---------------------------
    Total                                      9.191ns (2.861ns logic, 6.330ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig2_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.034ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.440 - 0.490)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA7    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y40.C4      net (fanout=9)        1.604   instruction<7>
    SLICE_X26Y40.C       Tilo                  0.204   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC_D1
    SLICE_X25Y36.C1      net (fanout=2)        1.007   PSM/sy<3>
    SLICE_X25Y36.C       Tilo                  0.259   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y17.B4      net (fanout=27)       2.335   port_id<3>
    SLICE_X31Y17.B       Tilo                  0.259   nex/led<2>
                                                       nex/_n0089_inv21_rstpot
    SLICE_X26Y19.D2      net (fanout=32)       1.227   nex/_n0089_inv21_rstpot
    SLICE_X26Y19.CLK     Tas                   0.289   nex/dig2<4>
                                                       nex/dig2_4_dpot1
                                                       nex/dig2_4
    -------------------------------------------------  ---------------------------
    Total                                      9.034ns (2.861ns logic, 6.173ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bot_ctrl/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          nex/dig2_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.960ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.440 - 0.490)
  Source Clock:         clkfb_in rising at 0.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bot_ctrl/ram_1k_generate.s6.kcpsm6_rom to nex/dig2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA5    Trcko_DOA             1.850   bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
                                                       bot_ctrl/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y40.C2      net (fanout=7)        1.530   instruction<5>
    SLICE_X26Y40.C       Tilo                  0.204   PSM/KCPSM6_REG0
                                                       PSM/lower_reg_banks_RAMC_D1
    SLICE_X25Y36.C1      net (fanout=2)        1.007   PSM/sy<3>
    SLICE_X25Y36.C       Tilo                  0.259   PSM/KCPSM6_PORT_ID
                                                       PSM/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6
    SLICE_X31Y17.B4      net (fanout=27)       2.335   port_id<3>
    SLICE_X31Y17.B       Tilo                  0.259   nex/led<2>
                                                       nex/_n0089_inv21_rstpot
    SLICE_X26Y19.D2      net (fanout=32)       1.227   nex/_n0089_inv21_rstpot
    SLICE_X26Y19.CLK     Tas                   0.289   nex/dig2<4>
                                                       nex/dig2_4_dpot1
                                                       nex/dig2_4
    -------------------------------------------------  ---------------------------
    Total                                      8.960ns (2.861ns logic, 6.099ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk0_buf = PERIOD TIMEGRP "clk0_buf" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y8.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bot1/MAP/vid_addr_10 (FF)
  Destination:          bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.125 - 0.117)
  Source Clock:         clkfb_in rising at 10.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bot1/MAP/vid_addr_10 to bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.CQ      Tcko                  0.198   bot1/MAP/vid_addr<11>
                                                       bot1/MAP/vid_addr_10
    RAMB16_X1Y8.ADDRB10  net (fanout=2)        0.131   bot1/MAP/vid_addr<10>
    RAMB16_X1Y8.CLKB     Trckc_ADDRB (-Th)     0.066   bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.132ns logic, 0.131ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y8.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bot1/MAP/vid_addr_11 (FF)
  Destination:          bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.125 - 0.117)
  Source Clock:         clkfb_in rising at 10.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bot1/MAP/vid_addr_11 to bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y18.DQ      Tcko                  0.198   bot1/MAP/vid_addr<11>
                                                       bot1/MAP/vid_addr_11
    RAMB16_X1Y8.ADDRB11  net (fanout=2)        0.131   bot1/MAP/vid_addr<11>
    RAMB16_X1Y8.CLKB     Trckc_ADDRB (-Th)     0.066   bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.132ns logic, 0.131ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y8.ADDRB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bot1/MAP/vid_addr_1 (FF)
  Destination:          bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.125 - 0.117)
  Source Clock:         clkfb_in rising at 10.000ns
  Destination Clock:    clkfb_in rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bot1/MAP/vid_addr_1 to bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y18.BQ      Tcko                  0.200   bot1/MAP/vid_addr<3>
                                                       bot1/MAP/vid_addr_1
    RAMB16_X1Y8.ADDRB1   net (fanout=2)        0.131   bot1/MAP/vid_addr<1>
    RAMB16_X1Y8.CLKB     Trckc_ADDRB (-Th)     0.066   bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.134ns logic, 0.131ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk0_buf = PERIOD TIMEGRP "clk0_buf" TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clkfb_in
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: clkfb_in
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: bot1/MAP/MAP/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clkfb_in
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.405ns|            0|            0|            0|        28287|
| TS_clk25                      |     40.000ns|     27.360ns|          N/A|            0|            0|         2890|            0|
| TS_clk0_buf                   |     10.000ns|      9.405ns|          N/A|            0|            0|        25397|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    9.405|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28287 paths, 0 nets, and 3248 connections

Design statistics:
   Minimum period:  27.360ns{1}   (Maximum frequency:  36.550MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 28 22:27:02 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 259 MB



