{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733278375716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733278375716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 23:12:55 2024 " "Processing started: Tue Dec  3 23:12:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733278375716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733278375716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu -c cpu " "Command: quartus_sta cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733278375716 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733278375814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733278376359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733278376359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278376395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278376395 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733278376676 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733278376695 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278376695 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733278376696 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name altsyncram_dj24:inst\|ram_block1a0~porta_we_reg altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " "create_clock -period 1.000 -name altsyncram_dj24:inst\|ram_block1a0~porta_we_reg altsyncram_dj24:inst\|ram_block1a0~porta_we_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733278376696 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733278376696 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\] " "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278376697 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278376697 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datac  to: combout " "Cell: inst25\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278376697 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datac  to: combout " "Cell: inst25\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278376697 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datad  to: combout " "Cell: inst25\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278376697 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: dataf  to: combout " "Cell: inst25\|Mux5~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278376697 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733278376697 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733278376698 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733278376698 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733278376699 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733278376705 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733278376724 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733278376724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.823 " "Worst-case setup slack is -9.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.823              -9.823 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -9.823              -9.823 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.423            -213.669 CLK  " "   -6.423            -213.669 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278376725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.756 " "Worst-case hold slack is -2.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.756             -70.034 CLK  " "   -2.756             -70.034 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381              -0.381 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -0.381              -0.381 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278376737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.689 " "Worst-case recovery slack is -6.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.689              -7.443 CLK  " "   -6.689              -7.443 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278376743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.525 " "Worst-case removal slack is -1.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.525              -2.578 CLK  " "   -1.525              -2.578 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278376750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -136.347 CLK  " "   -2.636            -136.347 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.806             -35.714 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -1.806             -35.714 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278376752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278376752 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733278376771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733278376807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733278377888 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\] " "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278377936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278377936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datac  to: combout " "Cell: inst25\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278377936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datac  to: combout " "Cell: inst25\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278377936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datad  to: combout " "Cell: inst25\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278377936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: dataf  to: combout " "Cell: inst25\|Mux5~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278377936 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733278377936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733278377937 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733278377944 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733278377944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.051 " "Worst-case setup slack is -10.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.051             -10.051 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "  -10.051             -10.051 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.450            -212.850 CLK  " "   -6.450            -212.850 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278377946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.826 " "Worst-case hold slack is -2.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.826             -73.975 CLK  " "   -2.826             -73.975 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.460              -0.460 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -0.460              -0.460 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278377950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.721 " "Worst-case recovery slack is -6.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.721              -7.462 CLK  " "   -6.721              -7.462 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278377954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.701 " "Worst-case removal slack is -1.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.701              -2.887 CLK  " "   -1.701              -2.887 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278377958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -136.862 CLK  " "   -2.636            -136.862 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010             -38.422 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -2.010             -38.422 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278377962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278377962 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733278377972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733278378130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733278379109 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\] " "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278379155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278379155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datac  to: combout " "Cell: inst25\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278379155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datac  to: combout " "Cell: inst25\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278379155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datad  to: combout " "Cell: inst25\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278379155 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: dataf  to: combout " "Cell: inst25\|Mux5~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278379155 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733278379155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733278379155 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733278379158 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733278379158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.141 " "Worst-case setup slack is -5.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.141              -5.141 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -5.141              -5.141 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.040             -92.311 CLK  " "   -3.040             -92.311 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278379161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.449 " "Worst-case hold slack is -1.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.449             -37.538 CLK  " "   -1.449             -37.538 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310              -0.310 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -0.310              -0.310 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278379167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.998 " "Worst-case recovery slack is -2.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.998              -2.998 CLK  " "   -2.998              -2.998 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278379170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.847 " "Worst-case removal slack is -0.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847              -1.572 CLK  " "   -0.847              -1.572 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278379179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -86.890 CLK  " "   -2.174             -86.890 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.586              -8.172 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -0.586              -8.172 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278379181 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733278379191 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\] " "From: altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  to: inst\|ram_block1a0\|portadataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278379340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: dataa  to: combout " "Cell: inst25\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278379340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux3~0  from: datac  to: combout " "Cell: inst25\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278379340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datac  to: combout " "Cell: inst25\|Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278379340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: datad  to: combout " "Cell: inst25\|Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278379340 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst25\|Mux5~0  from: dataf  to: combout " "Cell: inst25\|Mux5~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1733278379340 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1733278379340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733278379341 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1733278379343 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733278379343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.655 " "Worst-case setup slack is -4.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.655              -4.655 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -4.655              -4.655 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.627             -79.967 CLK  " "   -2.627             -79.967 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278379348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.427 " "Worst-case hold slack is -1.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.427             -38.661 CLK  " "   -1.427             -38.661 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.290 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -0.290              -0.290 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278379352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.643 " "Worst-case recovery slack is -2.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.643              -2.643 CLK  " "   -2.643              -2.643 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278379355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.889 " "Worst-case removal slack is -0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.889              -1.652 CLK  " "   -0.889              -1.652 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278379359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -87.040 CLK  " "   -2.174             -87.040 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544              -7.335 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg  " "   -0.544              -7.335 altsyncram_dj24:inst\|ram_block1a0~porta_we_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733278379361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733278379361 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733278381034 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733278381035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5095 " "Peak virtual memory: 5095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733278381112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 23:13:01 2024 " "Processing ended: Tue Dec  3 23:13:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733278381112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733278381112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733278381112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733278381112 ""}
