$date
	Mon May 13 22:19:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_FU $end
$var wire 2 ! ForwardBSrc [1:0] $end
$var wire 2 " ForwardASrc [1:0] $end
$var reg 1 # RUWr_me $end
$var reg 1 $ RUWr_wb $end
$var reg 5 % rd_me [4:0] $end
$var reg 5 & rd_wb [4:0] $end
$var reg 5 ' rs1_ex [4:0] $end
$var reg 5 ( rs2_ex [4:0] $end
$scope module FU_Test $end
$var wire 1 # RUWr_me $end
$var wire 1 $ RUWr_wb $end
$var wire 5 ) rd_me [4:0] $end
$var wire 5 * rd_wb [4:0] $end
$var wire 5 + rs1_ex [4:0] $end
$var wire 5 , rs2_ex [4:0] $end
$var reg 2 - ForwardASrc [1:0] $end
$var reg 2 . ForwardBSrc [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
0$
0#
b0 "
b0 !
$end
#1
b1 "
b1 -
b1011 (
b1011 ,
b100 '
b100 +
b100 &
b100 *
b100 %
b100 )
1#
#2
b0 "
b0 -
b1100 '
b1100 +
#3
b1 !
b1 .
b100 (
b100 ,
#4
b10 "
b10 -
b1011 (
b1011 ,
b100 '
b100 +
1$
0#
#5
b0 !
b0 .
b0 "
b0 -
b1100 '
b1100 +
#6
b10 !
b10 .
b100 (
b100 ,
#27
