{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538667462847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538667462854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  4 12:37:42 2018 " "Processing started: Thu Oct  4 12:37:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538667462854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538667462854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPScomPipeline -c MIPScomPipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPScomPipeline -c MIPScomPipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538667462855 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1538667464015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clocks.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/clocks.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "7seg.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/7seg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WB.v 1 1 " "Found 1 design units, including 1 entities, in source file WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file Pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_4.v 1 1 " "Found 1 design units, including 1 entities, in source file PC_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_4 " "Found entity 1: PC_4" {  } { { "PC_4.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/PC_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUXhazard2.v 1 1 " "Found 1 design units, including 1 entities, in source file MUXhazard2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXhazard2 " "Found entity 1: MUXhazard2" {  } { { "MUXhazard2.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUXhazard2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUXhazard1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUXhazard1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXhazard1 " "Found entity 1: MUXhazard1" {  } { { "MUXhazard1.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUXhazard1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX32b.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32b " "Found entity 1: MUX32b" {  } { { "MUX32b.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUX32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX32.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32 " "Found entity 1: MUX32" {  } { { "MUX32.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUX32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX5b.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5b " "Found entity 1: MUX5b" {  } { { "MUX5b.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUX5b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464376 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1538667464379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPScomPipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPScomPipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPScomPipeline " "Found entity 1: MIPScomPipeline" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaInstru.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaInstru.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaInstru " "Found entity 1: memoriaInstru" {  } { { "memoriaInstru.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/memoriaInstru.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdados.v 1 1 " "Found 1 design units, including 1 entities, in source file memdados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memdados " "Found entity 1: memdados" {  } { { "memdados.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/memdados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_WB.v 1 1 " "Found 1 design units, including 1 entities, in source file MEM_WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF_ID.v 1 1 " "Found 1 design units, including 1 entities, in source file IF_ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF.v 1 1 " "Found 1 design units, including 1 entities, in source file IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/IF.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID_EX.v 1 1 " "Found 1 design units, including 1 entities, in source file ID_EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID.v 1 1 " "Found 1 design units, including 1 entities, in source file ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard1 " "Found entity 1: hazard1" {  } { { "hazard.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fowarding.v 1 1 " "Found 1 design units, including 1 entities, in source file fowarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 fowarding " "Found entity 1: fowarding" {  } { { "fowarding.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/fowarding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ExtensorSinal.v 1 1 " "Found 1 design units, including 1 entities, in source file ExtensorSinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorSinal " "Found entity 1: ExtensorSinal" {  } { { "ExtensorSinal.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ExtensorSinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file EX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX.v 1 1 " "Found 1 design units, including 1 entities, in source file EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoReg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/bancoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464432 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALUcontrol.v(5) " "Verilog HDL information at ALUcontrol.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1538667464435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667464441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667464441 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPScomPipeline.v(49) " "Verilog HDL Instantiation warning at MIPScomPipeline.v(49): instance has no name" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1538667464452 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPScomPipeline " "Elaborating entity \"MIPScomPipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538667464660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:divisorClk " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:divisorClk\"" {  } { { "MIPScomPipeline.v" "divisorClk" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clocks.v(31) " "Verilog HDL assignment warning at clocks.v(31): truncated value with size 32 to match size of target (25)" {  } { { "clocks.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/clocks.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538667464681 "|MIPScomPipeline|clk_div:divisorClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline Pipeline:comb_4 " "Elaborating entity \"Pipeline\" for hierarchy \"Pipeline:comb_4\"" {  } { { "MIPScomPipeline.v" "comb_4" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF Pipeline:comb_4\|IF:i_f " "Elaborating entity \"IF\" for hierarchy \"Pipeline:comb_4\|IF:i_f\"" {  } { { "Pipeline.v" "i_f" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaInstru Pipeline:comb_4\|IF:i_f\|memoriaInstru:IM1 " "Elaborating entity \"memoriaInstru\" for hierarchy \"Pipeline:comb_4\|IF:i_f\|memoriaInstru:IM1\"" {  } { { "IF.v" "IM1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/IF.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464700 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "memoriaInstru.v(6) " "Verilog HDL or VHDL warning at the memoriaInstru.v(6): index expression is not wide enough to address all of the elements in the array" {  } { { "memoriaInstru.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/memoriaInstru.v" 6 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1538667464712 "|MIPScomPipeline|Pipeline:comb_5|IF:i_f|memoriaInstru:IM1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 255 memoriaInstru.v(10) " "Verilog HDL warning at memoriaInstru.v(10): number of words (18) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memoriaInstru.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/memoriaInstru.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1538667464712 "|MIPScomPipeline|Pipeline:comb_5|IF:i_f|memoriaInstru:IM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoriaInstru\[31..18\] 0 memoriaInstru.v(5) " "Net \"memoriaInstru\[31..18\]\" at memoriaInstru.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaInstru.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/memoriaInstru.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1538667464712 "|MIPScomPipeline|Pipeline:comb_5|IF:i_f|memoriaInstru:IM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_4 Pipeline:comb_4\|IF:i_f\|PC_4:soma_4 " "Elaborating entity \"PC_4\" for hierarchy \"Pipeline:comb_4\|IF:i_f\|PC_4:soma_4\"" {  } { { "IF.v" "soma_4" { Text "/home/neto/Documentos/mips/MIPScomPipeline/IF.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32b Pipeline:comb_4\|IF:i_f\|MUX32b:mux1 " "Elaborating entity \"MUX32b\" for hierarchy \"Pipeline:comb_4\|IF:i_f\|MUX32b:mux1\"" {  } { { "IF.v" "mux1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/IF.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID Pipeline:comb_4\|IF:i_f\|IF_ID:if_id " "Elaborating entity \"IF_ID\" for hierarchy \"Pipeline:comb_4\|IF:i_f\|IF_ID:if_id\"" {  } { { "IF.v" "if_id" { Text "/home/neto/Documentos/mips/MIPScomPipeline/IF.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID Pipeline:comb_4\|ID:i_d " "Elaborating entity \"ID\" for hierarchy \"Pipeline:comb_4\|ID:i_d\"" {  } { { "Pipeline.v" "i_d" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control Pipeline:comb_4\|ID:i_d\|control:control1 " "Elaborating entity \"control\" for hierarchy \"Pipeline:comb_4\|ID:i_d\|control:control1\"" {  } { { "ID.v" "control1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg Pipeline:comb_4\|ID:i_d\|bancoReg:reg1 " "Elaborating entity \"bancoReg\" for hierarchy \"Pipeline:comb_4\|ID:i_d\|bancoReg:reg1\"" {  } { { "ID.v" "reg1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bancoReg.v(21) " "Verilog HDL assignment warning at bancoReg.v(21): truncated value with size 32 to match size of target (11)" {  } { { "bancoReg.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/bancoReg.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538667464741 "|MIPScomPipeline|Pipeline:comb_5|ID:i_d|bancoReg:reg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorSinal Pipeline:comb_4\|ID:i_d\|ExtensorSinal:sinal_EX " "Elaborating entity \"ExtensorSinal\" for hierarchy \"Pipeline:comb_4\|ID:i_d\|ExtensorSinal:sinal_EX\"" {  } { { "ID.v" "sinal_EX" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline " "Elaborating entity \"ID_EX\" for hierarchy \"Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\"" {  } { { "ID.v" "id_ex_pipeline" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX Pipeline:comb_4\|EX:execute " "Elaborating entity \"EX\" for hierarchy \"Pipeline:comb_4\|EX:execute\"" {  } { { "Pipeline.v" "execute" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add Pipeline:comb_4\|EX:execute\|add:soma " "Elaborating entity \"add\" for hierarchy \"Pipeline:comb_4\|EX:execute\|add:soma\"" {  } { { "EX.v" "soma" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol Pipeline:comb_4\|EX:execute\|ALUcontrol:alucontrol " "Elaborating entity \"ALUcontrol\" for hierarchy \"Pipeline:comb_4\|EX:execute\|ALUcontrol:alucontrol\"" {  } { { "EX.v" "alucontrol" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464766 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUcontrol.v(10) " "Verilog HDL Case Statement warning at ALUcontrol.v(10): incomplete case statement has no default case item" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1538667464768 "|MIPScomPipeline|Pipeline:comb_5|EX:execute|ALUcontrol:alucontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUctrl ALUcontrol.v(5) " "Verilog HDL Always Construct warning at ALUcontrol.v(5): inferring latch(es) for variable \"ALUctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1538667464768 "|MIPScomPipeline|Pipeline:comb_5|EX:execute|ALUcontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUctrl\[0\] ALUcontrol.v(5) " "Inferred latch for \"ALUctrl\[0\]\" at ALUcontrol.v(5)" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538667464768 "|MIPScomPipeline|Pipeline:comb_5|EX:execute|ALUcontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUctrl\[1\] ALUcontrol.v(5) " "Inferred latch for \"ALUctrl\[1\]\" at ALUcontrol.v(5)" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538667464768 "|MIPScomPipeline|Pipeline:comb_5|EX:execute|ALUcontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUctrl\[2\] ALUcontrol.v(5) " "Inferred latch for \"ALUctrl\[2\]\" at ALUcontrol.v(5)" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538667464769 "|MIPScomPipeline|Pipeline:comb_5|EX:execute|ALUcontrol:alucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUctrl\[3\] ALUcontrol.v(5) " "Inferred latch for \"ALUctrl\[3\]\" at ALUcontrol.v(5)" {  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1538667464769 "|MIPScomPipeline|Pipeline:comb_5|EX:execute|ALUcontrol:alucontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Pipeline:comb_4\|EX:execute\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"Pipeline:comb_4\|EX:execute\|ALU:alu1\"" {  } { { "EX.v" "alu1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5b Pipeline:comb_4\|EX:execute\|MUX5b:mux5_1 " "Elaborating entity \"MUX5b\" for hierarchy \"Pipeline:comb_4\|EX:execute\|MUX5b:mux5_1\"" {  } { { "EX.v" "mux5_1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32 Pipeline:comb_4\|EX:execute\|MUX32:Mux32_2 " "Elaborating entity \"MUX32\" for hierarchy \"Pipeline:comb_4\|EX:execute\|MUX32:Mux32_2\"" {  } { { "EX.v" "Mux32_2" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXhazard1 Pipeline:comb_4\|EX:execute\|MUXhazard1:Mux32_3inA " "Elaborating entity \"MUXhazard1\" for hierarchy \"Pipeline:comb_4\|EX:execute\|MUXhazard1:Mux32_3inA\"" {  } { { "EX.v" "Mux32_3inA" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM Pipeline:comb_4\|EX:execute\|EX_MEM:ex_mem_pipeline " "Elaborating entity \"EX_MEM\" for hierarchy \"Pipeline:comb_4\|EX:execute\|EX_MEM:ex_mem_pipeline\"" {  } { { "EX.v" "ex_mem_pipeline" { Text "/home/neto/Documentos/mips/MIPScomPipeline/EX.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM Pipeline:comb_4\|MEM:memory " "Elaborating entity \"MEM\" for hierarchy \"Pipeline:comb_4\|MEM:memory\"" {  } { { "Pipeline.v" "memory" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memdados Pipeline:comb_4\|MEM:memory\|memdados:datamem " "Elaborating entity \"memdados\" for hierarchy \"Pipeline:comb_4\|MEM:memory\|memdados:datamem\"" {  } { { "MEM.v" "datamem" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MEM.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464804 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 255 memdados.v(12) " "Verilog HDL warning at memdados.v(12): number of words (24) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memdados.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/memdados.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1538667464972 "|MIPScomPipeline|Pipeline:comb_5|MEM:memory|memdados:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB Pipeline:comb_4\|MEM:memory\|MEM_WB:mem_wb_pipeline " "Elaborating entity \"MEM_WB\" for hierarchy \"Pipeline:comb_4\|MEM:memory\|MEM_WB:mem_wb_pipeline\"" {  } { { "MEM.v" "mem_wb_pipeline" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MEM.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 2 MEM_WB.v(22) " "Verilog HDL assignment warning at MEM_WB.v(22): truncated value with size 5 to match size of target (2)" {  } { { "MEM_WB.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MEM_WB.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538667464988 "|MIPScomPipeline|Pipeline:comb_5|MEM:memory|MEM_WB:mem_wb_pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB Pipeline:comb_4\|WB:writeback " "Elaborating entity \"WB\" for hierarchy \"Pipeline:comb_4\|WB:writeback\"" {  } { { "Pipeline.v" "writeback" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Pipeline:comb_4\|WB:writeback\|MUX:muxwb " "Elaborating entity \"MUX\" for hierarchy \"Pipeline:comb_4\|WB:writeback\|MUX:muxwb\"" {  } { { "WB.v" "muxwb" { Text "/home/neto/Documentos/mips/MIPScomPipeline/WB.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard1 Pipeline:comb_4\|hazard1:hzrd " "Elaborating entity \"hazard1\" for hierarchy \"Pipeline:comb_4\|hazard1:hzrd\"" {  } { { "Pipeline.v" "hzrd" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667464997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fowarding Pipeline:comb_4\|fowarding:fwrd " "Elaborating entity \"fowarding\" for hierarchy \"Pipeline:comb_4\|fowarding:fwrd\"" {  } { { "Pipeline.v" "fwrd" { Text "/home/neto/Documentos/mips/MIPScomPipeline/Pipeline.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667465000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fowarding.v(8) " "Verilog HDL assignment warning at fowarding.v(8): truncated value with size 32 to match size of target (2)" {  } { { "fowarding.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/fowarding.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538667465002 "|MIPScomPipeline|Pipeline:comb_5|fowarding:fwrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fowarding.v(12) " "Verilog HDL assignment warning at fowarding.v(12): truncated value with size 32 to match size of target (2)" {  } { { "fowarding.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/fowarding.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538667465002 "|MIPScomPipeline|Pipeline:comb_5|fowarding:fwrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:seteS1 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:seteS1\"" {  } { { "MIPScomPipeline.v" "seteS1" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667465005 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Pipeline:comb_4\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_0 " "Inferred RAM node \"Pipeline:comb_4\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1538667476549 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Pipeline:comb_4\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_1 " "Inferred RAM node \"Pipeline:comb_4\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1538667476560 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Pipeline:comb_4\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Pipeline:comb_4\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif " "Parameter INIT_FILE set to db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Pipeline:comb_4\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Pipeline:comb_4\|ID:i_d\|bancoReg:reg1\|memoriaRegs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif " "Parameter INIT_FILE set to db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Pipeline:comb_4\|MEM:memory\|memdados:datamem\|Mux27_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Pipeline:comb_4\|MEM:memory\|memdados:datamem\|Mux27_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MIPScomPipeline.MIPScomPipeline0.rtl.mif " "Parameter INIT_FILE set to MIPScomPipeline.MIPScomPipeline0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1538667477573 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667477573 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1538667477573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:comb_4\|ID:i_d\|bancoReg:reg1\|altsyncram:memoriaRegs_rtl_0 " "Elaborated megafunction instantiation \"Pipeline:comb_4\|ID:i_d\|bancoReg:reg1\|altsyncram:memoriaRegs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667478097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:comb_4\|ID:i_d\|bancoReg:reg1\|altsyncram:memoriaRegs_rtl_0 " "Instantiated megafunction \"Pipeline:comb_4\|ID:i_d\|bancoReg:reg1\|altsyncram:memoriaRegs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPScomPipeline.ram0_bancoReg_281b9264.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478098 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538667478098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_crh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_crh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_crh1 " "Found entity 1: altsyncram_crh1" {  } { { "db/altsyncram_crh1.tdf" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/db/altsyncram_crh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667478303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667478303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:comb_4\|MEM:memory\|memdados:datamem\|altsyncram:Mux27_rtl_0 " "Elaborated megafunction instantiation \"Pipeline:comb_4\|MEM:memory\|memdados:datamem\|altsyncram:Mux27_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667478340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:comb_4\|MEM:memory\|memdados:datamem\|altsyncram:Mux27_rtl_0 " "Instantiated megafunction \"Pipeline:comb_4\|MEM:memory\|memdados:datamem\|altsyncram:Mux27_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MIPScomPipeline.MIPScomPipeline0.rtl.mif " "Parameter \"INIT_FILE\" = \"MIPScomPipeline.MIPScomPipeline0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538667478341 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538667478341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0321.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0321.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0321 " "Found entity 1: altsyncram_0321" {  } { { "db/altsyncram_0321.tdf" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/db/altsyncram_0321.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538667478512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538667478512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:comb_4\|EX:execute\|ALUcontrol:alucontrol\|ALUctrl\[1\] " "Latch Pipeline:comb_4\|EX:execute\|ALUcontrol:alucontrol\|ALUctrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|rsout\[4\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|rsout\[4\]" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1538667479807 ""}  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1538667479807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:comb_4\|EX:execute\|ALUcontrol:alucontrol\|ALUctrl\[2\] " "Latch Pipeline:comb_4\|EX:execute\|ALUcontrol:alucontrol\|ALUctrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaBitsCtr\[4\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaBitsCtr\[4\]" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1538667479807 ""}  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1538667479807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Pipeline:comb_4\|EX:execute\|ALUcontrol:alucontrol\|ALUctrl\[0\] " "Latch Pipeline:comb_4\|EX:execute\|ALUcontrol:alucontrol\|ALUctrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|rsout\[4\] " "Ports D and ENA on the latch are fed by the same signal Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|rsout\[4\]" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1538667479808 ""}  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1538667479808 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1538667483569 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1538667489811 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.map.smsg " "Generated suppressed messages file /home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1538667490893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538667494309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667494309 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538667496272 "|MIPScomPipeline|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1538667496272 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1031 " "Implemented 1031 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538667496275 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538667496275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "884 " "Implemented 884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538667496275 ""} { "Info" "ICUT_CUT_TM_RAMS" "70 " "Implemented 70 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1538667496275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538667496275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "896 " "Peak virtual memory: 896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538667498929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  4 12:38:18 2018 " "Processing ended: Thu Oct  4 12:38:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538667498929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538667498929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538667498929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538667498929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538667516848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538667516852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  4 12:38:32 2018 " "Processing started: Thu Oct  4 12:38:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538667516852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1538667516852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPScomPipeline -c MIPScomPipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPScomPipeline -c MIPScomPipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1538667516853 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1538667517111 ""}
{ "Info" "0" "" "Project  = MIPScomPipeline" {  } {  } 0 0 "Project  = MIPScomPipeline" 0 0 "Fitter" 0 0 1538667517116 ""}
{ "Info" "0" "" "Revision = MIPScomPipeline" {  } {  } 0 0 "Revision = MIPScomPipeline" 0 0 "Fitter" 0 0 1538667517116 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1538667517646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPScomPipeline EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"MIPScomPipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1538667517750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538667518052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538667518052 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1538667520652 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1538667520729 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1538667521584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1538667521584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1538667521584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1538667521584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1538667521584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1538667521584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1538667521584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1538667521584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1538667521584 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1538667521584 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 2730 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1538667521711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 2732 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1538667521711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 2734 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1538667521711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 2736 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1538667521711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 2738 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1538667521711 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1538667521711 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1538667521791 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1538667521978 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1538667531054 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPScomPipeline.SDC " "Synopsys Design Constraints File file not found: 'MIPScomPipeline.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1538667531080 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1538667531087 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1538667531199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1538667531209 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1538667531215 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1538667532115 ""}  } { { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 9 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 2727 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1538667532115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:divisorClk\|clk_track  " "Automatically promoted node clk_div:divisorClk\|clk_track " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1538667532116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaExtensor\[4\] " "Destination node Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaExtensor\[4\]" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 16 -1 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Pipeline:comb_4|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 413 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1538667532116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaExtensor\[3\] " "Destination node Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaExtensor\[3\]" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 16 -1 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Pipeline:comb_4|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 412 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1538667532116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaExtensor\[2\] " "Destination node Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaExtensor\[2\]" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 16 -1 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Pipeline:comb_4|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 411 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1538667532116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaExtensor\[1\] " "Destination node Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaExtensor\[1\]" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 16 -1 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Pipeline:comb_4|ID:i_d|ID_EX:id_ex_pipeline|saidaExtensor[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 410 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1538667532116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaBitsCtr\[7\] " "Destination node Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaBitsCtr\[7\]" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 16 -1 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Pipeline:comb_4|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 491 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1538667532116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaBitsCtr\[4\] " "Destination node Pipeline:comb_4\|ID:i_d\|ID_EX:id_ex_pipeline\|saidaBitsCtr\[4\]" {  } { { "ID_EX.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ID_EX.v" 16 -1 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Pipeline:comb_4|ID:i_d|ID_EX:id_ex_pipeline|saidaBitsCtr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 490 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1538667532116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:divisorClk\|next_ctrack~0 " "Destination node clk_div:divisorClk\|next_ctrack~0" {  } { { "clocks.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/clocks.v" 16 -1 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_div:divisorClk|next_ctrack~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 1570 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1538667532116 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1538667532116 ""}  } { { "clocks.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/clocks.v" 18 -1 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_div:divisorClk|clk_track } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 594 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1538667532116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Pipeline:comb_4\|EX:execute\|ALUcontrol:alucontrol\|WideOr1~1  " "Automatically promoted node Pipeline:comb_4\|EX:execute\|ALUcontrol:alucontrol\|WideOr1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1538667532125 ""}  } { { "ALUcontrol.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/ALUcontrol.v" 10 -1 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Pipeline:comb_4|EX:execute|ALUcontrol:alucontrol|WideOr1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 1432 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1538667532125 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1538667535574 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538667535595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538667535599 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538667535632 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538667535682 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1538667535758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1538667535759 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1538667535814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1538667535832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1538667535894 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1538667535894 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538667536844 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1538667536897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1538667556221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538667557837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1538667558126 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1538667589574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538667589574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1538667591234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X81_Y12 X91_Y23 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X81_Y12 to location X91_Y23" {  } { { "loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X81_Y12 to location X91_Y23"} { { 11 { 0 ""} 81 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1538667607714 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1538667607714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538667622393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1538667622395 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1538667622395 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.68 " "Total time spent on timing analysis during the Fitter is 3.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1538667622611 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538667622816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538667624692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538667624837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538667626637 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538667628419 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "21 Cyclone IV E " "21 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 10 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 123 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 11 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 124 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 49 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 50 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 51 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 52 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 53 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 54 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 55 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 56 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 57 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 58 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 59 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 60 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[13] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 61 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[14] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 62 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[15] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 63 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[16] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 64 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[17] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 65 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 14 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 48 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/neto/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/neto/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "MIPScomPipeline.v" "" { Text "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.v" 9 0 0 } } { "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/neto/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/neto/Documentos/mips/MIPScomPipeline/" { { 0 { 0 ""} 0 122 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1538667629595 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1538667629595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.fit.smsg " "Generated suppressed messages file /home/neto/Documentos/mips/MIPScomPipeline/MIPScomPipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1538667630158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1055 " "Peak virtual memory: 1055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538667631543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  4 12:40:31 2018 " "Processing ended: Thu Oct  4 12:40:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538667631543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538667631543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538667631543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1538667631543 ""}
