
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104445                       # Number of seconds simulated
sim_ticks                                104444946666                       # Number of ticks simulated
final_tick                               634082663976                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193934                       # Simulator instruction rate (inst/s)
host_op_rate                                   245101                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6117891                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906616                       # Number of bytes of host memory used
host_seconds                                 17072.05                       # Real time elapsed on the host
sim_insts                                  3310853846                       # Number of instructions simulated
sim_ops                                    4184371994                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2201728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1124736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       530688                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3861888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1686528                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1686528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17201                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8787                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4146                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30171                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13176                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13176                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21080273                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10768697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17157                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5081031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36975346                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12255                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15932                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17157                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45344                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16147531                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16147531                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16147531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21080273                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10768697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17157                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5081031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53122876                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               250467499                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21417316                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17439624                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919729                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8794231                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8138129                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235919                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86944                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193723787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120538438                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21417316                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10374048                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25474559                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5744615                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8606065                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11852791                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918766                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231598107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.629308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.997839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206123548     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726172      1.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139678      0.92%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310574      1.00%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952336      0.84%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1107429      0.48%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757449      0.33%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1929275      0.83%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12551646      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231598107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085509                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.481254                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191388063                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10980535                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25333070                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109269                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3787166                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3651728                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6530                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145467520                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51682                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3787166                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191644895                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7309887                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2517333                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25186492                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1152322                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145252854                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2418                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        424241                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       568381                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        36088                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203257456                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676949485                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676949485                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34806750                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33817                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17737                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3610424                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13979871                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7849868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295008                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1703275                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144739529                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33815                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137426886                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83031                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20221340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41350824                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1655                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231598107                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.593385                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298257                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173552684     74.94%     74.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24500724     10.58%     85.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12385469      5.35%     90.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7985166      3.45%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6571969      2.84%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583836      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3187510      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778382      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52367      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231598107                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961758     75.42%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145044     11.37%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168471     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113940457     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015796      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13649953      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804600      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137426886                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.548682                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275273                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009280                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507810183                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164995387                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133608432                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138702159                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       152297                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1828271                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          707                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140302                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          555                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3787166                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6565237                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       286063                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144773344                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13979871                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7849868                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17735                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        221566                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12636                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          707                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1067259                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215510                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134834182                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13516648                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2592704                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21320619                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19245253                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803971                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.538330                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133610694                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133608432                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79389455                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213694360                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.533436                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371509                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22317167                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943820                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227810941                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.537579                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.390576                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178020548     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23329814     10.24%     88.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10837895      4.76%     93.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4823098      2.12%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3653772      1.60%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543329      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1532102      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095944      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2974439      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227810941                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2974439                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369620032                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293354274                       # The number of ROB writes
system.switch_cpus0.timesIdled                2866751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18869392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.504675                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.504675                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399253                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399253                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609650400                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184102362                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138179786                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               250467488                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20526553                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16782686                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1999478                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8400415                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8054430                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2101671                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90420                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197604098                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115328769                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20526553                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10156101                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24020682                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5554728                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4789371                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12106214                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2000845                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229936164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.959222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205915482     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1152271      0.50%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1756367      0.76%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2401863      1.04%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2467672      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2064101      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1172267      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1724982      0.75%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11281159      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229936164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081953                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.460454                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195345272                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7066928                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23956040                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        46138                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3521777                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3387497                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     141302599                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3521777                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       195899908                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1346787                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4322225                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23456806                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1388652                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     141212538                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1145                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        314672                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       554507                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          897                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    196227193                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    657204723                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    657204723                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169520933                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26706144                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38716                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22167                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4036285                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13408390                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7349852                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       130526                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1600494                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         141017199                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38703                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133707611                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26499                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16109232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38312072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5603                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229936164                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581499                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270712                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    173399418     75.41%     75.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23046915     10.02%     85.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11921864      5.18%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8982636      3.91%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6983582      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2805121      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1780914      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       902069      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       113645      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229936164                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23883     10.07%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         88039     37.12%     47.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       125273     52.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112024647     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2074647      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16549      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12297752      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7294016      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133707611                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533832                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             237195                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001774                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    497615080                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    157165480                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131701856                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133944806                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       311866                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2221962                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       179776                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          140                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3521777                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1071590                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       127207                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    141055902                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64754                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13408390                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7349852                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22153                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         93775                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1162645                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1139886                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2302531                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131890816                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11597240                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1816795                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18889593                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18643284                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7292353                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526579                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131702066                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131701856                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75814399                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        203096366                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525824                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373293                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99279529                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122018639                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19045257                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33100                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2032046                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226414387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538917                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388758                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    176531178     77.97%     77.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24597109     10.86%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9346267      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4508638      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3734288      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2229608      0.98%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1891855      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       836792      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2738652      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226414387                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99279529                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122018639                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18356482                       # Number of memory references committed
system.switch_cpus1.commit.loads             11186415                       # Number of loads committed
system.switch_cpus1.commit.membars              16550                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17500265                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109983312                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2489703                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2738652                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           364739631                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          285649926                       # The number of ROB writes
system.switch_cpus1.timesIdled                3078250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20531324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99279529                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122018639                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99279529                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.522851                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.522851                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.396377                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.396377                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       594418397                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182742714                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      131501966                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33100                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               250467492                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22633630                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18350509                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2085774                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9268848                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8572456                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2456958                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98375                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    196108739                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             126185885                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22633630                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11029414                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27781312                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6363666                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3648055                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12119859                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2083886                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    231789122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.668848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.029578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       204007810     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1935630      0.84%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3514293      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3255079      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2066472      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1697594      0.73%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          972498      0.42%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1004674      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13335072      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    231789122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090366                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.503801                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       194108719                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5666062                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27714902                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48641                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4250793                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3928697                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154929546                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4250793                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       194605020                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1272689                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3251548                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27237002                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1172065                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154797625                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        197548                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       503332                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    219540975                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    721072656                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    721072656                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180683130                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        38857845                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35582                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17791                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4318523                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14628330                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7559273                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85631                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1674981                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153788507                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35581                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145195782                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       122428                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23239519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48971583                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    231789122                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.626413                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299524                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    169186550     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26494690     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14250418      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7227341      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8615050      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2792971      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2610993      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       461652      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       149457      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    231789122                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         437651     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        152983     20.79%     80.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       145094     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122104105     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2081758      1.43%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17791      0.01%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13457200      9.27%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7534928      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145195782                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.579699                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             735728                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005067                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    523038842                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    177063831                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142058569                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145931510                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       281042                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2849603                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        97518                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4250793                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         861470                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       120290                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153824088                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         8922                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14628330                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7559273                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17791                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        104240                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1112452                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1163170                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2275622                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143104971                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12983603                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2090811                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20518364                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20201710                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7534761                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.571351                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142058605                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142058569                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81975522                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        228384114                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.567174                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358937                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105229467                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129568148                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24256258                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35580                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2112238                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    227538329                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.569434                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.369158                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    172975038     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25117936     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     13028157      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4184991      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5753725      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1928207      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1116290      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       986630      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2447355      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    227538329                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105229467                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129568148                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19240482                       # Number of memory references committed
system.switch_cpus2.commit.loads             11778727                       # Number of loads committed
system.switch_cpus2.commit.membars              17790                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18701788                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116730878                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2672302                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2447355                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           378915380                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          311899634                       # The number of ROB writes
system.switch_cpus2.timesIdled                3042006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18678370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105229467                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129568148                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105229467                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.380203                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.380203                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.420132                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.420132                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       643628888                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198796500                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      142940485                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35580                       # number of misc regfile writes
system.l20.replacements                         17211                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          689402                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27451                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.113912                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.208746                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.285382                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5833.003335                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4389.502536                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001290                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000418                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.569629                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.428662                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79780                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79780                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18871                       # number of Writeback hits
system.l20.Writeback_hits::total                18871                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79780                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79780                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79780                       # number of overall hits
system.l20.overall_hits::total                  79780                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17201                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17211                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17201                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17211                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17201                       # number of overall misses
system.l20.overall_misses::total                17211                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2083243                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4095714900                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4097798143                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2083243                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4095714900                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4097798143                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2083243                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4095714900                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4097798143                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96981                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96991                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18871                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18871                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96981                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96991                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96981                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96991                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.177365                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.177449                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.177365                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.177449                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.177365                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.177449                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 238109.115749                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 238091.810063                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 238109.115749                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 238091.810063                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 208324.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 238109.115749                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 238091.810063                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4204                       # number of writebacks
system.l20.writebacks::total                     4204                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17201                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17211                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17201                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17211                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17201                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17211                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3031033625                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3032497769                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3031033625                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3032497769                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1464144                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3031033625                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3032497769                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.177365                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.177449                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.177365                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.177449                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.177365                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.177449                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 176212.640253                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 176195.326768                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 176212.640253                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 176195.326768                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 146414.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 176212.640253                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 176195.326768                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8800                       # number of replacements
system.l21.tagsinuse                     10239.985666                       # Cycle average of tags in use
system.l21.total_refs                          552709                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19040                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.028834                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          558.014167                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.124744                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3762.579919                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5912.266836                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.054494                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000696                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.367439                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.577370                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        43290                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  43290                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           25240                       # number of Writeback hits
system.l21.Writeback_hits::total                25240                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        43290                       # number of demand (read+write) hits
system.l21.demand_hits::total                   43290                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        43290                       # number of overall hits
system.l21.overall_hits::total                  43290                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8785                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8798                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8787                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8800                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8787                       # number of overall misses
system.l21.overall_misses::total                 8800                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2929970                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1994602298                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1997532268                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       445714                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       445714                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2929970                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1995048012                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1997977982                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2929970                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1995048012                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1997977982                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52075                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52088                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        25240                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            25240                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52077                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52090                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52077                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52090                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168699                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168906                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168731                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168938                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168731                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168938                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 225382.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 227046.362891                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 227043.904069                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       222857                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       222857                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 225382.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 227045.409355                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 227042.952500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 225382.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 227045.409355                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 227042.952500                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5820                       # number of writebacks
system.l21.writebacks::total                     5820                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8785                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8798                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8787                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8800                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8787                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8800                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2125529                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1450681230                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1452806759                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       322114                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       322114                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2125529                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1451003344                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1453128873                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2125529                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1451003344                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1453128873                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168699                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168906                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168731                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168938                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168731                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168938                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163502.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165131.614115                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 165129.206524                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       161057                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       161057                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 163502.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 165130.686696                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 165128.281023                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 163502.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 165130.686696                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 165128.281023                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4160                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          399473                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16448                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.287026                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          517.663648                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.601847                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2035.624937                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9722.109568                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.042128                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001026                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.165660                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.791187                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36913                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36913                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11056                       # number of Writeback hits
system.l22.Writeback_hits::total                11056                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36913                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36913                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36913                       # number of overall hits
system.l22.overall_hits::total                  36913                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4146                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4160                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4146                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4160                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4146                       # number of overall misses
system.l22.overall_misses::total                 4160                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3039936                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    980487323                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      983527259                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3039936                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    980487323                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       983527259                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3039936                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    980487323                       # number of overall miss cycles
system.l22.overall_miss_latency::total      983527259                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        41059                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              41073                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11056                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11056                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        41059                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               41073                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        41059                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              41073                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.100977                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101283                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.100977                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101283                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.100977                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101283                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 217138.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 236489.947660                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 236424.821875                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 217138.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 236489.947660                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 236424.821875                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 217138.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 236489.947660                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 236424.821875                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3152                       # number of writebacks
system.l22.writebacks::total                     3152                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4146                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4160                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4146                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4160                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4146                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4160                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2173900                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    723818046                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    725991946                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2173900                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    723818046                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    725991946                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2173900                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    723818046                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    725991946                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.100977                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101283                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.100977                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101283                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.100977                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101283                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155278.571429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 174582.259045                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 174517.294712                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 155278.571429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 174582.259045                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 174517.294712                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 155278.571429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 174582.259045                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 174517.294712                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.983735                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011860430                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849836.252285                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.983735                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11852780                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11852780                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11852780                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11852780                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11852780                       # number of overall hits
system.cpu0.icache.overall_hits::total       11852780                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2410572                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2410572                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2410572                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2410572                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2410572                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2410572                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11852791                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11852791                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11852791                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11852791                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11852791                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11852791                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 219142.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 219142.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 219142.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 219142.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2166243                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2166243                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2166243                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2166243                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 216624.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 216624.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96981                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190996367                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97237                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1964.235497                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.596675                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.403325                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916393                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083607                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10411272                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10411272                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677247                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677247                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17275                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17275                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18088519                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18088519                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18088519                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18088519                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400652                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400652                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400717                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400717                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400717                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400717                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41807553364                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41807553364                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7587483                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7587483                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41815140847                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41815140847                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41815140847                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41815140847                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10811924                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10811924                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18489236                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18489236                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18489236                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18489236                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037056                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037056                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021673                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021673                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021673                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021673                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 104348.794874                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 104348.794874                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 116730.507692                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 116730.507692                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 104350.803303                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104350.803303                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 104350.803303                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104350.803303                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18871                       # number of writebacks
system.cpu0.dcache.writebacks::total            18871                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303671                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303671                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303736                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303736                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303736                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303736                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96981                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96981                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96981                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96981                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96981                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96981                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9542136238                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9542136238                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9542136238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9542136238                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9542136238                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9542136238                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008970                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008970                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005245                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005245                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005245                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005245                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98391.811159                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98391.811159                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98391.811159                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98391.811159                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98391.811159                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98391.811159                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997010                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015418462                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2059672.336714                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997010                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12106195                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12106195                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12106195                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12106195                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12106195                       # number of overall hits
system.cpu1.icache.overall_hits::total       12106195                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4367860                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4367860                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4367860                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4367860                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4367860                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4367860                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12106214                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12106214                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12106214                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12106214                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12106214                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12106214                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 229887.368421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 229887.368421                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 229887.368421                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 229887.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 229887.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 229887.368421                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3050613                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3050613                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3050613                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3050613                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3050613                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3050613                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 234662.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 234662.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 234662.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 234662.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 234662.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 234662.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52077                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172237517                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52333                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3291.183708                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.223514                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.776486                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911029                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088971                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8512247                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8512247                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7132910                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7132910                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17366                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17366                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16550                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16550                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15645157                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15645157                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15645157                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15645157                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       146893                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       146893                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3061                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3061                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       149954                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        149954                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       149954                       # number of overall misses
system.cpu1.dcache.overall_misses::total       149954                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16595489090                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16595489090                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    609151918                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    609151918                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17204641008                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17204641008                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17204641008                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17204641008                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8659140                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8659140                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7135971                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7135971                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16550                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16550                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15795111                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15795111                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15795111                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15795111                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016964                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016964                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000429                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000429                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009494                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009494                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009494                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009494                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112976.718360                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112976.718360                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 199004.220189                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 199004.220189                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 114732.791443                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114732.791443                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 114732.791443                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114732.791443                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1540325                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 140029.545455                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25240                       # number of writebacks
system.cpu1.dcache.writebacks::total            25240                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        94818                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        94818                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3059                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3059                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97877                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97877                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97877                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97877                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52075                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52075                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52077                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52077                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52077                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52077                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4909579477                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4909579477                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       462314                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       462314                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4910041791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4910041791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4910041791                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4910041791                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003297                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003297                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003297                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003297                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94279.010600                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94279.010600                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       231157                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       231157                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94284.267354                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94284.267354                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94284.267354                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94284.267354                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996855                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015167696                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192586.816415                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996855                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12119844                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12119844                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12119844                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12119844                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12119844                       # number of overall hits
system.cpu2.icache.overall_hits::total       12119844                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3491484                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3491484                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3491484                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3491484                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3491484                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3491484                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12119859                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12119859                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12119859                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12119859                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12119859                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12119859                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 232765.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 232765.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 232765.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 232765.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 232765.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 232765.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3156136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3156136                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3156136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3156136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3156136                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3156136                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 225438.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 225438.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 225438.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 225438.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 225438.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 225438.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41059                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169408185                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41315                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4100.403848                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.017380                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.982620                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910224                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089776                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9756656                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9756656                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7427958                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7427958                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17791                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17791                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17790                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17790                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17184614                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17184614                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17184614                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17184614                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       123535                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       123535                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       123535                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        123535                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       123535                       # number of overall misses
system.cpu2.dcache.overall_misses::total       123535                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13351701125                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13351701125                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13351701125                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13351701125                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13351701125                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13351701125                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9880191                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9880191                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7427958                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7427958                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17790                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17790                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17308149                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17308149                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17308149                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17308149                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012503                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012503                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007137                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007137                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007137                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007137                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108080.310236                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108080.310236                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108080.310236                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108080.310236                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108080.310236                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108080.310236                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11056                       # number of writebacks
system.cpu2.dcache.writebacks::total            11056                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82476                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82476                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82476                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82476                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82476                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82476                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41059                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41059                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41059                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41059                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41059                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41059                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3417797434                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3417797434                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3417797434                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3417797434                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3417797434                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3417797434                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002372                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002372                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 83241.127012                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83241.127012                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 83241.127012                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83241.127012                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 83241.127012                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83241.127012                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
