<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN">

<!-- saved from url=(0089)https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html -->
<html xmlns="http://www.w3.org/1999/xhtml"><!--SOURCES
assets/Authorized_Debug_Endebug.vsdx | 2024-02-02T16:08:33.081489+00:00
assets/BScan.vsdx | 2024-04-05T22:37:56.647279+00:00
assets/BScan_cell_update.vsdx | 2023-12-01T15:19:00+00:00
assets/Bscan_HAS_extest.json | 2024-03-28T13:42:11.303539+00:00
assets/Bscan_HAS_extest_train.json | 2024-03-27T21:33:35.472246+00:00
assets/Bscan_HAS_extesttoggle.json | 2024-04-09T16:09:21.263661+00:00
assets/Bscan_HAS_timing_diagram_fixed.json | 2024-03-27T21:41:46.275594+00:00
assets/BScan_legacy_tap3p0_mapping.xlsx | 2024-06-17T20:10:31.051393+00:00
assets/cltap_fsm.vsd | 2023-09-08T14:23:58.118535+00:00
assets/cltap_ip.vsdx | 2024-02-02T16:26:23.901787+00:00
assets/CLTAP_IP_HAS_ver1p6.xlsx | 2024-07-08T14:39:57.375153+00:00
assets/Endebug_Concepts.vsdx | 2023-11-21T20:48:00.493403+00:00
assets/example_of_a_tap_network.vsdx | 2023-04-10T16:11:34+00:00
assets/extesttoggle_train_d6init.vsdx | 2024-05-31T14:09:43.102483+00:00
assets/integration_one_level_tap_network.vsdx | 2024-04-04T21:41:44.752105+00:00
assets/Network_resets_rtl1p0.vsdx | 2024-07-08T14:38:19.370808+00:00
assets/repeaters.vsdx | 2023-05-08T20:35:06+00:00
assets/rTDR.vsdx | 2023-04-10T16:11:34+00:00
assets/TAP3p0_Endebug3.vsdx | 2024-03-06T22:41:47.622637+00:00
assets/Tessent_Bscan_Logic.vsdx | 2023-04-10T16:11:32+00:00
CLTAP_IP_HAS.mmd | 2024-07-08T14:56:40.136377+00:00
ENDSOURCES
COPY
assets/CLTAP_IP_HAS_ver1p6.xlsx
assets/example_of_a_tap_network.vsdx
assets/cltap_ip.vsdx
assets/cltap_fsm.vsd
assets/integration_one_level_tap_network.vsdx
assets/BScan.vsdx
assets/extesttoggle_train_d6init.vsdx
assets/Tessent_Bscan_Logic.vsdx
assets/BScan_cell_update.vsdx
assets/Authorized_Debug_Endebug.vsdx
assets/TAP3p0_Endebug3.vsdx
assets/Endebug_Concepts.vsdx
assets/rTDR.vsdx
assets/repeaters.vsdx
assets/BScan_legacy_tap3p0_mapping.xlsx
assets/Network_resets_rtl1p0.vsdx
C:/Users/bprovost/pm_tools/stylesheets/font-awesome/css/fa_pm_doc.css
C:/Users/bprovost/pm_tools/stylesheets/font-awesome/fonts/fontawesome-webfont.min.woff
ENDCOPY--><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/>
<meta content="IE=edge,11,10" http-equiv="X-UA-Compatible"/>
<meta content="text/css" http-equiv="Content-Style-Type"/>
<meta content="mmd2doc version=7.13.0" name="generator"/>
<meta content="Benoit Provost" name="author"/>
<meta content="pm_doc" data-designated-owner="bprovost" data-doc-uid="DTEG_CLTAP:distrib/tap3p0_rtl1p6:src/tap3p0_rtl1p6/CLTAP_IP_HAS.mmd" data-owner="bprovost" data-project="" data-release="WIP" data-src-path="DTEG_CLTAP:src/tap3p0_rtl1p6/CLTAP_IP_HAS.mmd" data-src-rev="6a4f70cd33b892eab2aeb331747ad264210c07dd" data-src-sha1="126b7ef11466027d3793df9af59144b213f01289" name="application-name"/>
<title>Chip-Level TAP IP HAS</title>
<script data-dtconfig="rid=RID_1889360603|rpid=-1111767032|domain=intel.com|reportUrl=/rb_bf02941ctm|uam=1|app=ea7c4b59f27d43eb|cuc=hr0i4o2d|mel=100000|featureHash=ICANVfqru|dpvc=1|lastModification=1725419175172|tp=500,50,0|rdnt=1|uxrgce=1|agentUri=/ruxitagentjs_ICANVfqru_10297240712040816.js" src="./Chip-Level TAP IP HAS_files/ruxitagentjs_ICANVfqru_10297240712040816.js.download" type="text/javascript"></script><style type="text/css">code{white-space: pre;}</style>
<link href="./Chip-Level TAP IP HAS_files/fonts.css" rel="stylesheet"/>
<link href="./Chip-Level TAP IP HAS_files/fa_pm_doc.css" rel="stylesheet" type="text/css"/>
<style>
    
    body, html {
    height: 100%;
    }
    
    * { box-sizing: border-box; }
    
    body {
    font-family: Calibri, arial, sans-serif;
    font-size: 16px;
    line-height: 1.2;
    color: #333;
    margin: 0;
    overflow-x: hidden;
    }
    
    a {
    color: #4183C4;
    text-decoration: none;
    cursor: pointer;
    }
    
    a.absent {
    color: #cc0000;
    }
    
    .dim-body {
    height: 100%;
    width: 100%;
    top: 0;
    left: 0;
    position: fixed;
    z-index: -1;
    background-color: black;
    opacity: 0;
    transition: opacity 0s;
    }
    
    .dim-body.show_form {
    z-index: 1;
    opacity: 0.6;
    transition: opacity 0.4s;
    }
    
    .dim-body.waiting, .dim-body.show_form.waiting{
    cursor: progress;
    z-index: 9;
    opacity: 0.6;
    transition: opacity 0.4s;
    }
  
    
     /* Too narrow */
    @media screen and (max-width: 900px) and (min-height: 500px) {
      div#feedback_form{
        width: 75%;
        height: 350px;
        transform: translateX(-10%);
        overflow: auto;
      }
    }
  
    /*  Too short        height <= 500px */
    @media screen and (max-height: 500px) and (min-width: 900px) {
      div#feedback_form.feedback-form{
        width: 700px;
        height: 75%;
        overflow: auto;
        transform: translateX(-5%);
      }
    }
  
    /* Too narrow and too short */
    @media screen and (max-height: 500px) and (max-width: 900px){ 
      div#feedback_form.feedback-form{
        width: 75%;
        height: 300px;
        overflow: auto;
        transform: translate(-10%, -10%);
      }
    }
  
  .feedback-form {
    height: auto;
    width: 600px;
    position: fixed;
    z-index: 2;
    background-color: rgba(240,240,240, 0.95);
    overflow: hidden;
    transition: 0.3s;
    display: none;
  }
  
  .feedback-border {
      padding: 5px;
  }
  
  .feedback-content {
    padding: 5px;
    border: 1px solid #777;
    overflow: hidden;
  } 
  
  .feedback-content h2 {
    color: inherit;
    border: none;
    margin: 0;
  }
  
  .feedback-content table { 
    width: 100%; 
    margin-top: 0%;
    margin-bottom: 5px;
  }
  .feedback-content input.wide { width: 100%; }
  .feedback-content textarea { width: 100%; }
  .feedback-content select { width: 100%; }
  
  .feedback-content td { vertical-align: top; border: none; }
  
  .feedback-content td + td { width: 100%; }
  
  .feedback-escape {
    /* position: absolute; */
    left: 2em;
    bottom: 0.5em;
    color: grey;
  }
  
  .feedback-submit {
  background-color: white;
  border: 2px solid #008CBA;
  padding: 5px;
  margin-right: 10px;
  float: right;
  user-select: none;
  transition-duration: 0.3s;
  cursor: pointer;
  }
  
  .feedback-submit.disabled {
  background-color: lightgrey;
  border: 2px solid grey;
  margin-right: 35px;
  margin-top: -25px;
  }
  
  .feedback-submit:hover {
  background-color: #008CBA;
  color: white;
  }
  
  .feedback-submit.disabled:hover {
  background-color: lightgrey;
  color: inherit;
  cursor: default;
  }
  
  .feedback { background-color: rgba(255,0,0,0.2); }
  span.feedback { margin: 0 0.3em; }
  .feedback.acknowledged { background-color: rgba(0,0,255,0.2); }
  
  .hastooltip { position: relative; }
  
  .hastooltip .tooltip, .hastooltip .tooltip2 {
  /*visibility: hidden;*/
  display: none;
  min-width: 200px;
  width: auto;
  background-color: #555;
  color: #eee;
  border-radius: 6px;
  padding: 5px;
  position: absolute;
  z-index: 1;
  bottom: 100%;
  left: 50%;
  margin-left: -60px;
  opacity: 0;
  transition: opacity 0.5s;
  /* Override font explicitly so that it doesn't inherit parent span font */
  font-size: 14px;
  font-weight: normal;
  font-family: Calibri, arial, sans-serif;
  font-style: normal;
  text-align: center;
  }
  
  .hastooltip .tooltip2 { bottom: initial; top: 100%; }
  
  .hastooltip:hover .tooltip, .hastooltip:hover .tooltip2 {
  /*visibility: visible;*/
  display: block;
  opacity: 1;
  }
  
  .sign_off {
  padding: 1px 4px;
  margin-right: 5px;
  display: inline-block;
  margin-top: 5px;
  border-radius: 4px;
  border: 1px solid #ddd;
  background-color: #666;
  color: #ddd;
  font-size: 12px;
  cursor: pointer;
  }
  
  .sign_off:hover {
  background-color: #999;
  color: #fff;
  }
  
  .feedback-table {
  border-collapse: separate;
  }
  
  .feedback-table th, .feedback-table td {
  border: 0;
  background: #f5f5f5;
  font-size: inherit;
  }
  
  .feedback-table th {
  text-align: right;
  color: #555;
  white-space: nowrap;
  vertical-align: top;
  font-weight: inherit;
  }
  
  .feedback-table td {
  }
  
  .feedback-table pre, .feedback-table code {
  background: inherit;
  margin: 0;
  padding: 0;
  font-family: inherit;
  font-size: inherit;
  border: 0;
  }
  
  body.selecting { background-color: rgba(0,0,10,0.1); transition: background-color 0.3s; }
  
  #SIDEBAR, #SIDEBAR a { color: #dddddd; }
  
  div#SIDEBAR {
  position: fixed;
  top: 1.6em;
  left: 0;
  float: left;
  width: 20%;
  bottom: 0px;
  background: #777;
  overflow-x: hidden;
  overflow-y: auto;
  }
  
  
  div#TOC {
  padding: 0.5em;
  /* for registers as headers, wrap anywhere */
  word-wrap: break-word;
  font-size: 90%;
  }
  
  div#EDGE {
  position: fixed;
  top: 0;
  left: 20%;
  width: 0.5%;
  min-height: 100%;
  max-height: 100%;
  cursor: col-resize;
  }
  
  div#MAIN {
  position: absolute;
  top: 0;
  left: 20.5%;
  width: 79%;
  padding: 0 2em 2em 1.5em;
  }
  
  div#TOCOPEN:hover {
  color: #ddd;
  background-color: #999;
  cursor: pointer;
  }
  
  div#TOCCLOSE, div#TOCOPEN {
  position: fixed;
  left: 0; top: 0;
  height: 1.6em;
  text-align: right;
  padding-right: 0.2em;
  background-color: #777;
  color: #ccc;
  user-select: none;
  z-index: 1;
  }
  
  div#TOCCLOSE {
  width: 20%;
  border-bottom: 1px solid #888;
  }
  
  div#TOCOPEN {
  width: 2%;
  display: none;
  }
  
  div#LEFT_BUTTONS {
  overflow: hidden;
  height: 1.6em;
  }
  
  /* For PDF generation, we don't need the side bar */
  @media print {
  div#EDGE { display: none }
  div#SIDEBAR { display: none }
  div#TOCCLOSE { display: none }
  div#feedback_form { display: none }
  div#feedback_cover { display: none }
  div#feedback_help { display: none }
  div#MAIN {
  position: initial; /* required for page breaks to work */
  left: 0; width: 100%; }
  #classification{ display:none; }
  }
  
  .toc_li {
  font-size:0.7em;
  position:absolute;
  margin-left:-1.6em;
  margin-top:0.3em;
  cursor: pointer;
  z-index: 2; /* otherwise occluded by toc_dot with large font */
  }
  
  .toc_dot {
  font-size:1.7em;
  position:absolute;
  margin-left:-0.6em;
  margin-top:-0.3em;
  cursor: default;
  user-select: none;
  }
  
  .hide_level0, .hide_level1, .hide_level2, .hide_level3, .hide_level4, .hide_level5, .hide_level6, .hide_level7 {
  display: none;
  }
  
  .menubutton {
  cursor: pointer;
  color: #ccc;
  float: right;
  font-size: 120%;
  margin-top: 0.1em;
  background: none;
  border: none;
  outline: none;
  padding: .063em .375em;
  }
  
  .subscribed {
  color: rgb(255, 255, 153);
  }
  
  .toclevel {
  float: left;
  border-radius: 0.3em;
  margin-top: 0.25em;
  margin-left: 0.25em;
  width: 1.1em;
  height: 1.1em;
  text-align: center;
  background-color: #888;
  cursor: pointer;
  font-family: Consolas;
  color: #ccc;
  }
  
  .toclevel span {
  margin-top: -0.1em;
  display: inline-block;
  }
  
  .toclevel:hover {
  background-color: #999;
  }
  
  /* indent the levels */
  .section.level2, .section.level3, .section.level4 { margin-left: 1em; }
  
  /* header styles */
  
  h1, h2, h3, h4, h5, h6, p.title, p.subtitle, p.author, p.date, p.revision {
  font-weight: bold;
  -webkit-font-smoothing: antialiased;
  cursor: text;
  page-break-after: avoid; /* Doesn't work in WebKit today, but maybe will someday */
  color: black;
  }
  
  h1, h2, h3, h4, h5, h6 {
  margin-top: 1.5em;
  margin-bottom: 1em;
  font-size: 16px;
  }
  
  h1, p.title, p.subtitle {
  font-size: 32px;
  }
  
  h2, p.author {
  font-size: 24px;
  border-bottom: 3px solid #cccccc;
  width: 70%;
  }
  
  h3, p.date, p.revision {
  font-size: 18px;
  width: 70%;
  }
  
  h3 { border-bottom: 2px solid #cccccc; }
  
  h4 {
  border-bottom: 1px solid #cccccc;
  width: 70%;
  }
  
  h6 {
  font-style: italic;
  font-weight: normal;
  }
  
  p, blockquote, dl, table, pre {
  margin: 15px 0;
  }
  
  p.table_notes {
  font-size: 90%;
  font-weight: bold;
  margin-top: -6pt;
  margin-bottom: 0;
  color: #616163;
  display: none;
  }
  
  table.notes {
  margin-top: -6pt;
  }
  
  table.notes td {
  font-size: 90%;
  border: 0;
  padding: 1px 3px;
  color: #616163;
  }
  
  hr {
  border: 1px solid #cccccc;
  padding: 0;
  width: 30em;
  margin-left: 0;
  margin-top: 1em;
  margin-bottom: 1em;
  }
  
  ul, ol {
  padding-left: 20px;
  }
  
  #TOC ul, #TOC ol, #TOC li {
  margin: 0;
  margin-left: 3px;
  padding-left: 0;
  line-height: 1.2;
  list-style:none;
  }
  
  #TOC > ul {
  padding-top: 0.5em;
  margin-left: 0;
  }
  
  #TOC ul {
  padding-left: 1em;
  }
  
  ul, ol, li {
  margin: 2px;
  padding-top: 0;
  padding-bottom: 0;
  }
  
  dl {
  padding: 0;
  }
  
  dl dt {
  font-size: 12px;
  font-weight: bold;
  font-style: italic;
  padding: 0;
  margin: 15px 0 5px;
  }
  
  dl dd {
  margin: 0 0 15px;
  padding: 0 15px;
  }
  
  blockquote {
  border-left: 10px solid #dddddd;
  padding: 0 15px;
  color: #555;
  background-color: #f7f7f7;
  margin-left: 2em;
  margin-right: 2em;
  }
  
  table {
  font-family: Calibri, arial, sans-serif;
  font-size: 16px;
  color: #333333;
  border-collapse: collapse;
  }
  
  th {
  background-color: #C2DFE8;
  }
  
  table:not(.index) tr:hover td {
  background-color: #DFEBF1;
  }
  
  #feedback_help {
  position: fixed;
  bottom: 2em;
  padding: 0.5em 1em;
  left: 30%;
  width: auto;
  height: auto;
  background-color: #555;
  opacity: 0;
  color: #ddd;
  border: 0.5em solid rgba(0.1,0.1,0.1,0.1);
  border-radius: 1em;
  font-size: 110%;
  z-index: -1;
  }
  
  body.selecting #feedback_help {
  opacity: 0.9;
  transition: opacity 0.3s;
  z-index: 20;
  }
  
  #feedback_form table tr:hover td {
  background-color: inherit;
  }
  
  th, td {
  padding: 2px 7px;
  font-size: 90%;
  border: 1px solid #777;
  }
  
  td p, th p {
  margin: 0.3em 0;
  }
  
  table { page-break-after:auto }
  tr    { page-break-inside:avoid; page-break-after:auto }
  td    { page-break-inside:avoid; page-break-after:auto }
  thead { display:table-header-group; page-break-after: avoid; }
  tfoot { display:table-footer-group }
  .nobreak { page-break-inside: avoid; }
  
  table.index { margin: 0; }
  
  table.internal { width: 100%; }
  
  .index th, .index td {
  padding: 8px 14px 5px 2px;
  font-size: inherit;
  border: none;
  }
  
  .index th {
  border-bottom:2pt solid black;
  background-color:transparent;
  }
  
  .index td {
  vertical-align: top;
  }
  
  .index_page_footer {
      margin-top: 5em;
      font-size: small;
      color: gray;
      border-top: 1px solid #f0f0f0;
      padding-top: 0.5em;
      background-color: #fcfcfc;
  }
  
  table.enum th {
  background-color: #cccccc;
  }
  
  table.enum td, table.enum th {
  padding: 1px 7px;
  border-color: #cccccc;
  }
  
  table.enum {
  margin: 7px;
  }
  
  table.enum tr:hover td {
  background-color: #eeeecc;
  }
  
  table.parsechdr {
    margin-top: 1em;
    margin-bottom: 1em;
    border: none;
    width: 100%;
    padding: 0;
    border-collapse: collapse;
  }
    
  table.register {
  margin-top: 1em;
  margin-bottom: 1em;
  }
  
  /* For vertically aligned cells */
  .vertical_cell {
  /* code will insert the right height-- 
  height: 220px; 
  */
  white-space: nowrap;
  }
  
  /* Rotated div inside the vertical cell */
  div.rotate {
  /* Rotate on the left/bottom of this div.*/
  transform-origin: left bottom 0;
  float: left;
  /* build code will insert the transform-- 
  transform: translate(0px, 110px) rotate(-90deg);
  */
  }
  
  .register.bits { width: 4em; }
  .register.field { width: 14em; }
  .register.description { width: 45em; }
  
  table.packet { table-layout: fixed; }
  td.bitnum.wd16 { min-width: 2.5em }
  td.bitnum.wd32 { min-width: 1.5em }
  td.bitnum.wd64 { min-width: 0.9em }
  td.rsvd { background-color: #cccccc; }
  
  td.bitnum:hover, td.bitnumr:hover {
  background-color: LightBlue;
  }
  
  td.bitnum, td.bitnumr {
  font-size: 75%;
  color: grey;
  padding: 2px;
  text-align: center;
  border: 0;
  }
  
  td.bitnumr {
  padding: 2px 8px;
  }
  
  td.Extracted {
    border: none;
  }
  
  td.field_reset, td.field_bits, td.field_access {
  text-align: center;
  }
  
  .field_name {
  font-weight: bold;
  }
  
  td.field_desc {
  padding-top: 0.25em;
  padding-bottom: 0.25em;
  }
  
  p.field_name {
  margin-top: 1px;
  margin-bottom: 3px;
  }
  
  span.frame {
  display: block;
  overflow: hidden;
  }
  
  span.frame > span {
  border: 1px solid #dddddd;
  display: block;
  float: left;
  overflow: hidden;
  margin: 13px 0 0;
  padding: 7px;
  width: auto;
  }
  
  span.frame span img {
  display: block;
  float: left;
  }
  
  span.frame span span {
  clear: both;
  color: #333333;
  display: block;
  padding: 5px 0 0;
  }
  
  span.align-center {
  display: block;
  overflow: hidden;
  clear: both;
  }
  
  span.align-center > span {
  display: block;
  overflow: hidden;
  margin: 13px auto 0;
  text-align: center;
  }
  
  span.align-center span img {
  margin: 0 auto;
  text-align: center;
  }
  
  span.align-right {
  display: block;
  overflow: hidden;
  clear: both;
  }
  
  span.align-right > span {
  display: block;
  overflow: hidden;
  margin: 13px 0 0;
  text-align: right;
  }
  
  span.align-right span img {
  margin: 0;
  text-align: right;
  }
  
  li img {
  margin: 0.6em 0;
  }
  
  span.float-left {
  display: block;
  margin-right: 13px;
  overflow: hidden;
  float: left;
  }
  
  span.float-left span {
  margin: 13px 0 0;
  }
  
  span.float-right {
  display: block;
  margin-left: 13px;
  overflow: hidden;
  float: right;
  }
  
  span.float-right > span {
  display: block;
  overflow: hidden;
  margin: 13px auto 0;
  text-align: right;
  }
  
  pre, code {
  font-size: 13px;
  white-space: pre-wrap; /* preserve spaces, but wrap content when required */
  }
  
  pre {
  line-height: 19px;
  overflow: auto;
  margin-right: 1em;
  background-color: inherit;
  }
  
  code {
  font-family: Consolas,Menlo,Monaco,Lucida Console,Liberation Mono,DejaVu Sans Mono,Bitstream Vera Sans Mono,Courier New,monospace,sans-serif;
  display: inline-block;
  /* following is for inline code only, overriden in pre > code */
  background-color: #eff0f1; /* little darker for inline code */
  min-width: 0;
  padding: 1px 5px;
  }
  
  /* This is for block of code */
  pre > code {
  min-width: 50%;
  padding: 0.6em;
  /* ligth background with border for blocks of code */
  background-color: #f8f8f8;
  border: 1px solid #e2e2dd;
  border-radius: 3px;
  }
  
  /* fasm code syntax highlighting: VIM's "dawn" light scheme */
  .fasmCode       { line-height: 18px; }
  .fasm_instrs    { color: #b76161; }
  .fasm_comment   { color: #4d72e1; }
  .fasm_labels    { color: #4e438f; }
  .fasm_fixme     { color: #ff1493; font-weight: bold; }
  .fasm_registers { color: #3e6a8f; }
  .fasm_constants { color: #921192; }
  .fasm_variables { color: #008b8b; font-weight: bold; }
  
  
  div.figure /* Pandoc figure-style image */
  {
  display: block; 
  margin-left: 3%;
  margin-bottom: 2em;
  }
  
  div.figure p, p.table_caption, p.chdr_caption /* Figure and table captions */
  {
  text-align: left;
  font-weight: bold;
  color: #0064a5;
  }
  
  div.figure::before
  {
  content: '\A'; 
  white-space: pre;
  }
  
  p.caption::before /* Pandoc figure-style caption within div.figure */
  {
  content: "Figure: ";
  }
  
  p.table_caption::before
  {
  content: "Table: ";
  }
  
  p.chdr_caption::before
  {
  content: "CHDR: ";
  }
  
  div.figure object
  {
  max-width: 100%;
  }
  
  
  /* Folder Icon */
  i.folder{display:inline-block;position:relative;margin:0.4em 0.4em 0 0;}
  i.folder::before{content:"";position:absolute;display:block;}
  
  .folder{
    width:14px;
    height:10px;
    background-image:-webkit-linear-gradient(#a7c3d9, #709fc2);
    box-shadow:inset 0 1px 0 #c6d9e7, 0 1px 0 #bbbfc3;
    border-width:1px;
    border-style:solid;
    border-color:#65849b #5a7b92 #4c6f87 #5f7f96;
  }
  .folder::before{
    top:-3px;
    width:4px;
    height:1px;
    background:#96b8d3;
    border-width:1px;
    border-style:solid;
    border-color:#69879e #67869d #98b4c8 #67869d;
  }
  
  img, svg {
    max-width: 100%;
  }
  
  div.figure img, div.figure svg {
    display: block;
    max-width: 100%;
    color: #0064a5;
  }
  
  svg text {
  /* Preserve space in SVG text, otherwise Visio text may be messed up */
  white-space: pre;
  }
  
  svg[id^="mermaid"] text {
    /*gantt diagrams are having issues with svg text rule*/
    white-space: inherit;
  }
  
  svg {
    /*avoid system verilog svg css class breaking stroke style for other plugins*/
    stroke: none !important;
  }
  
  div[id="figure-full-adder"] svg {
    /*apply svg css stroke style to system verilog svg*/
    stroke: #000 !important;
  }
  
  div.packet {
  margin-top: 1.5em;
  margin-bottom: 2.5em;
  }
  
  /* not used yet, but cound be used to highlight changes */
  .change {
  border-left: 3px solid red;
  padding-left: 15px;
  margin-left: -18px;
  }
  
  a.flag { /* OPENs, TODOs, and FIXMEs */
  color: inherit; /* Do not show link color */
  background-color: yellow;
  }
  
  a.open_link {
  color: inherit; /* Do not show link color */
  }
  
  /* Fancier fonts, text width constraining, more consistent spacing */
  
  #MAIN, #MAIN table {
  font-family: 'Roboto', Calibri, arial, sans-serif;
  font-size: 16px;
  }
  p {
  margin: 0.8em 0 0.4em 0;
  }
  p, li {
  max-width: 60em;
  line-height: 1.4;
  }
  th, td {
  font-size: 14.5px;
  }
  table {
  line-height: 1.4;
  }
  blockquote {
  max-width: 58em;
  }
  li {
  padding-left: 0.5em;
  margin-top: 0.2em;
  }
  li p {
  margin: 0;
  }
  code {
  font-family: 'Roboto Mono',Consolas,Lucida Console,Bitstream Vera Sans Mono,monospace,sans-serif;
  padding: 0px 5px;
  font-size: 14.5px;
  }
  div.table {
  margin-bottom: 1em;
  }
  .header-section-number, .toc-section-number {
      margin-right: 0.3em;
  }
  @media screen {
  div.table { overflow-x: auto; }
  .hide-section-numbers .header-section-number { display: none; }
  .hide-section-numbers .toc-section-number { display: none; }
  }
  
  /* open feedback for previous versions */
  div.feedback {
  border-left: 3px solid red;
  padding-left: 1em;
  margin-left: -1em;
  margin-top: 1em;
  max-width: 60em;
  background-color: aliceblue;
  }
  div.feedback table { margin-top: 0.2em; }
  div.feedback p { margin-bottom: 0; font-weight: bold; font-size: 14px; }
  div.feedback th, div.feedback td { font-size: 14px; border: 0; }
  div.feedback th {
  background-color: inherit;
  padding-left: 0;
  text-align: right;
  vertical-align: top;
  white-space: pre;
  }
  div.feedback td { white-space: pre-wrap; padding: 2px 4px; }
  table.notes { margin-top: 2px; }
  #MAIN .caption { margin-top: 1em; }
  
  #release_head, #diff_head {
  width: 100%;
  background: floralwhite;
  border: 2px solid brown;
  color: brown;
  font-size: larger;
  margin-top: 1em;
  }
  #diff_head {
  background: lavenderblush;
  border: 2px solid rebeccapurple;
  color: rebeccapurple;
  }
  #release_head p, #diff_head p {
  padding: 0 1em;
  }
  a.release_link {
    font-size: smaller;
    margin-left: 0.7em;
    padding: 0 2px;
    background: deepskyblue;
    border-radius: 0.2em;
  color: aliceblue;
  }
  
  span.label { margin-right: 1em; }
  
  .category_help { 
    /* font-size: small;  */
    padding-left: 0;
    list-style-type: none; /* replaces with radio buttons*/
    margin-left: -5px; 
  }
  
  #feedback_radio_bttn {
    vertical-align: text-top;
  }
  
    /* select a category for this feedback*/
  p.category_help{
    margin-left: 5px;
  }
  
  
  div.index_header {
    width: 90%;
    background: #f7f7f7;
    margin: 1em;
    padding: 0 1em;
    border-top: 3px solid lightgrey;
    border-bottom: 3px solid lightgrey;
  }
  
  /* For mermaid labels */
  foreignObject {
    /*font-family: 'Roboto', Calibri, arial, sans-serif;*/
    color: #333;
    font-size: 96%;
  }
  
  div.figure p.alert {
    color: red;
    background-color: yellow;
  }
  
  #pm_doc_logo{
    height: 45px;
    vertical-align: text-bottom;
  }
  
  .search-container {
    border-radius: 3px;
    border: 1px solid;
    display: flex;
    width: 25em;
  }
  .search-container input {
    padding: 8px;
    flex: 1;
    border: 0;
    border-radius: inherit;
  }
  .search-container button {
    border: 0;
    background-color: transparent;
    cursor: pointer;
  }
  
  #classification {
    float: right;
  }
  #classification .confidential{
    color: #0071c5;
  }
  #classification .top-secret{
    color: #ce0000;
  }    
  #classification .public{
    color: #006400;
  }
      
  .hidden {
    display: none;
  }
  
  </style>
<script>
  
  var g = {}; // Global variables
  g.rsz_state = "none";
  g.toc_arr = [];
  g.svg_arr = [];
  g.number_sections = false;
  g.pmdb_url = "";
  g.repo_name ="";
  
  var f = {}; // Namespace for local functions
  
  
  f.toggle_section_numbering = function() {
      g.number_sections = !g.number_sections;
      if (g.number_sections) {
          document.body.classList.remove("hide-section-numbers");
          document.getElementById("number_button").classList.add("subscribed");
      } else {
          document.body.classList.add("hide-section-numbers");
          document.getElementById("number_button").classList.remove("subscribed");
      }
  }
  
  f.openTOC = function() {
      // FIXME: instead of specifying explicitly would be better
      // to remember the values on close, and restore here
      document.getElementById("TOCCLOSE").style.display = "block";
      document.getElementById("TOCCLOSE").style.width = "20%";
      document.getElementById("TOCOPEN").style.display = "none";
      document.getElementById("EDGE").style.display = "block";
      document.getElementById("EDGE").style.left = "20%";
      document.getElementById("TOC").style.display = "block";
      document.getElementById("SIDEBAR").style.width = "20%";
      document.getElementById("MAIN").style.left = "20.5%";
      document.getElementById("MAIN").style.width = "79.5%";
  }
  
  f.closeTOC = function() {
      document.getElementById("TOCCLOSE").style.display = "none";
      document.getElementById("TOCOPEN").style.display = "block";
      document.getElementById("EDGE").style.display = "none";
      document.getElementById("TOC").style.display = "none";
      document.getElementById("SIDEBAR").style.width = "2%";
      document.getElementById("MAIN").style.left = "2%";
      document.getElementById("MAIN").style.width = "98%";
  }
  
  f.removeTOC = function() {
      document.getElementById("TOCCLOSE").style.display = "none";
      document.getElementById("TOCOPEN").style.display = "none";
      document.getElementById("SIDEBAR").style.display = "none";
      document.getElementById("EDGE").style.display = "none";
      document.getElementById("MAIN").style.left = "0%";
      document.getElementById("MAIN").style.width = "100%";
  }
  
  f.highlight_element = function(el, hl, page_height) {
      if (hl) {
          el.tocobj.style.backgroundColor = "#959595";
          el.tocobj.style.color = "#ff9";
          var rect = el.tocobj.getBoundingClientRect();
          if (rect.top < 0) {
              el.tocobj.scrollIntoView(true);
          }
          if (rect.bottom > page_height) {
              el.tocobj.scrollIntoView(false);
          }
          var p = el.tocobj;
          do {
              p = p.parentElement;
              if (p && p.toc_span && p.toc_span.classList.contains("fa-plus-square")) {
                  f.toggle_toc_entry(p);
                  p.classList.add("temporarily_expanded");
              }
          } while (p);
      } else {
          el.tocobj.style.backgroundColor = "inherit";
          el.tocobj.style.color = "inherit";
      }
  }
  
  f.highlight_toc = function() {
      var page_height = window.innerHeight;
      var found = false;
      var closest_entry = null;
      var closest_y = -Infinity;
  
      Array.prototype.forEach.call(document.querySelectorAll(".temporarily_expanded"), function(li) {
          li.classList.remove("temporarily_expanded");
          f.toggle_toc_entry(li);
      });
      for (var i = 0; i < g.toc_arr.length; ++i) {
          if (!("headobj" in g.toc_arr[i])) {
               continue;
          }
          var rect = g.toc_arr[i].headobj.getBoundingClientRect();
          if (rect.top < 0 && rect.top > closest_y) {
              closest_y = rect.top;
              closest_entry = g.toc_arr[i];
          }
          in_view = (rect.top >= 0 && rect.bottom <= page_height);
          f.highlight_element(g.toc_arr[i], in_view, page_height);;
          found = found || in_view;
      }
      if (!found && closest_entry != null) {
          f.highlight_element(closest_entry, true, page_height);
      }
  }
  
  f.scale_svg_height = function() {
      for (var i = 0; i < g.svg_arr.length; ++i) {
          svg = g.svg_arr[i].elem;
          if (svg.offsetWidth == 0) { break; } // wkhtml2pdf bug
          svg.style.height = ""; // Reset the height (to unconstrain width)
          new_h = svg.clientWidth * g.svg_arr[i].h2w;
          svg.style.height = new_h.toFixed() + "px";
      }
  }
  
  f.cancel_evt = function(evt) {
      if (evt.preventDefault) {
          evt.preventDefault();
      } else {
          evt.returnValue = false;
      }
  }
  
  f.handleMouseDown = function(evt, prevEvt) {
      if (g.rsz_state === "none") {
          f.cancel_evt(evt);
          g.rsz_state = "resize";
          window.addEventListener("mousemove", f.handleMouseMove, false);
      }
  }
  
  f.handleMouseMove = function(evt) {
      if (g.rsz_state === "resize") {
          f.cancel_evt(evt);
          x = evt.clientX;
          wd = window.innerWidth;
          p = x / wd * 100;
          if (p < 5 || p > 90) return;
          g.sidebar.style.width = p + "%";
          g.tocclose.style.width = p + "%";
          g.resizer.style.left = p + "%";
          g.main.style.left = (p+0.5) + "%";
          g.main.style.width = (99.5-p) + "%";
      }
  }
  
  f.handleMouseUp = function(evt) {
      if (g.rsz_state === "resize") {
          f.cancel_evt(evt);
          g.rsz_state = "none";
          window.removeEventListener("mousemove", f.handleMouseMove, false);
      }
  }
  
  f.prevent_scroll_propagation = function(evt) {
      // When scrolling down table of contents, and reaching bottom, we want to
      // not scroll the main document, as it resets the TOC scroll.
      // http://stackoverflow.com/questions/5802467/prevent-scrolling-of-parent-element
      let t = g.sidebar;
      let scrollTop = t.scrollTop;
      let scrollHeight = t.scrollHeight;
      let height = parseInt(window.getComputedStyle(t, null).height);
      let delta = evt.wheelDelta;
      let up = delta > 0;
      let prevent = function() {
          evt.stopPropagation();
          evt.preventDefault();
          evt.returnValue = false;
          return false;
      }
      if (!up && -delta > scrollHeight - height - scrollTop) {
          // Scrolling down, but this will take us past the bottom.
          t.scrollTop = scrollHeight;
          return prevent();
      } else if (up && delta > scrollTop) {
          // Scrolling up, but this will take us past the top.
          t.scrollTop = 0;
          return prevent();
      }
  }
  
  f.foreach_elem_under = function(elem, tagname, func) {
      let children = elem.getElementsByTagName(tagname);
      for (var i = 0; i < children.length; ++i)
          func(children[i]);
  }
  
  f.toggle_toc_entry = function(li) {
      let span = li.toc_span;
      collapse = span.classList.contains("fa-minus-square");
      let class_str = "hide_level" + li.toc_level;
      f.foreach_elem_under(li, "LI", function(child_li) {
          if (collapse)
              child_li.classList.add(class_str);
          else
              child_li.classList.remove(class_str);
      });
      if (collapse) {
          span.classList.remove("fa-minus-square");
          span.classList.add("fa-plus-square");
      } else {
          span.classList.remove("fa-plus-square");
          span.classList.add("fa-minus-square");
      }
  }
  
  f.make_toc_interactive = function() {
      if (!document.getElementById("TOC")) return;
      let top_ul = document.getElementById("TOC").firstElementChild;
      let toc_collapse = function(level) {
          f.foreach_elem_under(top_ul, "LI", function(li) {
              if (li.toc_span) {
                  let is_expanded = li.toc_span.classList.contains("fa-minus-square");
                  li.toc_span.classList.remove("temporarily_expanded");
                  if (li.toc_level >= level - 1) {
                      if (is_expanded) f.toggle_toc_entry(li);
                  } else {
                      if (!is_expanded) f.toggle_toc_entry(li);
                  }
              }
          });
      }
      let add_toc_collapse_button = function(text, level) {
          let div = document.createElement('DIV');
          div.className = "toclevel";
          div.onclick = function() { toc_collapse(level); }
          let span = document.createElement('SPAN');
          span.appendChild(document.createTextNode(text));
          div.appendChild(span);
          toc_close.insertAdjacentElement("beforeend", div);
      }
      let toc_close = document.getElementById("LEFT_BUTTONS");
      var max_level = 0;
      let traverse = function(ul, level) {
          if (level > max_level) {
              add_toc_collapse_button(""+level, level);
              max_level = level;
          }
          for (var i = 0; i < ul.children.length; ++i) {
              let li = ul.children[i];
              li.toc_level = level; // custom attribute to remember the level
              let uls = li.getElementsByTagName("UL");
              if (uls.length > 0) {
                  let span = document.createElement('SPAN');
                  li.toc_span = span;
                  span.className = "fa fa-minus-square toc_li";
                  span.onclick = function() {
                      li.toc_span.classList.remove("temporarily_expanded");
                      f.toggle_toc_entry(li);
                  }
                  li.insertAdjacentElement("afterbegin", span);
                  traverse(uls[0], level + 1);
              } else {
                  li.insertAdjacentHTML("afterbegin", "<span class=\"toc_dot\">&middot;</span>");
              }
          }
      }
      traverse(top_ul, 0);
      add_toc_collapse_button("A", max_level + 1);
      toc_collapse(2);
  }
  
  f.early_init = function () {
      // Initialize TOC (w/o highlighting) as soon as it is loaded
      var x = document.querySelectorAll("#TOC a");
      for (var i = 0; i < x.length; ++i) {
          var entry = {tocobj: x[i]};
          g.toc_arr.push(entry);
      }
      if (g.toc_arr.length <= 1) f.removeTOC();
      f.make_toc_interactive();
  }
  
  f.search = function(){        
      var searchText = g.search_input.value;
      var search_url = g.pmdb_url + "/search?q=" + searchText + "&repository[0]=" + g.repo_name;
      window.open(search_url, "_blank");
      event.preventDefault();    
  }
  
  function init() {
  
      // Some shortcuts
      g.tocclose = document.getElementById("TOCCLOSE");
      g.sidebar = document.getElementById("SIDEBAR");
      g.resizer = document.getElementById("EDGE");
      g.main = document.getElementById("MAIN");
      g.search_input = document.getElementById("search_input");
  
      var x = document.getElementsByTagName("svg");
      for (var i = 0; i < x.length; ++i) {
          var entry = {elem: x[i]};
          entry.h2w = parseInt(x[i].style.height) / parseInt(x[i].style.width);
          g.svg_arr.push(entry);
      }
      f.scale_svg_height();
  
      // Now that everything is loaded, initialize TOC highlighting
      for (var i = 0; i < g.toc_arr.length; ++i) {
          entry = g.toc_arr[i];
          id = entry.tocobj.href.split("#").pop(); // http://blah#header_id -> header_id
          divobj = document.getElementById(id); // should be div, containing the header as first element
          if (!divobj) continue;
          entry.headobj = divobj.firstElementChild;
      }
      f.highlight_toc();
  
      window.onscroll = f.highlight_toc;
      window.onresize = f.scale_svg_height;
  
      // Add g.sidebar resize handlers
      g.resizer.addEventListener("mousedown", f.handleMouseDown, false);
      window.addEventListener("mouseup", f.handleMouseUp, false);
      g.sidebar.addEventListener("mousewheel", f.prevent_scroll_propagation, false);
     
      // Log application usage which feeds into IAP
      var script = document.createElement('script');
      script.src = "https://appusage.intel.com/Service/api/loguser/16651";
      script.async = true;
      document.body.appendChild(script);
  }
  
  (function() {
      // Fetch document id info
      var metas = document.getElementsByTagName('meta'); 
      doc_id = {};
      for (var i=0; i<metas.length; ++i) { 
          if (metas[i].getAttribute("name") == "application-name") { 
              doc_id.owner = metas[i].getAttribute("data-owner"); 
              doc_id.release = metas[i].getAttribute("data-release");
              doc_id.src_path = metas[i].getAttribute("data-src-path"); 
              doc_id.git_sha1 = metas[i].getAttribute("data-src-sha1"); 
               
          } else if (metas[i].getAttribute("name") == "generator") { 
              doc_id.toolver = metas[i].getAttribute("content").replace(/[mmd2doc version=]/g, ''); 
          }
      } 
      g.repo_name = 'DTEG_CLTAP'; // %VARIABLE% filled in by mmd2doc.py
  
      // Asynchronously load pm_client.js (when online)
      g.pmdb_url = 'https://pmdb.app.intel.com'; 
      eatdb_url = 'https://eatdb.app.intel.com';
      
      var script = document.createElement('script');
      script.onload = function() {
          pm.init(doc_id, g.pmdb_url, eatdb_url);    
      }
      script.src = g.pmdb_url + "/pm_client.js";
      // to debug locally reference pm_client in repo
      // script.src = "C:/Users/vheredia/pm_tools/web/pmdb/static/pm_client.js";
      document.head.appendChild(script);
   
      // Schedule init() when document is ready
      document.addEventListener("DOMContentLoaded", function(event) { 
          init();
      });
  })();
  
  </script><script src="./Chip-Level TAP IP HAS_files/pm_client.js.download"></script>
</head>
<body class="hide-section-numbers">
<div class="dim-body" id="feedback_cover"></div>
<section id="feedback_section">
<div class="feedback-help" id="feedback_help">
    Select the text that you want to reference in your feedback.<br/>
    Alternatively, make selection first, and then click on a comment button.<br/>
    Hit Escape to exit selection mode.
</div>
<div class="feedback-form" id="feedback_form">
<div class="feedback-border"><div class="feedback-content">
<h2>Submit feedback / comment</h2>
<pre>         0                                                                                                                                                                                                                                      1
Doc Owner:                                                                                                                                                                                                                                    NaN
 Feedback:                                                                                                                                                                                                                                    NaN
       NaN Select a "category" for this feedback from one of the options below: question for questions  doc_issue for syntax, wording, formatting, clarification requests, etc.  spec_issue for potential specification issues, gaps, opens, etc.</pre>
<div class="feedback-escape">Press 'Esc' to cancel</div>
<div class="feedback-submit" id="feedback_submit" onclick="pm.submit_feedback()">Submit</div>
</div></div>
</div>
</section>
<div id="TOCCLOSE" style="display: none; width: 20%;">
<button class="menubutton hastooltip" id="navigated_down_button" onclick="pm.navigate_index()">
      ↨ <span class="tooltip2">Navigate to diff/comment</span>
</button>
<button class="menubutton hastooltip" id="navigated_up_button" onclick="pm.navigate_previous()">
      ↑ <span class="tooltip2">Previous diff/comment<br/>(from screen position)</span>
</button>
<button class="menubutton hastooltip" id="navigated_index_button" onclick="pm.navigate_next()">
      ↓ <span class="tooltip2">Next diff/comment<br/>(from screen position)</span>
</button>
<button class="menubutton hastooltip" id="number_button" onclick="f.toggle_section_numbering()">
        # <span class="tooltip2">Show/hide section numbers</span>
</button>
<button class="menubutton hastooltip" id="subscribe_button" onclick="pm.subscribe()" style="display: block;">
<span class="fa fa-envelope"></span>
<span class="tooltip2">Subscribe to this document's updates and comments</span>
</button>
<button class="menubutton hastooltip" id="feedback_button" onclick="pm.start_feedback()" style="display: block;">
<span class="fa fa-pencil-square-o"></span>
<span class="tooltip2">Provide feedback to the author, or ask a question</span>
</button>
<a class="menubutton hastooltip" href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/index.html" id="index_button">
<span class="fa fa-home"></span>
<span class="tooltip2">Return to the index</span>
</a>
<div id="LEFT_BUTTONS">
<div class="toclevel" onclick="f.closeTOC()"><span>«</span></div>
<div class="toclevel"><span>1</span></div><div class="toclevel"><span>2</span></div><div class="toclevel"><span>3</span></div><div class="toclevel"><span>A</span></div></div>
</div>
<div id="TOCOPEN" onclick="f.openTOC()" style="display: block;">»</div>
<div id="SIDEBAR" style="width: 2%;">
<div id="TOC" style="display: none;">
<ul>
<li id="f766922f"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#about-this-document" style="background-color: rgb(149, 149, 149); color: rgb(255, 255, 153);"><span class="toc-section-number">1</span> About this Document</a><ul>
<li id="3a8cb7b3"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#audience" style="background-color: rgb(149, 149, 149); color: rgb(255, 255, 153);"><span class="toc-section-number">1.1</span> Audience</a></li>
<li id="301ca4a8"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#references" style="background-color: rgb(149, 149, 149); color: rgb(255, 255, 153);"><span class="toc-section-number">1.2</span> References</a></li>
<li id="768fa78b"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#contact-information" style="background-color: inherit; color: inherit;"><span class="toc-section-number">1.3</span> Contact Information</a></li>
<li id="6b4dcc90"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#terminology" style="background-color: inherit; color: inherit;"><span class="toc-section-number">1.4</span> Terminology</a></li>
<li id="198dd8d6"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#document-revision-history" style="background-color: inherit; color: inherit;"><span class="toc-section-number">1.5</span> Document Revision History</a></li>
<li id="29fe3a48"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#ip-revision-history" style="background-color: inherit; color: inherit;"><span class="toc-section-number">1.6</span> IP Revision History</a></li>
<li id="18378175"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#firmware-version" style="background-color: inherit; color: inherit;"><span class="toc-section-number">1.7</span> Firmware Version</a></li>
</ul></li>
<li id="f3da017f"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#chip-level-tap-ip-introduction" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2</span> Chip-Level TAP IP Introduction</a><ul>
<li id="7f867578"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#ip-description" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.1</span> IP Description</a></li>
<li id="8d2caaf1"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#block-diagram" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.2</span> Block Diagram</a></li>
<li class="" id="38173e19"><span class="fa toc_li fa-plus-square"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#landing-zone" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.3</span> Landing Zone</a><ul>
<li class="hide_level1" id="2c992378"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#design-goals" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.3.1</span> Design Goals</a></li>
<li class="hide_level1" id="5f9ef61b"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#feature-intercepts-per-releases" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.3.2</span> Feature Intercepts per Releases</a></li>
</ul></li>
<li id="8e05f97e"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#voltage-and-frequency-operating-points" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.4</span> Voltage and Frequency Operating Points</a></li>
<li id="ce4a6f19"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#standards-and-specification-compliance" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.5</span> Standards and Specification Compliance</a></li>
<li id="37bd6a08"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#difference-from-previous-project" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.6</span> Difference from Previous Project</a></li>
<li id="95657b93"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#use-cases" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.7</span> Use Cases</a></li>
<li id="edebd5c6"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#derivative-strategy" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.8</span> Derivative Strategy</a></li>
<li class="" id="ac65023d"><span class="fa toc_li fa-plus-square"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#scalability-configurability-and-customizations" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.9</span> Scalability, Configurability, and Customizations</a><ul>
<li class="hide_level1" id="60c57674"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#hardware-scalability-configurability-and-customizations" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.9.1</span> Hardware Scalability, Configurability, and Customizations</a></li>
<li class="hide_level1" id="51c37972"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#software-scalability-configurability-and-customizations" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.9.2</span> Software Scalability, Configurability, and Customizations</a></li>
</ul></li>
<li id="af87cb79"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#design-assumptions" style="background-color: inherit; color: inherit;"><span class="toc-section-number">2.10</span> Design Assumptions</a></li>
</ul></li>
<li id="bc98500b"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#functional-description" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3</span> Functional Description</a><ul>
<li id="f8eb37a8"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#concept-for-configuring-the-network" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.1</span> Concept for Configuring the Network</a></li>
<li id="3f08b27d"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#the-cltap-ip" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.2</span> The CLTAP IP</a></li>
<li id="615b8f51"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#cltap-fsm" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.3</span> CLTAP FSM</a></li>
<li id="655eb848"><span class="fa toc_li fa-plus-square"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#tap-and-ijtag-network-support" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.4</span> TAP and iJTAG Network Support</a><ul>
<li class="hide_level1" id="8936e90d"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#support-for-new-ijtag-network" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.4.1</span> Support for new iJTAG Network</a></li>
<li class="hide_level1" id="094b507c"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#integration-of-ips-with-tap-using-jtag-interface" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.4.2</span> Integration of IPs with TAP using JTAG interface</a></li>
<li class="hide_level1" id="4b03bbe5"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#broadcast-for-ijtag-and-tap-based-ips" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.4.3</span> Broadcast for iJTAG and TAP-based IPs</a></li>
</ul></li>
<li id="44cf8860"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#integration-of-ijtagrtdr-instruments" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.5</span> Integration of iJTAG/rTDR Instruments</a></li>
<li id="124c1830"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#possible-future-features" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.6</span> Possible Future Features</a></li>
<li id="18745b16"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#integration-of-cltap-ip-in-tap-network" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.7</span> Integration of CLTAP IP in TAP Network</a></li>
<li id="705d6747"><span class="fa toc_li fa-plus-square"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#support-for-boundary-scan" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.8</span> Support for Boundary Scan</a><ul>
<li class="hide_level1" id="40f29a4e"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#within-die-boundary-scan" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.8.1</span> Within Die Boundary Scan</a></li>
<li class="hide_level1" id="14bc805b"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#bypass-module" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.8.2</span> Bypass Module</a></li>
<li class="hide_level1" id="d5922894"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#bscan-clock-gating" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.8.3</span> BScan Clock Gating</a></li>
<li class="hide_level1" id="6fa52f55"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#bscan-control-signals-for-extest-toggle-and-1149.6" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.8.4</span> BScan Control Signals for Extest Toggle and 1149.6</a></li>
<li class="hide_level1" id="87f1a56b"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#bscan-signals-timing-diagrams" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.8.5</span> BScan Signals Timing Diagrams</a></li>
<li class="hide_level1" id="4b03c3b9"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#output-signals-for-each-bscan-instruction" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.8.6</span> Output Signals for each BScan Instruction</a></li>
<li class="hide_level1" id="3585bc98"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#die-to-die-boundary-scan" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.8.7</span> Die-to-Die Boundary Scan</a></li>
<li class="hide_level1" id="2fe228ab"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#options-for-generation-of-bscan-logic-by-tessent" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.8.8</span> Options for Generation of BScan Logic by Tessent</a></li>
<li class="hide_level1" id="1596a247"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#support-for-bscan_update-and-bscan_update_clk-signals" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.8.9</span> Support for bscan_update and bscan_update_clk signals</a></li>
<li class="hide_level1" id="1dc87bf4"><span class="fa toc_li fa-plus-square"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#instructions-enabling-the-bscan-chain-registers" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.8.10</span> Instructions Enabling the BScan Chain Registers</a><ul>
<li class="hide_level1 hide_level2" id="46b4ceee"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#instructions-that-are-enabling-the-bscan-register-chain" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.8.10.1</span> Instructions that are enabling the BScan Register Chain:</a></li>
<li class="hide_level1 hide_level2" id="8dde4da8"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#instructions-that-do-not-need-to-enable-the-bscan-register-chain" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.8.10.2</span> Instructions that do NOT need to enable the BSCan Register chain:</a></li>
</ul></li>
</ul></li>
<li id="15e67afd"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#multi-port" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.9</span> Multi Port</a></li>
<li id="9d7c16d4"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#support-for-authorized-debug" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.10</span> Support for Authorized Debug</a></li>
<li id="ed30d4f2"><span class="fa toc_li fa-plus-square"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#support-for-endebug" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11</span> Support for EnDebug</a><ul>
<li class="hide_level1" id="40387a11"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#paritioning-of-tdrs-for-endebug" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11.1</span> Paritioning of TDRs for Endebug</a></li>
<li class="hide_level1" id="eff74dbc"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#concept-of-integration-of-endebug-with-cltap" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11.2</span> Concept of Integration of Endebug with CLTAP</a></li>
<li class="hide_level1" id="64700e72"><span class="fa toc_li fa-plus-square"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#connectivity-for-endebug" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11.3</span> Connectivity for Endebug</a><ul>
<li class="hide_level1 hide_level2" id="de378e5c"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#normal-mode-in-cltap-only" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11.3.1</span> Normal mode in CLTAP only</a></li>
<li class="hide_level1 hide_level2" id="670a7a7a"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#endebug-mode-in-cltap-only" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11.3.2</span> Endebug mode in CLTAP only</a></li>
<li class="hide_level1 hide_level2" id="54b5ff5d"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#normal-mode-with-tap-network" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11.3.3</span> Normal mode with TAP network</a></li>
<li class="hide_level1 hide_level2" id="155bae3a"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#endebug-mode-with-tap-network" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11.3.4</span> Endebug mode with TAP network</a></li>
</ul></li>
<li class="hide_level1" id="f81f8aa4"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#splitting-of-the-main-cltap-into-two-taps" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11.4</span> Splitting of the Main CLTAP into Two TAPs</a></li>
<li class="hide_level1" id="e6cdfce7"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#implementation-of-endebug" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11.5</span> Implementation of Endebug</a></li>
<li class="hide_level1" id="1bbda3a8"><span class="fa toc_li fa-plus-square"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#flows-for-entering-and-exiting-endebug" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11.6</span> Flows for Entering and Exiting Endebug</a><ul>
<li class="hide_level1 hide_level2" id="d648b2c1"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#entering-endebug" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11.6.1</span> Entering Endebug</a></li>
<li class="hide_level1 hide_level2" id="7182df4d"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#exiting-endebug" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11.6.2</span> Exiting Endebug</a></li>
</ul></li>
<li class="hide_level1" id="d952e4f4"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#tdr-allocations-in-cltap" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.11.7</span> TDR allocations in CLTAP</a></li>
</ul></li>
<li id="0645760f"><span class="fa toc_li fa-plus-square"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#remote-tdr-module" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.12</span> Remote TDR Module</a><ul>
<li class="hide_level1" id="04429ffc"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#read-write-rtdr" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.12.1</span> Read-Write rTDR</a></li>
<li class="hide_level1" id="e855b4f5"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#read-write-volatile-rtdr" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.12.2</span> Read-Write Volatile rTDR</a></li>
<li class="hide_level1" id="4a8cc473"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#read-only-and-read-only-volatile-rtdr" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.12.3</span> Read-only and Read-only Volatile rTDR</a></li>
<li class="hide_level1" id="93da1cfc"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#write-only-rtdr" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.12.4</span> Write-only rTDR</a></li>
</ul></li>
<li id="64623a20"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#uniquification-of-module-names" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.13</span> Uniquification of Module Names</a></li>
<li id="96edad53"><span class="fa toc_li fa-plus-square"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#repeaters-and-retimers" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.14</span> Repeaters and Retimers</a><ul>
<li class="hide_level1" id="e4a7baaa"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#neg-edge-repeaters" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.14.1</span> Neg-Edge repeaters</a></li>
<li class="hide_level1" id="f471b269"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#pos-edge-repeaters" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.14.2</span> Pos-Edge repeaters</a></li>
<li class="hide_level1" id="910e6127"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#positive-retimers" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.14.3</span> Positive retimers</a></li>
<li class="hide_level1" id="dcea52f7"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#negative-retimers" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.14.4</span> Negative retimers</a></li>
</ul></li>
<li id="6d9e4b4a"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#parameters" style="background-color: inherit; color: inherit;"><span class="toc-section-number">3.15</span> Parameters</a></li>
</ul></li>
<li id="50d7eea7"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#interfaces" style="background-color: inherit; color: inherit;"><span class="toc-section-number">4</span> Interfaces</a><ul>
<li id="f33a2df7"><span class="fa toc_li fa-plus-square"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#ip-interface-signal-list" style="background-color: inherit; color: inherit;"><span class="toc-section-number">4.1</span> IP Interface Signal List</a><ul>
<li class="hide_level1" id="e54f36b2"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#cltap-interface" style="background-color: inherit; color: inherit;"><span class="toc-section-number">4.1.1</span> CLTAP Interface</a></li>
<li class="hide_level1" id="99fb8d0e"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#bscan_bypass-interface" style="background-color: inherit; color: inherit;"><span class="toc-section-number">4.1.2</span> BScan_Bypass Interface</a></li>
<li class="hide_level1" id="9225fd09"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#mapping-of-legacy-bscan-signals-to-tap3.0-bscan-signals" style="background-color: inherit; color: inherit;"><span class="toc-section-number">4.1.3</span> Mapping of legacy BScan signals to TAP3.0 BScan Signals</a></li>
<li class="hide_level1" id="926fae14"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#remote-tdr-interface" style="background-color: inherit; color: inherit;"><span class="toc-section-number">4.1.4</span> Remote TDR Interface</a></li>
<li class="hide_level1" id="6d9d939a"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#repeaters" style="background-color: inherit; color: inherit;"><span class="toc-section-number">4.1.5</span> Repeaters</a></li>
</ul></li>
<li id="e426622a"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#functional-signals" style="background-color: inherit; color: inherit;"><span class="toc-section-number">4.2</span> Functional Signals</a></li>
<li id="96a9e5fb"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#power-resets-and-firewalls" style="background-color: inherit; color: inherit;"><span class="toc-section-number">4.3</span> Power, Resets, and Firewalls</a></li>
<li id="6d2deac1"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#clocks" style="background-color: inherit; color: inherit;"><span class="toc-section-number">4.4</span> Clocks</a></li>
<li id="7951c2ea"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#dfx" style="background-color: inherit; color: inherit;"><span class="toc-section-number">4.5</span> DFx</a></li>
</ul></li>
<li id="a8fb8309"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#interrupts" style="background-color: inherit; color: inherit;"><span class="toc-section-number">5</span> Interrupts</a></li>
<li id="f5c93cd4"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#clocking" style="background-color: inherit; color: inherit;"><span class="toc-section-number">6</span> Clocking</a><ul>
<li id="9f9f8b3c"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#clocking-requirements" style="background-color: inherit; color: inherit;"><span class="toc-section-number">6.1</span> Clocking Requirements</a></li>
<li id="ec723700"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#clock-gating" style="background-color: inherit; color: inherit;"><span class="toc-section-number">6.2</span> Clock Gating</a></li>
<li id="49f07d78"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#plls" style="background-color: inherit; color: inherit;"><span class="toc-section-number">6.3</span> PLLs</a></li>
<li id="4248f949"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#clocking-assumptions" style="background-color: inherit; color: inherit;"><span class="toc-section-number">6.4</span> Clocking Assumptions</a></li>
</ul></li>
<li id="4be6fd79"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#power-management" style="background-color: inherit; color: inherit;"><span class="toc-section-number">7</span> Power Management</a><ul>
<li id="8f6d2a5b"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#isolation-gates-and-power-gating" style="background-color: inherit; color: inherit;"><span class="toc-section-number">7.1</span> Isolation Gates and Power Gating</a></li>
<li id="42c0220f"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#behavior-in-various-power-states" style="background-color: inherit; color: inherit;"><span class="toc-section-number">7.2</span> Behavior in Various Power States</a></li>
</ul></li>
<li id="2f633e81"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#reset-transactions" style="background-color: inherit; color: inherit;"><span class="toc-section-number">8</span> Reset Transactions</a><ul>
<li id="d9c6d303"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#reset-controls" style="background-color: inherit; color: inherit;"><span class="toc-section-number">8.1</span> Reset Controls</a></li>
<li id="7c272243"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#reset-initialization-flows" style="background-color: inherit; color: inherit;"><span class="toc-section-number">8.2</span> Reset Initialization Flows</a></li>
<li id="25a006a7"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#reset-assumptions" style="background-color: inherit; color: inherit;"><span class="toc-section-number">8.3</span> Reset Assumptions</a></li>
</ul></li>
<li id="942a8e34"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#transaction-flows" style="background-color: inherit; color: inherit;"><span class="toc-section-number">9</span> Transaction Flows</a><ul>
<li id="dcd76401"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#transactional-interface" style="background-color: inherit; color: inherit;"><span class="toc-section-number">9.1</span> Transactional Interface</a></li>
<li id="aa103f8b"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#orderingcoherency-rules" style="background-color: inherit; color: inherit;"><span class="toc-section-number">9.2</span> Ordering/Coherency Rules</a></li>
</ul></li>
<li id="5d6dcf4d"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#register-descriptions" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10</span> Register Descriptions</a><ul>
<li id="1242c35a"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#opcodes" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.1</span> Opcodes</a></li>
<li id="d2f02a8d"><span class="fa toc_li fa-plus-square"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#description-of-opcodes-and-their-bit-fields" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.2</span> Description of Opcodes and their Bit Fields</a><ul>
<li class="hide_level1" id="58511d27"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#idcode" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.2.1</span> IDCODE</a></li>
<li class="hide_level1" id="0b3114f8"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#siliconid" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.2.2</span> SILICONID</a></li>
<li class="hide_level1" id="dbdfce95"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#tapeinid" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.2.3</span> TAPEINID</a></li>
<li class="hide_level1" id="1e35271d"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#runbist" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.2.4</span> RUNBIST</a></li>
<li class="hide_level1" id="f4fcf895"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#bypass" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.2.5</span> BYPASS</a></li>
<li class="hide_level1" id="330823c5"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#ijtag_nw" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.2.6</span> IJTAG_NW</a></li>
<li class="hide_level1" id="4d54e564"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#ctrl-tdr" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.2.7</span> CTRL TDR</a></li>
<li class="hide_level1" id="61c5fd80"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#ijtag_nw_bcst" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.2.8</span> IJTAG_NW_BCST</a></li>
<li class="hide_level1" id="70665743"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#tapnw_ctrl" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.2.9</span> TAPNW_CTRL</a></li>
<li class="hide_level1" id="62394044"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#tapselect" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.2.10</span> TAPSELECT</a></li>
<li class="hide_level1" id="a33e7c1f"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#extest_toggle" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.2.11</span> EXTEST_TOGGLE</a></li>
<li class="hide_level1" id="399c2d3b"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#sticky_extoggle_en" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.2.12</span> STICKY_EXTOGGLE_EN</a></li>
</ul></li>
<li id="d505eb28"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#non-resetable-registers" style="background-color: inherit; color: inherit;"><span class="toc-section-number">10.3</span> Non-Resetable Registers</a></li>
</ul></li>
<li id="d544b3bb"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#area-and-gate-count-goals" style="background-color: inherit; color: inherit;"><span class="toc-section-number">11</span> Area and Gate Count Goals</a></li>
<li id="abf6f3b5"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#power-goals" style="background-color: inherit; color: inherit;"><span class="toc-section-number">12</span> Power Goals</a></li>
<li id="be77ad95"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#performance-goals" style="background-color: inherit; color: inherit;"><span class="toc-section-number">13</span> Performance Goals</a><ul>
<li id="521ee41e"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#maximum-performance-targets" style="background-color: inherit; color: inherit;"><span class="toc-section-number">13.1</span> Maximum Performance Targets</a></li>
<li id="9aa8f1a1"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#performance-environment" style="background-color: inherit; color: inherit;"><span class="toc-section-number">13.2</span> Performance Environment</a></li>
</ul></li>
<li id="8f991f24"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#functional-and-performance-monitoring" style="background-color: inherit; color: inherit;"><span class="toc-section-number">14</span> Functional and Performance Monitoring</a></li>
<li id="6db86fe4"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#reliability-availability-and-serviceability-ras" style="background-color: inherit; color: inherit;"><span class="toc-section-number">15</span> Reliability, Availability, and Serviceability (RAS)</a></li>
<li id="c8b9c46c"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#security-and-access-control" style="background-color: inherit; color: inherit;"><span class="toc-section-number">16</span> Security and Access Control</a><ul>
<li id="a3638004"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#security-mitigations" style="background-color: inherit; color: inherit;"><span class="toc-section-number">16.1</span> Security Mitigations</a></li>
<li id="511cc281"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#security-threats-and-attack-points" style="background-color: inherit; color: inherit;"><span class="toc-section-number">16.2</span> Security Threats and Attack Points</a></li>
<li id="47fc64cb"><span class="fa toc_li fa-plus-square"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#architecture-overview" style="background-color: inherit; color: inherit;"><span class="toc-section-number">16.3</span> Architecture Overview</a><ul>
<li class="hide_level1" id="08f20215"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#support-for-dpt1.0" style="background-color: inherit; color: inherit;"><span class="toc-section-number">16.3.1</span> Support for DPT1.0</a></li>
<li class="hide_level1" id="fcdbde81"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#support-for-dpt2.0" style="background-color: inherit; color: inherit;"><span class="toc-section-number">16.3.2</span> Support for DPT2.0</a></li>
<li class="hide_level1" id="26a1b6a4"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#assets" style="background-color: inherit; color: inherit;"><span class="toc-section-number">16.3.3</span> Assets</a></li>
<li class="hide_level1" id="ee00a293"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#security-objectives" style="background-color: inherit; color: inherit;"><span class="toc-section-number">16.3.4</span> Security Objectives</a></li>
</ul></li>
<li id="baf2aa61"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#security-risk-assessment" style="background-color: inherit; color: inherit;"><span class="toc-section-number">16.4</span> Security Risk Assessment</a></li>
<li id="ebdd4b6d"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#additional-security-information" style="background-color: inherit; color: inherit;"><span class="toc-section-number">16.5</span> Additional Security Information</a></li>
<li id="22f4dfbe"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#corner-cases" style="background-color: inherit; color: inherit;"><span class="toc-section-number">16.6</span> Corner Cases</a></li>
</ul></li>
<li id="a615eeb7"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#safety" style="background-color: inherit; color: inherit;"><span class="toc-section-number">17</span> Safety</a><ul>
<li id="1a5f63c0"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#safety-feature-traceability-mapping" style="background-color: inherit; color: inherit;"><span class="toc-section-number">17.1</span> Safety Feature Traceability Mapping</a></li>
<li id="ac66c224"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#safety-risk-assessment" style="background-color: inherit; color: inherit;"><span class="toc-section-number">17.2</span> Safety Risk Assessment</a></li>
<li id="35349dc3"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#additional-safety-information" style="background-color: inherit; color: inherit;"><span class="toc-section-number">17.3</span> Additional Safety Information</a></li>
</ul></li>
<li id="cd5b2a92"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#validation-guidance" style="background-color: inherit; color: inherit;"><span class="toc-section-number">18</span> Validation Guidance</a></li>
<li id="728af679"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#test-requirements" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19</span> Test Requirements</a><ul>
<li id="813bcf75"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#mbist-and-pbist" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19.1</span> MBIST and PBIST</a></li>
<li id="83a25f28"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#array-freeze" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19.2</span> Array Freeze</a></li>
<li id="d3da0a51"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#scan" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19.3</span> Scan</a></li>
<li id="b4861646"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#misr" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19.4</span> MISR</a></li>
<li id="cebdf72b"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#dft-feature-definition" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19.5</span> DFT Feature Definition</a></li>
<li id="7f78309a"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#dft-plc-implementation-timeline-checklist" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19.6</span> DFT PLC Implementation Timeline Checklist</a></li>
<li id="2762328f"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#scan-system-connectivity-and-features" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19.7</span> SCAN System Connectivity and Features</a></li>
<li id="cb5f7df7"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#validation-test-environment-requirements" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19.8</span> Validation Test &amp; Environment Requirements</a></li>
<li id="ebf08892"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#hvm-tooling-and-flows-requirements" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19.9</span> HVM Tooling and Flows Requirements</a></li>
<li id="b0c96d78"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#hvm-reset-requirements" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19.10</span> HVM Reset Requirements</a></li>
<li id="8d7ff728"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#hvm-clocking-and-determinism-requirements" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19.11</span> HVM Clocking and Determinism Requirements</a></li>
<li id="0c802c6e"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#dft-chassis-topology-and-connectivity" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19.12</span> DFT Chassis Topology and Connectivity</a></li>
<li id="68fb2cc7"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#dft-implementation-and-usage-details" style="background-color: inherit; color: inherit;"><span class="toc-section-number">19.13</span> DFT Implementation and Usage Details</a></li>
</ul></li>
<li id="8c2810ee"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#debug-requirements" style="background-color: inherit; color: inherit;"><span class="toc-section-number">20</span> Debug Requirements</a><ul>
<li id="0f2d06ae"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#visualization-of-internal-signals-architecture-visa" style="background-color: inherit; color: inherit;"><span class="toc-section-number">20.1</span> Visualization of Internal Signals Architecture (VISA)</a></li>
<li id="2f35f064"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#ip-firmware-support-for-messaging-to-north-peak" style="background-color: inherit; color: inherit;"><span class="toc-section-number">20.2</span> IP Firmware Support for Messaging to North Peak</a></li>
<li id="e9bc58eb"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#trigger-events-andor-responses" style="background-color: inherit; color: inherit;"><span class="toc-section-number">20.3</span> Trigger Events and/or Responses</a></li>
<li id="a3a9071b"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#debug-trace-fabric-dtf" style="background-color: inherit; color: inherit;"><span class="toc-section-number">20.4</span> Debug Trace Fabric (DTF)</a></li>
<li id="886271ad"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#debug-power-domains-and-clocks" style="background-color: inherit; color: inherit;"><span class="toc-section-number">20.5</span> Debug Power Domains and Clocks</a></li>
<li id="99849059"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#other" style="background-color: inherit; color: inherit;"><span class="toc-section-number">20.6</span> Other</a></li>
</ul></li>
<li id="7cc30bb1"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#fuses" style="background-color: inherit; color: inherit;"><span class="toc-section-number">21</span> Fuses</a></li>
<li id="acfe366a"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#pin-listball-map" style="background-color: inherit; color: inherit;"><span class="toc-section-number">22</span> Pin List/Ball Map</a></li>
<li id="1739ec51"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#wish-list-and-recommendations" style="background-color: inherit; color: inherit;"><span class="toc-section-number">23</span> Wish List and Recommendations</a></li>
<li id="b8b4b8d1"><span class="fa fa-minus-square toc_li"></span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#opens" style="background-color: inherit; color: inherit;"><span class="toc-section-number">24</span> Opens</a><ul>
<li id="300afed1"><span class="toc_dot">·</span><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#opens-list" style="background-color: inherit; color: inherit;"><span class="toc-section-number">24.1</span> Opens List</a></li>
</ul></li>
</ul>
</div>
</div>
<div id="EDGE" style="display: none; left: 20%;"></div>
<div id="MAIN" style="left: 2%; width: 98%;">
<script>f.early_init()</script>
<p class="" id="classification">Intel
      <span class="top-secret">Top Secret</span>
</p>
<div id="header">
<p class="title" id="1014467a">
<span>Chip-Level TAP IP HAS</span>
</p>
<p class="author" id="3d6cf1f6">Benoit Provost</p>
<p class="date" id="02159150">July 08, 2024</p>
</div>
<p id="ca712bb2">IP Rev. 1.6</p>
<div class="section level1" id="about-this-document">
<h1><span class="header-section-number">1</span> About this Document</h1>
<div class="section level2" id="audience">
<h2><span class="header-section-number">1.1</span> Audience</h2>
<p id="b3677445">The information in this document is intended for an SoC design team that is using this IP.</p>
</div>
<div class="section level2" id="references">
<h2><span class="header-section-number">1.2</span> References</h2>
<p id="bf5a3000">If you need more information on this IP, you may find these documents or websites helpful: <!-- *** Update the TBDs in table below --></p>
<pre>                                   0                       1
                       Document Name         Link / Location
          CLTAP IP Integration Guide cltapc_integrationGuide
CLTAP IP Verification Plan Reference                     TBD
              CLTAP IP Product Brief                     TBD
              CLTAP IP Release Notes                     TBD</pre>
</div>
<div class="section level2" id="contact-information">
<h2><span class="header-section-number">1.3</span> Contact Information</h2>
<pre>                            0                    1                              2
                     Function                 Name                          Email
                 IP Architect       Benoit Provost       Benoit.provost@intel.com
Design, Tool flow, validation       Igor Molchanov     igor.v.molchanov@intel.com
       IP Design and Delivery Shivaprashant Bulusu shivaprashant.bulusu@intel.com
       IP Design and Delivery        Vijaya Chelli        vijaya.chelli@intel.com
       IP Design and Delivery Ravichandra Simhadri ravichandra.simhadri@intel.com
                IP Validation     Sudheer V Badana     sudheer.v.badana@intel.com
            IP Template Owner       Lindsay Thomas       lindsay.thomas@intel.com</pre>
</div>
<div class="section level2" id="terminology">
<h2><span class="header-section-number">1.4</span> Terminology</h2>
<div class="table" id="table-sheet1">
<p class="table_caption" id="d0b77ab9">
<b>Sheet1</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>  Term                                                                                                                                                                                                                                                                                                                                                            Definition
   TAP Test Access Port: This is the serial port access mechanism from the IEEE1149.1 specification. While the 1149.1 spec describes an entire boundary scan based test system, the TAP is referring to the serial communication port portion of the spec. This is what we would use to access Intel-only test data registers to perform specific test and debug operations.
 CLTAP                                                                                                                                                                                                                                                                                                                    Chip-Level TAP. There is only one CLTAP in an SoC.
TAP IP                                                                                                                                                                                                                            This is the Intel defined SoC TAP HAS compliant TAP used for Intel IP-blocks and DFx fabric TAPs. IT used to be called STAP until Q1 2023.</pre>
</div>
</div>
<div class="section level2" id="document-revision-history">
<h2><span class="header-section-number">1.5</span> Document Revision History</h2>
<div class="table" id="table-revision-history-for-this-document"><p class="table_caption" id="0d487c83">Revision History for this Document</p><pre>             0            1                                                                   2             3
        Author Revision No.                                                Revision Description Revision Date
Benoit Provost          0.1                                                     Initial version      11/21/22
Benoit Provost          0.2 Interface and Opcode updates. Addition of a few more future feature      12/13/22
Benoit Provost          0.3                                                     General cleanup      12/21/22
Benoit Provost          0.4                                        Addition of within-die BScan      02/15/23
           NaN          NaN                                           Added network_disable pin           NaN
           NaN          NaN                 Documented the 3 options for BScan logic generation           NaN
           NaN          NaN                                               Added a reset section           NaN
           NaN          NaN              Added a section that describe DPT1.0 vs DPT2.0 options           NaN
           NaN          NaN  Described the option to disable BScan on CLTAP for upper die in 3D           NaN
           NaN          NaN                                        Added repeaters and retimers           NaN
           NaN          NaN                                              Added section on rTDRs           NaN
           NaN          NaN                                            DPT1.0 to DPT2.0 mapping           NaN
           NaN          NaN                                     TMS parking for deselected TAPs           NaN
Benoit Provost     1.0 Beta                              Many updates in preparation for RTL1.0      06/23/23
Benoit Provost          1.0                                                  Release for RTL1.0      06/30/23
Benoit Provost          1.1                                Addition of Authorized Debug support      10/05/23
           NaN          NaN                                         Addition of Endebug support           NaN
Benoit Provost          1.2                                               Added Endebug details      12/15/23
           NaN          NaN                                          Added details on repeaters           NaN
Benoit Provost          1.3             Updated the BScan diagram to improve clarity of signals      02/02/24
           NaN          NaN                                                A few minor cleanups           NaN
Benoit Provost          1.4              Added BScan Clock Gating in CLTAP and in Bypass Module      04/09/24
           NaN          NaN              Added the CLTAP_CTRL Opcode and TDR for reset override           NaN
           NaN          NaN                   Added a description of the Extest_Toggle register           NaN
           NaN          NaN           Added the justifications for instructions in BScan_select           NaN
           NaN          NaN               Changed the Endebug diagrams and text to 3-TAP design           NaN
           NaN          NaN                                            Fixed the d6Init diagram           NaN
           NaN          NaN         Added the table of CLTAP outputs for each BScan instruction           NaN
           NaN          NaN                               Fixed the Extest_Train timing diagram           NaN
           NaN          NaN                                     Added the Extest timing diagram           NaN
           NaN          NaN        Changed bscan_mode to 0 when RUNBIST instruction is accessed           NaN
           NaN          NaN                                   Fixed all 3 bscan timing diagrams           NaN
           NaN          NaN     Addition of TAPSELECT with reset masking logic and expansion of           NaN
           NaN          NaN                                                TAPSELECT to N bits.           NaN
           NaN          NaN                                  Added Extest_Toggle timing diagram           NaN
Benoit Provost          1.5                                 Release that includes fixes for NVL      05/17/24
           NaN          NaN                                Fixed the description ofr bscan_mode      06/11/24
Benoit Provost          1.6   Release that includes fixes for NVL (including DIE SELECT opcode)      06/17/24
           NaN          NaN                          Removed the CLTAP_CTRL opcode and register      07/08/24</pre></div>
</div>
<div class="section level2" id="ip-revision-history">
<h2><span class="header-section-number">1.6</span> IP Revision History</h2>
<p id="4a88c5f8">Not applicable.</p>
</div>
<div class="section level2" id="firmware-version">
<h2><span class="header-section-number">1.7</span> Firmware Version</h2>
<p id="e5f634d3">Not applicable to this IP.</p>
</div>
</div>
<div class="section level1" id="chip-level-tap-ip-introduction">
<h1><span class="header-section-number">2</span> Chip-Level TAP IP Introduction</h1>
<div class="section level2" id="ip-description">
<h2><span class="header-section-number">2.1</span> IP Description</h2>
<p id="19c97f45">The goal of this Hardware Architecture Specification (HAS) document is to provide a clearly defined architecture description of the CLTAP IP provided by DTEG and its interface to enable IP developers to deliver re-usable IP-blocks and SOC component integration teams to expect consistency between Intel-provided agents (or IP) when incorporating them into their designs. It also provides the details necessary to make design decisions leading to efficient, reliable and reusable DFx networks at SOC and IP levels.</p>
<p id="b8e8ab8e">It should be noted that, unless specified, the terms "agent" or HIP/SIP refer to IP blocks that are integrated at SOC level, such as for example DDR IP, PCIe IP, etc.</p>
<p id="81d369dd">DTEG's solution for TAP IP comprises a group of three distinct IPs:</p>
<ul>
<li id="d290b76c">CLTAP IP: The Chip-Level TAP is the JTAG's main entry FSM to the SOC chip. CLTAP can be accessed by any users, including OEM customers. This document focuses on the Chip-Level TAP (CLTAP) IP.</li>
<li id="ccadafe9">TAP IP: The Secondary TAP is the local TAP FSM usually located in specific agents such as the IO IPs, Core IP, etc. It provides access to lower-level register networks such as remote TDRs, SIB-based TDRs, etc.</li>
<li id="633f956d">TAP Network IP: This IP is the link between the single CLTAP and the multiple TAPs throughout the SOC. Typically, CLTAP and TAP Network IPs would be located at SOC-level and TAP IPs would be in each agent.</li>
</ul>
<p id="f32939e5">Each of these three TAP IPs provide flexibility as to how they will be integrated inside an SOC and agent IPs. Therefore there are a number of possible configurations for the overall TAP network and more specifically for the integration of the NWIP.</p>
</div>
<div class="section level2" id="block-diagram">
<h2><span class="header-section-number">2.2</span> Block Diagram</h2>
<p id="dff2af4d">All diagrams are provided in the <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p2/CLTAP_IP_HAS.html#functional-description">Functional Description</a> section.</p>
</div>
<div class="section level2" id="landing-zone">
<h2><span class="header-section-number">2.3</span> Landing Zone</h2>
<div class="section level3" id="design-goals">
<h3><span class="header-section-number">2.3.1</span> Design Goals</h3>
<p id="1f75b643">Please see section <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p2/CLTAP_IP_HAS.html#feature-intercepts-per-releases">Feature Intercepts per Releases</a>.</p>
</div>
<div class="section level3" id="feature-intercepts-per-releases">
<h3><span class="header-section-number">2.3.2</span> Feature Intercepts per Releases</h3>
<p id="d6de815b">The following table summarizes the introduction schedule of each feature in TAP3.0 for each major release.</p>
<div class="table" id="table-feature-intercept-at-each-major-release">
<p class="table_caption" id="a2a48d9e">
<b>Feature intercept at each major release</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>                                                       Feature  RTL0.8  RTL1.0     RTL1.1 CLTAP, NWIP RTL1.2 CLTAP RTL1.3 CLTAP RTL1.4 NWIP RTL1.3 CLTAP RTL1.5 Future  Comments
                                                  Release date WW14'23 WW27'23 WW40-45'23            WW52'23      WW06'24      WW15'24     WW18'24          NaN    NaN       NaN
                             Synchronization logic for RDC/CDC       X     NaN        NaN                NaN          NaN          NaN         NaN          NaN    NaN       NaN
                                              TDI/TDO retiming       X     NaN        NaN                NaN          NaN          NaN         NaN          NaN    NaN       NaN
                                            Support for DPT1.0       X     NaN        NaN                NaN          NaN          NaN         NaN          NaN    NaN       NaN
                                              Security in NWIP       X     NaN        NaN                NaN          NaN          NaN         NaN          NaN    NaN       NaN
                                         Logic for TMS parking       X     NaN        NaN                NaN          NaN          NaN         NaN          NaN    NaN       NaN
                                       Access to TAP resources       X     NaN        NaN                NaN          NaN          NaN         NaN          NaN    NaN       NaN
                                     Access to iJTAG resources       X     NaN        NaN                NaN          NaN          NaN         NaN          NaN    NaN       NaN
              rTDR generation (without update synchronization)       X     NaN        NaN                NaN          NaN          NaN         NaN          NaN    NaN       NaN
                                              Within-Die BScan     NaN       X        NaN                NaN          NaN          NaN         NaN          NaN    NaN       NaN
                                                 TAP broadcast     NaN       X        NaN                NaN          NaN          NaN         NaN          NaN    NaN       NaN
                                             Basic reset logic     NaN       X        NaN                NaN          NaN          NaN         NaN          NaN    NaN       NaN
                                            Support for DPT2.0     NaN     NaN          X                NaN          NaN          NaN         NaN          NaN    NaN       NaN
                                               Endebug support     NaN     NaN        NaN                NaN            X          NaN         NaN          NaN    NaN       NaN
                                 Authorized debug (full logic)     NaN     NaN        NaN                NaN            X          NaN         NaN          NaN    NaN       NaN
                 rTDR generation (with update synchronization)     NaN     NaN        NaN                NaN          NaN          NaN         NaN            X    NaN       NaN
                                            BScan Clock Gating     NaN     NaN        NaN                NaN          NaN            X         NaN          NaN    NaN       NaN
                                               iJTAG broadcast     NaN     NaN        NaN                NaN          NaN          NaN           X          NaN    NaN       NaN
                                              Full reset logic     NaN     NaN        NaN                NaN          NaN          NaN           X            X    NaN       NaN
Separate access to TAP/iJTAG/NWIP select registers (NWIP only)     NaN     NaN        NaN                NaN          NaN          NaN           X          NaN    NaN       NaN
                                     Multi-Die BScan with 1838     NaN     NaN        NaN                NaN          NaN          NaN         NaN            X    NaN       NaN
                                                    Multi-Port     NaN     NaN        NaN                NaN          NaN          NaN         NaN            X    NaN       NaN
                                              Version register     NaN     NaN        NaN                NaN          NaN          NaN         NaN          NaN      X       NaN</pre>
</div>
</div>
</div>
<div class="section level2" id="voltage-and-frequency-operating-points">
<h2><span class="header-section-number">2.4</span> Voltage and Frequency Operating Points</h2>
<ul>
<li id="cabf592d">Target frequency for TAP and iJTAG networks is 100MHz.</li>
<li id="f53465d1">Target frequency for SOC-level BScan network is 33MHz.</li>
<li id="36f8440c">Voltage operating point is product-specific.</li>
</ul>
</div>
<div class="section level2" id="standards-and-specification-compliance">
<h2><span class="header-section-number">2.5</span> Standards and Specification Compliance</h2>
<ul>
<li id="ed9d9166">IEEE 1149.1</li>
<li id="59c187da">IEEE 1687</li>
<li id="b8382857">IEEE 1838 (Will be compatible with an 1838 network)</li>
<li id="2eb0d858">IEEE 1500 (Will be compatible with IPs supporting 1500)</li>
</ul>
</div>
<div class="section level2" id="difference-from-previous-project">
<h2><span class="header-section-number">2.6</span> Difference from Previous Project</h2>
<p id="3755db16">While planning the TAP3.0 architecture, care was taken to build on top of the strength of previous implementations, while implementing solutions for their weaknesses. This section describes the main characteristics that are either similar or different from previous or alternative TAP solutions at Intel. <br/> <br/></p>
<ul>
<li id="90750621"><ins>
Main characteristics of TAP3.0:
</ins>
<ol style="list-style-type: decimal">
<li id="6bb16d91">iJTAG-based NWIP "hub" for TAP and iJTAG: This is the heart of TAP3.0. It is a single building block that incorporates all that is needed to configure any number of NWIP children, TAP resources or iJTAG resources through a standard iJAG link to the CLTAP.</li>
<li id="9777e844">Low overhead: The NWIP does not include a TAP FSM, therefore remaining a low-logic overhead bulding block. A TAP FSM can be included in the NWIP at strategic locations to facilitate timing on very large SOCs such as servers.</li>
<li id="8b5788f7">The NWIP block supports broadcast on both TAP and iJTAG. <br/> <br/></li>
</ol></li>
<li id="685cd855"><ins>
TAPLINK:
</ins>
<ol style="list-style-type: decimal">
<li id="0dcd2b74">Each node includes a TAP FSM, which incur a large area overhead</li>
<li id="b5dbe597">Configuration of each node to form the TAP network uses a LBA addressing scheme, which is not standard and adds complexity. <br/> <br/></li>
</ol></li>
<li id="b37abd00"><ins>
Pure iJTAG:
</ins>
<ol style="list-style-type: decimal">
<li id="f990895d">Configuration is iJTAG-based</li>
<li id="2a115c3b">Appropriate for small designs since Tessent cannot solve large iJTAG networks</li>
<li id="b3200705">No TAP support</li>
</ol></li>
</ul>
</div>
<div class="section level2" id="use-cases">
<h2><span class="header-section-number">2.7</span> Use Cases</h2>
<p id="38022ce5">All on-die DFx features rely entirely or at least partially on TAP to configure, execute and extract results from them. In general terms, the use cases for the TAP architecture are the same as for any of the previous or alternative TAP solutions at Intel. These are:</p>
<ol style="list-style-type: decimal">
<li id="7880ee55">Sort Test in HVM</li>
<li id="d888bd45">Class Test in HVM</li>
<li id="d7833c8e">Debug in platform</li>
<li id="8eb3bb64">Remote encrypted Debug in platform</li>
</ol>
<p id="77614af8">Please see <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_tapnw/tap3p0_rtl1p2/TAP_Network_IP_HAS.html#configurations-of-the-tap-network-ip">Network IP HAS</a> for a list of possible configurations and usages of TAP3.0.</p>
</div>
<div class="section level2" id="derivative-strategy">
<h2><span class="header-section-number">2.8</span> Derivative Strategy</h2>
<p id="2c0f1b6b">Not applicable to this IP.</p>
</div>
<div class="section level2" id="scalability-configurability-and-customizations">
<h2><span class="header-section-number">2.9</span> Scalability, Configurability, and Customizations</h2>
<div class="section level3" id="hardware-scalability-configurability-and-customizations">
<h3><span class="header-section-number">2.9.1</span> Hardware Scalability, Configurability, and Customizations</h3>
<p id="1cd98820">TAP3.0 has been designed with scalability and configurability as high priorities. These characteristics are mostly supported by the Network IP. Please see the section on <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_tapnw/tap3p0_rtl1p2/TAP_Network_IP_HAS.html#hardware-scalability-configurability-and-customizations">Scability and Configurability</a> in the NWIP HAS.</p>
<p id="07c3d265">Specific to the CLTAP, many options are supported to suit the solution to each SOC need:</p>
<ul>
<li id="434fd9b5">Optional retiming flops on remote TDRs that are directly attached to the CLTAP (this applies to the TAP IP as well)</li>
<li id="d49744bf">Repeaters are provided as seperate modules which the user can instantiate between IPs on the TDI/TDO paths to simplify timing closure</li>
<li id="fa1c8277">Multiple options for overriding resets on the TAP and iJTAG networks (some of these will be implemented on a later release) <!-- Update when updated--></li>
</ul>
</div>
<div class="section level3" id="software-scalability-configurability-and-customizations">
<h3><span class="header-section-number">2.9.2</span> Software Scalability, Configurability, and Customizations</h3>
<p id="57d361ca">Not applicable to this IP.</p>
</div>
</div>
<div class="section level2" id="design-assumptions">
<h2><span class="header-section-number">2.10</span> Design Assumptions</h2>
<p id="a0722df2">Not applicable to this IP.</p>
</div>
</div>
<div class="section level1" id="functional-description">
<h1><span class="header-section-number">3</span> Functional Description</h1>
<p id="74649595">A minimal TAP network could be made of only a single CLTAP and no TAP Network or TAP IPs. However, if the number of TAPs within a partition is greater than one then the partition must implement a TAP network and expose only one port.</p>
<p id="dfbba785">The diagram below illustrates a simplified view of a typical TAP network on an SOC using the set of three TAP IPs described in this document (CLTAP, NWIP and TAP). CLTAP communicates to all TAP-based IPs and iJTAG-based IPs through the TAP Network IP(s) (NWIP). The entire NWIP fabric is configured (i.e. selection of the iJTAG IPs or TAP IPs to access) via iJTAG. The access to iJTAG IPs is also through the iJTAG network. However, once configured, the access to TAP IPs is through the JTAG control signals that are globally and directly distributed to all NWIPs.</p>
<div style="width: 917px">
<div class="figure" id="figure-example-of-a-tap-network-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/example_of_a_tap_network.vsdx_Page-1_43bdb.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/example_of_a_tap_network.vsdx_Page-1_43bdb.svg" style="width: 917px"/></a><p class="caption" id="c0411a7b">Example of a TAP network. (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/example_of_a_tap_network.vsdx">source</a>)</p></div>
</div>
<div class="section level2" id="concept-for-configuring-the-network">
<h2><span class="header-section-number">3.1</span> Concept for Configuring the Network</h2>
<p id="58329f2a">Please see the <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_tapnw/tap3p0_rtl1p2/TAP_Network_IP_HAS.html#concept-for-configuring-the-network">NWIP HAS</a> for details of how to configure the iJTAG or JTAG network through the Network IP.</p>
</div>
<div class="section level2" id="the-cltap-ip">
<h2><span class="header-section-number">3.2</span> The CLTAP IP</h2>
<p id="92b7e526"><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#figure-cltap-ip">Figure: CLTAP IP</a> illustrates the CLTAP IP. The cltap_fsm is the standard onehot-encoded JTAG TAP FSM. cltap_bscan provides the necessary muxing to incorporate the BSCAN chain on the TDI/TDO chain, and incorporate the logic for access control in conjunction with EnDebug. cltap_irdecoder decodes the CLTAP opcodes. The cltap_tdomux block includes the mux for looping the selected TDRs (in cltap_drreg) into the TDI/TDO path. cltap_glue includes the muxing needed for incorporating the iJTAG Network IP.</p>
<div style="width: 949px">
<div class="figure" id="figure-cltap-ip-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/cltap_ip.vsdx_Page-1_9ead6.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/cltap_ip.vsdx_Page-1_9ead6.svg" style="width: 949px"/></a><p class="caption" id="ca8bb984">CLTAP IP (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/cltap_ip.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level2" id="cltap-fsm">
<h2><span class="header-section-number">3.3</span> CLTAP FSM</h2>
<p id="0f758227">The TAP controller is a simple 16-state FSM. State transitions happen on the rising edge of Tclk and the next state only depends on the TMS signal. Since the TMS signal is pulled high by default, the TAP controller stays in the 'Test-Logic Reset' state until TMS is pulled low. In this state, the test hardware is reset and disabled so that it does not interfere with the normal functionality of the design. When TMS is pulled low, the controller transitions to the 'Run-Test-Idle' state and stays there until TMS is set high again. In this state, any previously activated internal test is allowed to run; else, the test hardware is simply in idle. From the 'Run-Test-Idle' state, the flow splits into two main branches, each with 7 states. The branch closer to the 'Run-test-idle' state is taken if the user desires to access a Test Data register while the other branch is taken to access the Instruction register. But aside from which kind of register to access, each of the 7 states in the two branches performs the same function to their respective register type.</p>
<div style="width: 573px">
<div class="figure" id="figure-cltap-fsm-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/cltap_fsm.vsd_-1_691d3.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/cltap_fsm.vsd_-1_691d3.svg" style="width: 573px"/></a><p class="caption" id="9294f57c">CLTAP FSM. (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/cltap_fsm.vsd">source</a>)</p></div>
</div>
<p id="491e34b9">The following list describes the behavior of each state in the TAP. Please refer to the <a href="https://wiki.ith.intel.com/download/attachments/1422105758/IEEE1149.1-2013.pdf?version=1&amp;modificationDate=1573566227001&amp;api=v2">IEEE 1149.1 specifications</a> for more details.</p>
<p id="b2493e9f"><strong>Test-Logic-Reset</strong>: In this state, the test logic is disabled so that normal operation of the device can continue unhindered. The instruction in the Instruction Register is forced to IDCODE. The controller is guaranteed to enter Test- Logic-Reset when the TMS input is held active for at least five clocks. The controller also enters this state immediately when TRST_N is asserted active. The TAP controller cannot leave this state as long as TRST_N is held active.</p>
<p id="19dbf116"><strong>Run-Test/Idle</strong>: The TAP idle state. All test registers retain their previous values.</p>
<p id="bbf38c42"><strong>Capture-IR</strong>: In this state, the shift register contained in the Instruction Register loads a fixed value (irshiftreg[msb:2] = 0, irshiftreg[1:0] = 2'b01, the two least significant bits are "01") on the rising edge of TCK. The parallel, latched output of the Instruction Register ("current instruction") does not change.</p>
<blockquote>
<p id="edd31d8c"><strong>NOTE:</strong></p>
<p id="6ee61660">In the case where the IR register is 8 bits long instead of 2, the captured IR bits of the 6 MSBs should be logic 0 (i.e. 8'b00000010.)</p>
</blockquote>
<p id="84d19b83"><strong>Shift-IR</strong>:The shift register is part of the overall Instruction Register that is connected between TDI and TDO and is shifted one stage toward its output on each rising edge of TCK. The output arrives at TDO on the falling edge of TCK. The current instruction in the Instruction Register does not change.</p>
<p id="2fd159f2"><strong>Pause-IR</strong>: Allows shifting of the Instruction Register (shift register portion) to be temporarily halted. The current instruction does not change.</p>
<p id="72ce5041"><strong>Update-IR</strong>: The instruction which has been shifted into the IR shift register is captured into the Instruction Register on the falling edge of TCK. Once the new instruction has been latched, it remains the current instruction until the next Update-IR (or until the TAP controller state machine is reset).</p>
<p id="d4b6529d"><strong>Capture-DR</strong>: In this state, the Data Register selected by the current instruction may capture data at its parallel inputs.</p>
<p id="1d20ce92"><strong>Shift-DR</strong>: The Data Register connected between TDI and TDO as a result of selection by the current instruction is shifted one stage toward its serial output on each rising edge of TCK. The output arrives at TDO on the falling edge of TCK. The parallel, latched output of the selected Data Register does not change while new data is being shifted in.</p>
<p id="7855b2ed"><strong>Pause-DR</strong>: Allows shifting of the selected Data Register to be temporarily halted without stopping TCK. All registers retain their previous values.</p>
<p id="0cacb667"><strong>Update-DR</strong>: Data from the shift register path is loaded into the latched parallel outputs of the selected Data Register (if applicable) on the falling edge of TCK. This and Test-Logic-Reset are the only controller states in which the latched paralleled outputs of a data register can change.</p>
<p id="a3316da9">All other states are temporary controller states, used to advance the controller between active states. During such temporary states, all test registers retain their prior values.</p>
</div>
<div class="section level2" id="tap-and-ijtag-network-support">
<h2><span class="header-section-number">3.4</span> TAP and iJTAG Network Support</h2>
<div class="section level3" id="support-for-new-ijtag-network">
<h3><span class="header-section-number">3.4.1</span> Support for new iJTAG Network</h3>
<p id="a9ca3b41">CLTAP incorporates the logic needed to support the new iJTAG-based Network IP. These are shown as "TAPNetwork Control Signals" on <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#figure-cltap-ip">Figure: CLTAP IP</a>. Details are provided in the Network IP HAS.</p>
</div>
<div class="section level3" id="integration-of-ips-with-tap-using-jtag-interface">
<h3><span class="header-section-number">3.4.2</span> Integration of IPs with TAP using JTAG interface</h3>
<p id="a4fe8463">CLTAP incorporates the logic needed to interface with a TAP network. These are shown as "JTAG Ports to TAP Network" on <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#figure-cltap-ip">Figure: CLTAP IP</a>. The configuration of that TAP network is done through the new Network IP. Details are provided in the Network IP HAS.</p>
<!-- *** Mention that somewhere:
  This is intentional. It is because TMS is a timing-sensitive signal (no repeaters), but the tdi can have repeaters. The tap_sel is a long loop signal through the network  of NWIPs, so using it to gate the TMS would probably cause timing issues. Normal usage would be to first configure the network (as soon as one TAP somewhere in the network gets selected, the tap_sel will come up with some latency). Once all is configured, the tap_en will be set to 1. So TMS will still start at the same time as TDI.
  -->
</div>
<div class="section level3" id="broadcast-for-ijtag-and-tap-based-ips">
<h3><span class="header-section-number">3.4.3</span> Broadcast for iJTAG and TAP-based IPs</h3>
<p id="40e6bfd4">The interfaces to the new Network IP includes signals to perform broadcast on both iJTAG IPs and JTAG (TAP-based) IPs. Details are provided in the Network IP HAS.</p>
</div>
</div>
<div class="section level2" id="integration-of-ijtagrtdr-instruments">
<h2><span class="header-section-number">3.5</span> Integration of iJTAG/rTDR Instruments</h2>
<p id="cc464380">In addition to a structure of one or more Network IPs as shown on <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#figure-example-of-a-tap-network">Figure: Example of a TAP network.</a>, iJTAG or rTDR instruments can be connected directly to the CLTAP IP through the "RTDR interface" port shown on <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#figure-cltap-ip">Figure: CLTAP IP</a>.</p>
</div>
<div class="section level2" id="possible-future-features">
<h2><span class="header-section-number">3.6</span> Possible Future Features</h2>
<p id="b62bce6a">Please see section <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p2/CLTAP_IP_HAS.html#feature-intercepts-per-releases">Feature Intercepts per Releases</a>.</p>
</div>
<div class="section level2" id="integration-of-cltap-ip-in-tap-network">
<h2><span class="header-section-number">3.7</span> Integration of CLTAP IP in TAP Network</h2>
<p id="873eee90">An example of a simple TAP Network showing all CLTAP connectivity to the surrounding blocks is depicted in <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#figure-integration-of-cltap-in-tap-network">Figure: Integration of CLTAP in TAP Network.</a>. In this case, a single Network IP is connected to the CLTAP and provides access to a variety of iJTAG-based and TAP-based agents. Any number of levels of Network IPs could be implemented, as shown in <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#figure-example-of-a-tap-network">Figure: Example of a TAP network.</a>. More details on multi-level networks are provided in the <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_tapnw/tap3p0_rtl1p2/TAP_Network_IP_HAS.html#configurations-of-the-tap-network-ip">Network IP HAS</a>. In addition, a single iJTAG agent is directly connected to the CLTAP.</p>
<div style="width: 912px">
<div class="figure" id="figure-integration-of-cltap-in-tap-network-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/integration_one_level_tap_network.vsdx_Page-1_b2e5e.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/integration_one_level_tap_network.vsdx_Page-1_b2e5e.svg" style="width: 912px"/></a><p class="caption" id="14ea754b">Integration of CLTAP in TAP Network. (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/integration_one_level_tap_network.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level2" id="support-for-boundary-scan">
<h2><span class="header-section-number">3.8</span> Support for Boundary Scan</h2>
<div class="section level3" id="within-die-boundary-scan">
<h3><span class="header-section-number">3.8.1</span> Within Die Boundary Scan</h3>
<p id="991d9ba3">The Boundary Scan implementation on a single die provides two access paths to the BScan chains located in each IO IP: Directly from the CLTAP and linking the BScan cells of all the IO IPs on the entire die in a single chain (this is the access available to external customers), and through the TAP IP in each of the IO IP separately (this is the access typically used for HVM and debug/charaterization of each IO IP inside Intel).</p>
<p id="f0760877">The figure below illustrates the implementation of BScan at die-level. For simplicity, this example includes only two IO IPs (in this case, DDR and PCIe IPs). It is shown alongside the rest of TAP integration (in this example: Two levels of NWIPs, two TAP children and two iJTAG children). This implementation is very similar to typical BScan implementation on previous projects at Intel. The BScan instructions and control signals are globally routed to all IO IPs. BScan_tck is gated inside the CLTAP when BScan is not in use with the signal "bscan_mode". Please not that bscan_tck is <em>not</em> gated in the local TAP IP. The selection between die-level BScan from CLTAP and IP-level BScan from the local TAP is done through the muxes shown in each TAP. One difference from previous implementations of BScan is that these muxes are now part of the TAP logic. This makes the IP-level integration of BScan more straightforward. An internal TDR on the local TAP controls the select signal on these muxes. Please see the TAP IP HAS for details.</p>
<p id="85ae850d">A bypass feature that allows to skip an IP during die-level BScan from CLTAP should always implemented in case a bug appears in any IO IP. This is refered to as "segmentation" in the <a href="https://wiki.ith.intel.com/download/attachments/1422105758/IEEE1149.1-2013.pdf?version=1&amp;modificationDate=1573566227001&amp;api=v2">IEEE 1149.1 specifications</a>. Please see the section 9.4 (Design and control of test data register segments) in these specifications. The next section below provides more details on this feature.</p>
<div style="width: 912px">
<div class="figure" id="figure-within-die-boundary-scan-source">
<img alt="Within-Die Boundary Scan (source)" src="./Chip-Level TAP IP HAS_files/BScan.vsdx_Bscan_WDie_487ab.png"/>
<p class="caption" id="e0d2a228">Within-Die Boundary Scan (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/BScan.vsdx">source</a>)</p>
</div>
</div>
<p id="d4d6cc2b">In a case where a die does not have package-level I/Os and does not implement BScan (for example in a 3D design with stacked dies where the upper dies do have any I/Os that connect to the board), the CLTAP is still required for die-level testing, but it does not need the BScan interface. A template parameter on the CLTAP is available to remove all instructions and control interfaces for BScan.</p>
</div>
<div class="section level3" id="bypass-module">
<h3><span class="header-section-number">3.8.2</span> Bypass Module</h3>
<p id="317ecc1d">The bypass feature allows to take the defective IO IP out of the BScan chain and prevents it from breaking the chain for all other IPs. A key difference from previous implementations is that this bypass logic is now co-located to each IP instead of being integrated inside the CLTAP. This simplifies the timing of TDI/TDO signal from one IP to the next. The bypass logic (named "BScan Bypass Module") is provided as a separate module in the collaterals with the CLTAP IP from DTEG and incorporates a remote TDR for controlling the bypass mux as well as repeater logic to help timing. <!-- The following was removed on 09/18/23: These repeaters are internal BScan cells and their number are set as a RTL parameter on the module (please see below for details). -->A lock-up latch is automatically added to the tdo of the last BScan repeater in each Bypass module to ensure that tdo is on falling edge before it is shipped to the next IP. The control of the remote TDR from CLTAP can be separate for each module, or the remote TDRs can be linked as a single chain if a group of IO IPs are close to each other and far from the CLTAP.</p>
<p id="96559cee">Another feature of the BScan Bypass Module is that it includes gating logic, which ensures that all decoded instructions from CLTAP to the BScan chain in the IO HIP are disabled whenever the IO HIP is bypassed. It also includes a "force_ip_bypass" input. Typically this would be driven by fuses to permanently bypass an IP, for example when a section of an SOC (including a number of IO pins) are disabled for a specific market segment. The default setting of the BScan Bypass Module is to not bypass the customer IP. Care should be taken to ensure that the bscan_bypass module is in an "always-on" power domain, such that a defective IP can <em>always</em> be bypassed, irrespective of its power state.</p>
<p id="eea30204">The BScan bypass module can be configured through RTL parameters. The module can have <!-- The following was removed on 09/18/23: any number (0 to N) of positive-edge repeaters, followed by --> either 0 or 1 final neg-edge retimer at the output.</p>
<div class="table" id="table-parameters-for-bscan-bypass-module">
<p class="table_caption" id="1bedd9b9">
<b>Parameters for BScan Bypass Module</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>                 Parameter Name  Range  Default                                                                                         Description
        BSCAN_BYPASS_NEG_RPT_EN 0 or 1      1.0 Negedge retimer. When 1, a negative-edge retimer is placed at the output of the BScan Bypass module
Note: All values are in decimal    NaN      NaN                                                                                                 NaN</pre>
</div>
</div>
<div class="section level3" id="bscan-clock-gating">
<h3><span class="header-section-number">3.8.3</span> BScan Clock Gating</h3>
<p id="6289e2cd">In order to prevent nominal TAP clock frequency (typically 100MHz) from propagating through the BScan network (typically timed at ~33MHz), the Boundary Scan clock (bscan_tck) is ungated only when any of the bscan instructions are active. This is done by gating the bscan_tck with bscan_mode, which asserts when any bscan instruction is active. This clock gating is done inside the CLTAP.</p>
<p id="1b8099f9">In addition to gating the bscan_tck globally inside CLTAP, the bscan_tck reaching a functional IP will be gated if it is bypassed by the BScan_Bypass Module. This ensures that no unknown data will be loaded into any Bscan register in the functional IP if it is bypassed.</p>
</div>
<div class="section level3" id="bscan-control-signals-for-extest-toggle-and-1149.6">
<h3><span class="header-section-number">3.8.4</span> BScan Control Signals for Extest Toggle and 1149.6</h3>
<!-- Maybe include timing diagrams that show the inst_*, like inst_extest_train, the early versions and the fbscan_* outputs. Include the circuit for generating these signals. -->
<p id="697aa68f">The BScan controller in CLTAP includes logic for generating a few control signals for BScan for Extest Toggle, as well as Extest Train and Extest Run which are part of 1149.6 requirements for AC-couple and differential IOs.</p>
<p id="11e32c59">These features require a toggling/pulsing signal to be routed to the IOs during Extest Toggle, Extest Train and Extest Pulse instructions. Please refer to the diagram below for details. Extest Toggle is an Intel-specific instruction supported by 1149.1-compliant IOs that makes the IO toggle for either debug purposes or during Burn-In. This toggling signal from CLTAP is "extogsig_b".</p>
<p id="eef93188">Extest Train and Extest Pulse are industry-standard instructions supported by 1149.6-compliant IOs. It makes the IO toggle/pulse for test, debug or Burn-In purposes. The toggling signal from CLTAP for Extest Train and Extest Pulse is "d6_actestsig". An inverted version of this signal is also provided as "d6_actestsig_b".</p>
<p id="08ea91a3">Because the Extest Toggle and Extest Train/Pulse are mutially exclusive (they will never run simultaneously), a single toggling circuit can be used for all instructions.</p>
<p id="1b9e314e">The diagram below includes the three types of IO IPs to illustrate how the various outputs from the toggling circuit should be used. These types of IO IPs are:</p>
<ul>
<li id="bc7c4ef9">IP designed by Intel with "DC" IOs (such as DDR) using 1149.1 BScan cells. These IPs should support Extest Toggle, but not Extest Train/Pulse.</li>
<li id="ea791ff6">IP designed by Intel with "AC" IOs (such as PCIe) using 1149.6 BScan cells. These IPs should support Extest Toggle, and Extest Train/Pulse.</li>
<li id="9d7b9d5d">IP from an external provider with "AC" IOs (such as PCIe) using 1149.6 BScan cells. These IPs should support Extest Train/Pulse, but not Extest Toggle.</li>
</ul>
<div style="width: 949px">
<div class="figure" id="figure-toggling-logic-for-extest-toggle-and-1149-6-train-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/extesttoggle_train_d6init.vsdx_Toggling_c97aa.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/extesttoggle_train_d6init.vsdx_Toggling_c97aa.svg" style="width: 949px"/></a><p class="caption" id="3893befe">Toggling logic for Extest Toggle and 1149.6 Train (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/extesttoggle_train_d6init.vsdx">source</a>)</p></div>
</div>
<p id="8ab9a3b1">In addition to the toggling signals, one more signal is needed for 1149.6-compliant IOs: d6init. The purpose of this signal is for pre-conditioning the test receiver used during Extest Train or Extest Pulse. Please see the diagram below for details. An inverted version of d6init is also provided as "d6init_b". For more details on 1149.6 specifications applying to Extest_Train, Extest_Pulse and d6init, please refer to the <a href="https://wiki.ith.intel.com/download/attachments/1422105749/1149.6-2003.pdf?version=1&amp;modificationDate=1700081424705&amp;api=v2">IEEE 1149.6 specifications</a>.</p>
<div style="width: 949px">
<div class="figure" id="figure-logic-for-generating-the-d6init-signal-for-1149-6-compliant-ios-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/extesttoggle_train_d6init.vsdx_d6init_fixed_c97aa.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/extesttoggle_train_d6init.vsdx_d6init_fixed_c97aa.svg" style="width: 949px"/></a><p class="caption" id="03a67b0d">Logic for generating the D6init signal for 1149.6-compliant IOs (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/extesttoggle_train_d6init.vsdx">source</a>)</p></div>
</div>
<blockquote>
<p id="87aaec73"><strong>NOTE:</strong></p>
<p id="a501c219">Starting on this release (1.2) of the TAP3.0 CLTAP IP, the logic for generating these toggling and 1149.6 signals is different from previous implementations of CLTAP. These circuits are now optimized and they simplify the flow of steps required for the Extest Train/Pulse and Extest toggle modes on all types of IO IPs at Intel, as well as to enable toggling for Burn-In on all IP types.</p>
</blockquote>
</div>
<div class="section level3" id="bscan-signals-timing-diagrams">
<h3><span class="header-section-number">3.8.5</span> BScan Signals Timing Diagrams</h3>
<p id="2fbb03c5">The <a href="https://wiki.ith.intel.com/download/attachments/1422105758/IEEE1149.1-2013.pdf?version=1&amp;modificationDate=1573566227001&amp;api=v2">IEEE 1149.1 specifications</a> are precise on the timing requirements for several key signals that need to be generated by the BScan controller in CLTAP to the rest of the SOC.</p>
<p id="b58ed6c7">The timing diagram below illustrates a typical BScan operation, in this case, the EXTEST instruction. The TAP FSM states (TapFsmState) that are shown in blue signify that these are the states that trigger activity on the other signals shown. The EXTEST instruction was shifted in during the first "VALID TDI" on bscan_si. At the bscan_tck falling edge during update_dr, the bscan_mode indicates that a BScan operation is on-going, bscan_select enables the bscan chains in the IO IPs in the SOC and bscan_tx_en switches the input to Tx drivers in IO IPs in the SOC from functional to BScan data. base.ir_dec_reg is the flopped decoded instruction. Since this is a flopped signal, it is free of glitches resulting from the shifting and combinational decoding logic. The signal bscan_extest is passed through a flopping stage, which delays it by an additional cycle.</p>
<p id="8df47a20">Please note that this timing diagram would also apply to the High-Z and Intest instructions. The signals "highz_select" and "bscan_intest_mode" would look like "bscan_mode".</p>
<div class="figure" id="figure-bscan-timing-diagram"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/f1.BSCAN_timing_diagram.d5b2cc.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/f1.BSCAN_timing_diagram.d5b2cc.svg"/></a><p class="caption" id="60664df7">BSCAN timing diagram</p></div>
<p id="789b1591">The timing diagram below illustrates the case of the Extest_train instruction. Here again the d6select signal comes up at the falling edge of bscan_tck during the update_ir state. d6actestsig_b is the toggling signal that is routed through the Tx driver during that operation. D6Init pulses during during the low phase of TCK in the Exit1_DR state.</p>
<div class="figure" id="figure-bscan-extest_train-timing-diagram"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/f2.BSCAN_extest_train_timing_diagram.d5b2cc.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/f2.BSCAN_extest_train_timing_diagram.d5b2cc.svg"/></a><p class="caption" id="3a920047">BSCAN extest_train timing diagram</p></div>
<p id="9746001a">The timing diagram below illustrates the case of the Extest instruction. D6Init pulses during the high phase of TCK in the Capture_DR state.</p>
<div class="figure" id="figure-bscan-extest-timing-diagram"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/f3.BSCAN_extest_timing_diagram.d5b2cc.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/f3.BSCAN_extest_timing_diagram.d5b2cc.svg"/></a><p class="caption" id="1c7ad626">BSCAN extest timing diagram</p></div>
<p id="02387fb8">The timing diagram below illustrates the case of the Extest_Toggle instruction. The extosig_b signal toggles only while in RTI state.</p>
<div class="figure" id="figure-bscan-extest_toggle-timing-diagram"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/f4.BSCAN_extest_toggle_timing_diagram.d5b2cc.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/f4.BSCAN_extest_toggle_timing_diagram.d5b2cc.svg"/></a><p class="caption" id="86cdfeb1">BSCAN extest_toggle timing diagram</p></div>
</div>
<div class="section level3" id="output-signals-for-each-bscan-instruction">
<h3><span class="header-section-number">3.8.6</span> Output Signals for each BScan Instruction</h3>
<p id="1688a95f">The table below lists all BScan instructions and provides for each:</p>
<ul>
<li id="82d30a2c">The decoded instruction signal from CLTAP</li>
<li id="28f95072">All associated control signals from CLTAP</li>
<li id="3dc30a0c">The value or state of the pads driven by each of the three types of IO circuits</li>
</ul>
<p id="0c310bbf"><a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p4/assets/CLTAP_Outputs_per_Instruction.xlsx">CLTAP outputs for each BScan instruction</a></p>
<!-- Important note:
When inserting a link to a file in teh assets, you need to first do a build with an inclusion in the document as below. That will force VS to copy the file to the distribution folder. Then the line below can be commented out. You need to do this anytime you do a change to the file. 
```xls("assets/CLTAP_Outputs_per_Instruction.xlsx", "Sheet1", "Sheet1")
```
-->
</div>
<div class="section level3" id="die-to-die-boundary-scan">
<h3><span class="header-section-number">3.8.7</span> Die-to-Die Boundary Scan</h3>
<p id="bcae71fe">Description of the support for Boundary Scan (Bscan) on a MCM (Multi-Chip Module) will be included in a future version of the CLTAP HAS.</p>
</div>
<div class="section level3" id="options-for-generation-of-bscan-logic-by-tessent">
<h3><span class="header-section-number">3.8.8</span> Options for Generation of BScan Logic by Tessent</h3>
<p id="9d04a0cc">In some cases, a special block of logic needs to be inserted between the CLTAP and the BScan chain located in the IO IP on the control signals (Capture, Shift, Update). There are three cases to consider:</p>
<p id="0a3d6a77"><strong><em>Case 1: IO IP provided by Intel</em></strong></p>
<p id="33bb6ce9">In this case (shown below), the CLTAP generates the "standard" control signals and the select signal (bscan_chainen) is kept separate from the control signals. The signals are routed directly to the BScan chains in the IO IP.</p>
<div style="width: 500px">
<div class="figure" id="figure-intel-provided-ip-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Tessent_Bscan_Logic.vsdx_Intel_IP_fc9bf.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/Tessent_Bscan_Logic.vsdx_Intel_IP_fc9bf.svg" style="width: 500px"/></a><p class="caption" id="f77b5d8a">Intel-provided IP (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Tessent_Bscan_Logic.vsdx">source</a>)</p></div>
</div>
<p id="58dc8e70"><strong><em>Case 2: IO IP provided by external vendor</em></strong></p>
<p id="f3a9e93c">In this case (shown below), the IO IP is from an external vendor and the BScan chain is inserted in the IP with Tessent. Tessent adds a block (named "Tessent BScan Logic" here) which merges the select signal (called "bscan_chainen" on the DTEF CLTAP IP) with the Capture, Shift, Update signals before sending them to the BScan chain in the IO IP. The interface from CLTAP to the Tessent BScan Logic is the same as in Case 1 above.</p>
<div style="width: 600px">
<div class="figure" id="figure-external-ip-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Tessent_Bscan_Logic.vsdx_Ext_IP_Tessent_Inserts_fc9bf.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/Tessent_Bscan_Logic.vsdx_Ext_IP_Tessent_Inserts_fc9bf.svg" style="width: 600px"/></a><p class="caption" id="bb1adb32">External IP (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Tessent_Bscan_Logic.vsdx">source</a>)</p></div>
</div>
<p id="06d6224f"><strong><em>Case 3: IO IP provided by external vendor, with BScan chain already inserted</em></strong></p>
<p id="546b4190">In this case (shown below), the IO IP is also from an external vendor, but unlike case 2, the BScan chain is pre-inserted in the IP by the vendor. This is typically the case for Synopsys IPs. In that situation Tessent will not be run since the chain does not need to be inserted, and therefore the "Tessent BScan Logic" will not be generated. The CLTAP IP from DTEG has an option to include the same logic as the "Tessent BScan Logic" inside the CLTAP, such that the control signals can be connected directly to the BScan chain in the IO IP provided by the external vendor.</p>
<div style="width: 500px">
<div class="figure" id="figure-external-ip-with-bscan-chains-pre-inserted-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Tessent_Bscan_Logic.vsdx_Ext_IP_BScan_already_interted_fc9bf.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/Tessent_Bscan_Logic.vsdx_Ext_IP_BScan_already_interted_fc9bf.svg" style="width: 500px"/></a><p class="caption" id="3809f0e0">External IP with BScan chains pre-inserted (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Tessent_Bscan_Logic.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level3" id="support-for-bscan_update-and-bscan_update_clk-signals">
<h3><span class="header-section-number">3.8.9</span> Support for bscan_update and bscan_update_clk signals</h3>
<p id="d7bf9d1c">One possible implementation of the "update" signal for BScan from CLTAP to the BScan cells in the IO IPs is to use the update FSM state from CLTAP as the Enable of a falling edge flop in the BScan cell, as shown in the diagram below. This approach requires the update signal to have precise timing relationship (setup and hold) in relation to bscan_tck (shown as jtclk in the diagram). Moreover, the timing budget for update is only half tck cycle (generated on rising edge in CLTAP and consumed on falling edhge in BScan cell). Given that the Capture/Shift and Update signals are global signals routed from CLTAP to all BScan cell an all IO IPs on the SOC, and also that flop repeaters cannot be used on these routes, this timing is difficult to meet, even for the low frequency at which CLTAP-based BScan runs at (~33MHz).</p>
<div style="width: 900px">
<div class="figure" id="figure-using-the-update-signal-on-bscan-cell-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/BScan_cell_update.vsdx_update_eaafe.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/BScan_cell_update.vsdx_update_eaafe.svg" style="width: 900px"/></a><p class="caption" id="9d42696e">Using the Update signal on BScan cell (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/BScan_cell_update.vsdx">source</a>)</p></div>
</div>
<p id="b4942c9b">One solution to this issue is to use a "clocked" version of Update instead (called "update_clk"), as shown in the diagram below. Here, the update_clk is a flopped version of the update state in CLTAP FSM. The flopping is on tck in CLTAP and its timing is the same as what would be done in BScan cell in the case of the case where the non-flopped version of update is used, as shown in the diagram above. In this case the timing is trivial since the flopping in local to CLTAP. The accurate exact timing of the arriving update_clk in the BScan cell is not critical. In the BScan cell, the update_clk is simply used to latch the data on its rising edge.</p>
<div style="width: 900px">
<div class="figure" id="figure-using-the-update_clk-signal-on-bscan-cell-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/BScan_cell_update.vsdx_update_clk_eaafe.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/BScan_cell_update.vsdx_update_clk_eaafe.svg" style="width: 900px"/></a><p class="caption" id="3e325ca8">Using the Update_clk signal on BScan cell (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/BScan_cell_update.vsdx">source</a>)</p></div>
</div>
<p id="d13e4a37">Both the update and update_clk signals are available to the SOC integration teams to use.</p>
</div>
<div class="section level3" id="instructions-enabling-the-bscan-chain-registers">
<h3><span class="header-section-number">3.8.10</span> Instructions Enabling the BScan Chain Registers</h3>
<p id="6217fd27">This section will list all features that are used to enable the BScan chain registers. Any of these instructions enable the "bscan_select" signal, which is used to enable the Capture/Shift/update signals to the BScan chain registers in the functional IPs. For each instruction we also provide an explanation supporting its classification.</p>
<div class="section level4" id="instructions-that-are-enabling-the-bscan-register-chain">
<h4><span class="header-section-number">3.8.10.1</span> Instructions that are enabling the BScan Register Chain:</h4>
<ol style="list-style-type: decimal">
<li id="be3e3b85"><ins>
inst_sampre:
</ins>
<p id="d199a81e"><br/> <em>For Sample:</em> <br/> See <a href="https://wiki.ith.intel.com/download/attachments/1422105758/IEEE1149.1-2013.pdf?version=1&amp;modificationDate=1573566227001&amp;api=v2">IEEE 1149.1 specifications</a> Section 8.6.1 d) <br/> When the SAMPLE instruction is selected, the states of all signals flowing from the on-chip system logic or through system pins (input or output) shall be loaded into the boundary-scan register on the rising edge of TCK in the Capture-DR controller state. <br/> <br/> <em>For Preload:</em> <br/> See <a href="https://wiki.ith.intel.com/download/attachments/1422105758/IEEE1149.1-2013.pdf?version=1&amp;modificationDate=1573566227001&amp;api=v2">IEEE 1149.1 specifications</a> Section 8.7.1 d) <br/> When the PRELOAD instruction is selected, parallel output registers/latches included in boundary-scan register cells shall load the data held in the associated shift-register stage on the falling edge of TCK in the Update-DR controller state. <br/> <br/></p></li>
<li id="2beb772c"><ins>
inst_preload:
</ins>
<p id="b14019bb"><br/> See <a href="https://wiki.ith.intel.com/download/attachments/1422105758/IEEE1149.1-2013.pdf?version=1&amp;modificationDate=1573566227001&amp;api=v2">IEEE 1149.1 specifications</a> Section 8.7.1 d) <br/> When the PRELOAD instruction is selected, parallel output registers/latches included in boundary-scan register cells shall load the data held in the associated shift-register stage on the falling edge of TCK in the Update-DR controller state. <br/> <br/></p></li>
<li id="7534365d"><ins>
inst_sample
</ins>
<p id="9483b74d"><br/> See <a href="https://wiki.ith.intel.com/download/attachments/1422105758/IEEE1149.1-2013.pdf?version=1&amp;modificationDate=1573566227001&amp;api=v2">IEEE 1149.1 specifications</a> Section 8.6.1 d) <br/> When the SAMPLE instruction is selected, the states of all signals flowing from the on-chip system logic or through system pins (input or output) shall be loaded into the boundary-scan register on the rising edge of TCK in the Capture-DR controller state. <br/> <br/></p></li>
<li id="c8531108"><ins>
inst_intest
</ins>
<p id="938ce384"><br/> See <a href="https://wiki.ith.intel.com/download/attachments/1422105758/IEEE1149.1-2013.pdf?version=1&amp;modificationDate=1573566227001&amp;api=v2">IEEE 1149.1 specifications</a> Section 8.9.1 e) <br/> When the INTEST instruction is selected, the state of all signals output from the system logic to the boundary-scan register shall be loaded into the register on the rising edge of TCK in the Capture-DR controller state. <br/> <br/></p></li>
<li id="e2329362"><ins>
inst_extesttoggle
</ins>
<p id="b5ce271e"><br/> This instruction is Intel-specific, so it is not described in the IEEE 1149.1 Specifications. The extest toggle instruction is similar to Bypass, Runbist and Clamp (see below), in the sense that it needs data in the BScan Register chain, but that data should have been previously loaded, for example with Preload. So it does not need to enable the BScan Register chain, and for that reason, technically it does not need to be included in the generaion of bscan_select. However, it will also not cause a bug. It may be removed from this list in the future. <br/> <br/></p></li>
<li id="0062cc5c"><ins>
inst_extest_train
</ins>
<p id="416ef513"><br/> See <a href="https://wiki.ith.intel.com/download/attachments/1422105749/1149.6-2003.pdf?version=1&amp;modificationDate=1700081424705&amp;api=v2">IEEE 1149.6 specifications</a> Section 5.4.1 c) <br/> The EXTEST_TRAIN instruction shall select only the Boundary-Scan Register to be connected for serial access between TDI and TDO in the Shift-DR TAP Controller state. <br/> <br/></p></li>
<li id="bd687ee2"><ins>
inst_extest_pulse
</ins>
<p id="34010ca1"><br/> See <a href="https://wiki.ith.intel.com/download/attachments/1422105749/1149.6-2003.pdf?version=1&amp;modificationDate=1700081424705&amp;api=v2">IEEE 1149.6 specifications</a> Section 5.3.1 c) <br/> The EXTEST_PULSE instruction shall select only the Boundary-Scan Register to be connected for serial access between test data in (TDI) and test data out (TDO) in the Shift-DR TAP Controller state. <br/> <br/></p></li>
<li id="778ac1d5"><ins>
inst_extest
</ins>
<p id="da1ed08f"><br/> See <a href="https://wiki.ith.intel.com/download/attachments/1422105758/IEEE1149.1-2013.pdf?version=1&amp;modificationDate=1573566227001&amp;api=v2">IEEE 1149.1 specifications</a> Section 8.8.1 b) <br/> The EXTEST instruction shall select only the boundary-scan register to be connected for serial access between TDI and TDO in the Shift-DR controller state (i.e., no other test data register may be connected in series with the boundary-scan register) <br/> <br/></p></li>
</ol>
</div>
<div class="section level4" id="instructions-that-do-not-need-to-enable-the-bscan-register-chain">
<h4><span class="header-section-number">3.8.10.2</span> Instructions that do NOT need to enable the BSCan Register chain:</h4>
<ol style="list-style-type: decimal">
<li id="0efa5769"><ins>
Bypass:
</ins>
<p id="abeaa0e7"><br/> It does not require the shifting of data in/out of the BScan Register chain. If TMP controller is in "persistence-on" state, the data in the BScan registers that was previously shifted should be presented at the pads, but the Bypass instruction itself does not require the shifting of data in the BScan chains. <br/> <br/></p></li>
<li id="ce01d7e6"><ins>
RUNBIST:
</ins>
<p id="0bcf9748"><br/> In one of the two modes of operation of Runbist, the pad values should be defined by the data in the BScan register chain, but that data should have been shifted and latched (preloaded) BEFORE entering the RUNBIST instruction, for example with the Preload instruction. <br/> <br/></p></li>
<li id="3d00a98e"><ins>
CLAMP:
</ins>
<p id="645524ec"><br/> That instruction selects the Bypass register to be placed between TDI and TDO. During Clamp, the pad values should be defined by the data in the BScan register chain, but that data should have been shifted and latched (preloaded) BEFORE entering the CLAMP instruction, for example with the Preload instruction. <br/></p></li>
</ol>
</div>
</div>
</div>
<div class="section level2" id="multi-port">
<h2><span class="header-section-number">3.9</span> Multi Port</h2>
<!-- *** Populate later -->
<p id="e35a25b3">This feature was previously named "Port Mastering". This feature has not been implemented yet. As of WW10'24, it is planned to be added in Q2 2024.</p>
</div>
<div class="section level2" id="support-for-authorized-debug">
<h2><span class="header-section-number">3.10</span> Support for Authorized Debug</h2>
<p id="4178f8cd">The support for Authorized Debug on CLTAP is on two fronts: Endebug and BScan.</p>
<p id="b03033c0">If debug of a platform is needed in a vendor environment, it may need to be performed through an encrypted channel. This is achieved by using the EnDebug (Encrypted Debug) feature. For detailed information on EnDebug, please refer to the <a href="https://intel.sharepoint.com/sites/IPGSpecsQA/Source/DFT/enDebug/Forms/AllItems.aspx">EnDebug document repository</a>. You can also refer to the section on <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/CLTAP_IP_HAS.html#support-for-endebug">Endebug</a> in this document for details on how this feature is supported in CLTAP. The implementation is shown in the diagram below. In order to be able to perform EnDebug, the signal "authorized_debug" must be 1, signifying that the vendor has been "authorized".</p>
<!-- The following paragraph will be re-inserted only if we decide to support the feature that switches BScan from policy A to Z (or Green to Red) under Authorized Debug. In that case, we should also change the diagram below to the one tabbed "authorized".

Usually, BScan is accessible to all customers (internal or external to Intel). For this reason it is assigned the secure policy A and therefore it does not require authorization. However in some cases, the SOC may decide that BScan should not be accessible by external customers, except if they get a special authorization. Such a product, upon leaving Intel,will be configured thus by setting a fuse, for example. This fuse value will be used by the Security Aggregator to set the signal "dfxagg_disable_ext_access_out[2] to 1, which will change the security policy of BScan from A to Z. The difference between policy A and Z is that Z requires authorization. This puts BScan under athorization control. The same policy control signal (groupaz) can also be used for any instruction other than BScan instruction that also need to be under authorization control.
-->
<div style="width: 700px">
<div class="figure" id="figure-support-for-authorized-debug-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Authorized_Debug_Endebug.vsdx_authorized_noBscanAZ_f7db7.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/Authorized_Debug_Endebug.vsdx_authorized_noBscanAZ_f7db7.svg" style="width: 700px"/></a><p class="caption" id="2383b34d">Support for Authorized Debug (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Authorized_Debug_Endebug.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level2" id="support-for-endebug">
<h2><span class="header-section-number">3.11</span> Support for EnDebug</h2>
<p id="fe7b2a73">The support for Endebug on TAP3.0 goes slightly beyond the implementation on previous generations. Previously, the Endebug encryption/decryption logic was placed <em>between</em> CLTAP and the rest of the TAP network. This resulted in none of the CLTAP registers being supported by Endebug (i.e. all TDRs in CLTAP could not be protected by encryption). Conversely, on TAP3.0 the Endebug IP is integrated at the CLTAP level, which provides better flexibility on what is or is not under Endebug control.</p>
<p id="da649787">For more information on the Endebug IP itself, please refer to the <a href="https://intel.sharepoint.com/sites/IPGSpecsQA/Source/DFT/enDebug/Forms/AllItems.aspx">Endebug Sharepoint</a>.</p>
<blockquote>
<p id="2b89bbb0"><strong>NOTE:</strong></p>
<p id="3c2807a7">Not all projects need the Endebug feature. For this reason, this feature can be enabled/disabled through an RTL parameter. If disabled, all related ports will not be generated on the CLTAP pin interface.</p>
</blockquote>
<p id="b9ad4b3f">The diagram below shows a block-level depiction of how Endebug integrates with TAP3.0 and the interfaces involved. As can be seen, Endebug now resides side-by-side with CLTAP instead of being between CLTAP and the rest of the TAP network. The interfaces between CLTAP and Endebug are mostlyt standard:</p>
<ul>
<li id="a425f73b">A rTDR interface to access the endebug configuration registers, as well as the registers that are used as buffers holding the data to be encrypted or decrypted. These registers should be accessible through CLTAP without encryption/decryption. For this they are described as "not being under Endebug".</li>
<li id="23458a17">A Secondary TAP Interface, which Endebug uses to access the CLTAP as an auxiliary TAP interface and taking control of a secondary TAP FSM inside CLTAP. Endebug uses this auxiliary TAP access to take control of the registers in CLTAP that should use encrypted data (i.e. those registers that are "under Endebug"), as well as the entire TAP network.</li>
<li id="3f9606fb">A "Endebug_en" signal that the Endebug IP uses to instruct CLTAP to switch to endebug mode.</li>
</ul>
<div style="width: 800px">
<div class="figure" id="figure-block-level-view-of-endebug-integration-with-cltap-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/TAP3p0_Endebug3.vsdx_High_High_Level_102e0.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/TAP3p0_Endebug3.vsdx_High_High_Level_102e0.svg" style="width: 800px"/></a><p class="caption" id="70f8b6ac">Block level view of Endebug integration with CLTAP (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/TAP3p0_Endebug3.vsdx">source</a>)</p></div>
</div>
<div class="section level3" id="paritioning-of-tdrs-for-endebug">
<h3><span class="header-section-number">3.11.1</span> Paritioning of TDRs for Endebug</h3>
<p id="c1082bf1">The main goal of integrating Endebug with CLTAP is to place most TDRs under Endebug. However, a number of TDRs should not be under Endebug, either because they should always be accessible by external customers in a normal environment without any special security control (such as Boundary Scan), or because these TDRs are required to be configured <em>before</em> entering Endebug (such as the TDRs for Endebug configuration, or the TDRs loaded with the data to be decrypted).</p>
<p id="9ffde60f">Typically, most "green" TDRs do not need to be under Endebug, and most "orange" and "red" TDRs are covered by Endebug. However, the implementation of TAP3.0 CLTAP allows to configure any TDR to be or not be under Endebug. This configuration is done through RDL customization. More details on this topic are provided in the following sections.</p>
</div>
<div class="section level3" id="concept-of-integration-of-endebug-with-cltap">
<h3><span class="header-section-number">3.11.2</span> Concept of Integration of Endebug with CLTAP</h3>
<p id="d62236b4">The diagram below illustrates one possible implementation of the basic concept used to integrate Endebug together with CLTAP. For simplicity, only the CLTAP is shown here without the rest of the TAP network. The CLTAP IP includes two TAP blocks (Main CLTAP and Second CLTAP). In normal mode, only the Main CLTAP is used to access all TDRs. In Endebug mode, the Main CLTAP is still used to access the green TDRs. However, the access to the orange and red TDRs is transfered to the Secondary TAP, and the decryption and encryption blocks are inserted at the beginning and end of this secondary chain.</p>
<p id="ca8d27b2">This implemnatation is straightforward, but quite costly in terms of additional connectivity because switching the orange/red TDRs (the red arrow) implies muxing on Capture/Shift/Update (three signals), TDI (one signal) and all the "select" signals from the IR decoder block (as many signals as there are orange/red TDRs).</p>
<div style="width: 700px">
<div class="figure" id="figure-endebug-concept-a-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Endebug_Concepts.vsdx_Concept_A_74e3a.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/Endebug_Concepts.vsdx_Concept_A_74e3a.svg" style="width: 700px"/></a><p class="caption" id="b6540636">Endebug Concept A (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Endebug_Concepts.vsdx">source</a>)</p></div>
</div>
<p id="3c838c29">Below we show a second possible implementation. Here, in normal mode, both the Main and the Second CLTAP are used in parallel. The Main CLTAP accesses the green TDRs and the Second CLTAP accesses the orange and red TDRs. The FSMs in both CLTAPs are traversing their states in synchronization, but only one will activate one of its select signals based on the opcode requested.</p>
<p id="15d47090">In Endebug mode, the decryption and encryption blocks are inserted at the input and output of the Second CLTAP path, respectively. The connectivity between the Second CLTAP and the orange/red TDRs does not change. The only signals that need switching are the TDI and TMS feeding into the Second CLTAP.</p>
<p id="176ed025">Therefore this implementation has lower complexity than the previous implementation above and it is the one that is used on TAP3.0. The reason why the first option was described here is because it is easier to understand and so it hopefully helped the reader to understand the overall concept of integration Endebug into CLTAP.</p>
<div style="width: 700px">
<div class="figure" id="figure-endebug-concept-b-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Endebug_Concepts.vsdx_Concept_B_74e3a.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/Endebug_Concepts.vsdx_Concept_B_74e3a.svg" style="width: 700px"/></a><p class="caption" id="01486143">Endebug Concept B (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Endebug_Concepts.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level3" id="connectivity-for-endebug">
<h3><span class="header-section-number">3.11.3</span> Connectivity for Endebug</h3>
<p id="1b8be465">In this section we will describe each mode of operation of the CLTAP in relation to Endebug functionality. In each case we will show the required connectivity. There are four usage modes to consider:</p>
<ol style="list-style-type: decimal">
<li id="d2d670eb">Normal mode in CLTAP only</li>
<li id="3f021c3e">Endebug mode in CLTAP only</li>
<li id="ded9f6b6">Normal mode with TAP network</li>
<li id="cc648efd">Endebug mode with TAP network</li>
</ol>
<div class="section level4" id="normal-mode-in-cltap-only">
<h4><span class="header-section-number">3.11.3.1</span> Normal mode in CLTAP only</h4>
<p id="61dd42f8">In this case only the CLTAP is accessed and Endebug mode is not enabled. The TAP network is not used. The Main CLTAP is used for all green TDRs, including the Endebug green TDRs. The Secondary TAP is used to access the orange and red TDRs. The Decryption and Encryption blocks are not in use. Also the TAP network is disconnected.</p>
<div style="width: 900px">
<div class="figure" id="figure-normal-mode-in-cltap-only-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Endebug_Concepts.vsdx_Concept_b_Norm1_74e3a.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/Endebug_Concepts.vsdx_Concept_b_Norm1_74e3a.svg" style="width: 900px"/></a><p class="caption" id="4acc83b7">Normal mode in CLTAP only (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Endebug_Concepts.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level4" id="endebug-mode-in-cltap-only">
<h4><span class="header-section-number">3.11.3.2</span> Endebug mode in CLTAP only</h4>
<p id="80cc74e3">Here the Main CLTAP is still used for all green TDRs, including the Endebug green TDRs, and the Secondary TAP is also still used to access the orange and red TDRs. However now the Endebug IP is enabled and the decryption/encryption logic are used. The decryption input data comes from the ED TDRs and the decryption output data goes back to the ED TDRs.</p>
<div style="width: 900px">
<div class="figure" id="figure-endebug-mode-in-cltap-only-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Endebug_Concepts.vsdx_Concept_B_En1_74e3a.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/Endebug_Concepts.vsdx_Concept_B_En1_74e3a.svg" style="width: 900px"/></a><p class="caption" id="c6a124c3">Endebug mode in CLTAP only (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Endebug_Concepts.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level4" id="normal-mode-with-tap-network">
<h4><span class="header-section-number">3.11.3.3</span> Normal mode with TAP network</h4>
<p id="223d8879">This configuration is almost the same as the first (Normal mode in CLTAP only), except that now the TAP network is included on the chain. All Endebug logic (decryption/encryption, etc.) is disconnected.</p>
<div style="width: 900px">
<div class="figure" id="figure-normal-mode-with-tap-network-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Endebug_Concepts.vsdx_Concept_b_Norm2_74e3a.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/Endebug_Concepts.vsdx_Concept_b_Norm2_74e3a.svg" style="width: 900px"/></a><p class="caption" id="1f037f0c">Normal mode with TAP network (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Endebug_Concepts.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level4" id="endebug-mode-with-tap-network">
<h4><span class="header-section-number">3.11.3.4</span> Endebug mode with TAP network</h4>
<p id="d675d607">This configuration is similar to the second (Endebug mode in CLTAP only), but now with thge TAP network enabled. One important thing to note is that the TAP network is connected between the orange/red TDRs and the encryption block, as opposed to the third configuration (Normal mode with TAP network), where it is connected between the green TDRs and the final TDO. This is because while in Endebug mode, the TAP network should be under Endebug (i.e. it should use decrypted TDI data and the encryption should take place <em>after</em> the TAP network.</p>
<div style="width: 900px">
<div class="figure" id="figure-endebug-mode-with-tap-network-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Endebug_Concepts.vsdx_Concept_b_En2_74e3a.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/Endebug_Concepts.vsdx_Concept_b_En2_74e3a.svg" style="width: 900px"/></a><p class="caption" id="3ebe0190">Endebug mode with TAP network (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Endebug_Concepts.vsdx">source</a>)</p></div>
</div>
</div>
</div>
<div class="section level3" id="splitting-of-the-main-cltap-into-two-taps">
<h3><span class="header-section-number">3.11.4</span> Splitting of the Main CLTAP into Two TAPs</h3>
<p id="595403bb">In preparation for the support of Multi-Port, which will be implemented at a later time, the Main CLTAP is further divided into two: The Base TAP and the Endebug (ED) TAP. The diagrams below illustrate the concept of connecting there three TAPs for normal mode or Endebug mode. The advantage of separating the ED TAP from the Main TAP will become clearer when we describe the implementation and usage of Multi-Port in a future release of these specifications.</p>
<p id="147be2a0">The diagram below illustrates how the 3 TAPs are configured in normal mode. Just as in the 2-TAPs implementation, the impact of splitting the TAPs does not impact the usage. The TDRs assigned to the "Base TAP" are those that should be accessible by any external customer even when not in Endebug Mode. The TDRs on ED TAP include those contained within the Endebug IP to control and configure Endebug. Finally, the TDRs on Primary TAP are all thise that should be accessible to the external customers only when running in Endebug mode. Encryption/decryption are needed for these TDRs.</p>
<div style="width: 900px">
<div class="figure" id="figure-concept-of-the-3-taps-in-normal-mode-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/TAP3p0_Endebug3.vsdx_3TAPs_Normal_102e0.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/TAP3p0_Endebug3.vsdx_3TAPs_Normal_102e0.svg" style="width: 900px"/></a><p class="caption" id="0de61251">Concept of the 3-TAPs in Normal mode (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/TAP3p0_Endebug3.vsdx">source</a>)</p></div>
</div>
<p id="f97a4982">The diagram below shows the configuration used when running under Endebug mode. The usage is the same as in the 2-TAP implementation, except that here the ED TDRs are controlled by the ED TAP.</p>
<div style="width: 900px">
<div class="figure" id="figure-concept-of-the-3-taps-in-endebug-mode-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/TAP3p0_Endebug3.vsdx_3TAPs_ED_102e0.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/TAP3p0_Endebug3.vsdx_3TAPs_ED_102e0.svg" style="width: 900px"/></a><p class="caption" id="aba2952b">Concept of the 3-TAPs in Endebug mode (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/TAP3p0_Endebug3.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level3" id="implementation-of-endebug">
<h3><span class="header-section-number">3.11.5</span> Implementation of Endebug</h3>
<p id="9ca7b44f">The diagram below shows the integration of Endebug with CLTAP. The name of each TAP block within CLTAP have been changed to better reflect their function. The Base TAP (which was called "Main TAP" in the previous sections) handles the TDRs that are not covered by Endebug. The Primary TAP (called "SecondTAP" in the previous sections) handles all TDRs covered by Endebug. The ED TAP handles the TDRs in the Endebug IP.</p>
<p id="1e97a93d">This diagram also shows how the rest of the TAP Network is integrated in the CLTAP/Endebug system. Most of the mux logic is intended to implement the various modes of operation described in the sections above. If any opcode appears in both the Base and Primary TAPs (for example, BYPASS), in normal mode that opcode will be decoded by both TAPs. However the TDO path has priority logic that favors the Base TAP. This is performed by the "=any base" block. Basically, if an opcode is decoded by the Base TAP (irrespective of it being also decoded by the Primary TAP), that TAP will be selected and routed to TDO.</p>
<p id="618b3ce9">When in normal mode, the TAP network is on the path of any of the three TAPs, depending on the CLTAP opcode used. However, while in Endebug mode, the TAP Network is always on the Primary TAP path, since the TAP Network should always be under Endebug control in that mode.</p>
<div style="width: 1000px">
<div class="figure" id="figure-complete-endebug-diagram-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/TAP3p0_Endebug3.vsdx_3TAPs_noMP_102e0.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/TAP3p0_Endebug3.vsdx_3TAPs_noMP_102e0.svg" style="width: 1000px"/></a><p class="caption" id="d7a976df">Complete Endebug Diagram (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/TAP3p0_Endebug3.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level3" id="flows-for-entering-and-exiting-endebug">
<h3><span class="header-section-number">3.11.6</span> Flows for Entering and Exiting Endebug</h3>
<p id="267bcb91">When an Endebug session is initiated, the TMS, TCK and TDI for the Primary TAP switches from the main JTAG port to the JTAG port controlled by the Endebug IP, which is asynchronous to the main JTAG port. For this reason, a specific flow needs to be followed to ensure that the transition is done successfully and also to make sure that on exiting the Endebug mode, the three TAPs will be back "in-sync" (i.e. their states will be locked-step).</p>
<div class="section level4" id="entering-endebug">
<h4><span class="header-section-number">3.11.6.1</span> Entering Endebug</h4>
<p id="85a77e00">When the user or the external tool needs to start an endebug session, it is assumed that the CLTAP operates in normal mode (not in Endebug mode). Please refer to the diagram above. The following is the flow to use:</p>
<ol style="list-style-type: decimal">
<li id="115cddf1">Start in normal mode (endbg_active = 0, endebug_mode = 0)</li>
<li id="b0d1d31b">Write to the Endebug TDR to start Endebug mode with the ED TAP (through main JTAG port)</li>
<li id="c61cd74d">While the Endebug IP starts the process, bring the three TAPs to RTI and keep them there (keep TMS=0)</li>
<li id="9e249fa3">Eventually when Endebug IP is ready, it will set endbg_active=1 (this could happen before the three TAPs reach RTI)</li>
<li id="2f32e6eb">The flop in CLTAP will change its output (endebug_mode from 0 to 1) only when the three TAPs are in RTI
<ul>
<li id="913e0f5d">This will switch all muxes, including the TCK. This will not cause any issues even if the clocks are not in-sync, since holding TMS=0 keeps the TAPs in RTI and so they swill not change state.</li>
</ul></li>
<li id="3a01eccc">At this point, endbg_active = 1 and endebug_mode = 1. The Base TAP is still under control of the main JTAG port, and the Primary TAP is under control of the Endebug IP.</li>
</ol>
</div>
<div class="section level4" id="exiting-endebug">
<h4><span class="header-section-number">3.11.6.2</span> Exiting Endebug</h4>
<p id="6c14f0f4">When the user or the external tool needs to stop an endebug session, it is assumed that the CLTAP is operating in Endebug mode. Please refer to the diagram above. The following is the flow to use:</p>
<ol style="list-style-type: decimal">
<li id="aaecf23c">Start in Endebug Mode (endbg_active = 1, endebug_mode = 1)</li>
<li id="d97ac3d1">Write to the Endebug TDR to end Endebug mode with the Base TAP (through main JTAG port)</li>
<li id="62aa8e7a">While Endebug IP stops the process, bring the Base TAP to RTI and keep it there (keep TMS=0)</li>
<li id="9f54afd8">The FSM in Endebug IP will bring the Primary TAP to RTI (keep TMS=0)</li>
<li id="c8ed5154">Eventually when Endebug IP is done through its process to stop the Endebug session, it will set endbg_active=0 (this could happen before the 2 TAPs reach RTI)</li>
<li id="8ff98233">The flop in CLTAP will change its output (endebug_mode from 1 to 0) only when the two TAPs are in RTI
<ul>
<li id="158a3ebb">This will switch all muxes, including the TCK. This will not cause any issues even if the clocks are not in-sync, since holding TMS=0 keeps the TAPs in RTI and so they swill not change state.</li>
</ul></li>
<li id="d1f9b750">At this point, endbg_active = 0 and endebug_mode = 0. Both the Base TAP and Primary TAP are under control of the main JTAG port.</li>
</ol>
</div>
</div>
<div class="section level3" id="tdr-allocations-in-cltap">
<h3><span class="header-section-number">3.11.7</span> TDR allocations in CLTAP</h3>
<p id="aa63ab6f">As shown in the diagram above, all TDRs in the CLTAP are grouped in three groups: Base, Endebug and Primary.</p>
<ul>
<li id="6e4ca828">Base TDRs: These should be accessible by external customers even when not in an Endebug session, such as IDCODE, Bypass, Bscan instructions, etc. They are typically a subset of the "green" TDRs as described in DPT 1.0 terminology (atlthough as will be described below, this classification can be changed if needed). They are not "covered" by Endebug, which means that during an Endebug session, data directed to these TDRs (opcode and TDR data) does not need to be encrypted.</li>
<li id="a87f1b6b">Endebug TDRs: These are also accessible by external custumers without Endebug, but reside in the Endebug IP. They include all TDRs used for configuring Endebug before starting a session. They also include the TDRs that contain the "data payload" to be decrypted/encrypted by Endebug. As for the Base TDRs, their data and opcodes do not need to be encrypted during an Endebug session.</li>
<li id="7f170ab9">Primary TDRs: These are most of the TDRs in CLTAP. Typically they include the rest of the green, all orange and red TDRs (and again, as will be described, this can be changed). Their data (opcodes and DR data) must be encrypted/decrypted during an Endebug session. In that sense, they are "covered by Endebug".</li>
</ul>
<p id="9128d694">The <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p2/CLTAP_IP_HAS.html#opcodes">Table of Opcodes</a> provides the allocation for each register (see column "Under Endebug?"). "Yes" means that the register associated with this opcode is covered by Endebug, so it is located in the Primary TAP. "No" means that it is not covered by Endebug, so it is located in the Base TAP. "Both" means that it is in both the Base and the Primary TAPs. These are the default allocations provided in the CLTAP IP, but except for the registers marked as "(fixed)" next to its allocation, any register can be re-allocated by the customer if needed. The registers marked as "fixed" are hard-coded and cannot be moved. For example, the TDR associated with opcode IJTAG_NW is allocated to the Primary group (covered by Endebug) because customers typically should not have access to this opcode except when running under Endebug. However, a customer can move it to the "Base" if needed and justified, thereby allowing the customer to use thus opcode when not in Endebug mode. Please note also that IDCODE and BYPASS are allocated to both Base and Primary. This is because during post-silicon debug, while in an Endebug session, it is sometimes useful to first access these opcodes on the Base TAP and then in the Primary TAP (using encrypted data), and compare the TDOs to confirm that the Endebug path functions as expected.</p>
<p id="2af234e0">Please note as well that the TAP Clock (TCK) generated by CLTAP to the entire TAP network is the "muxed" version of TCK. Therefore, while in normal mode, that clock is the same as the TCK from the main JTAG port. However while in Endebug mode, that clock is generated by the FSM in Endebug IP.</p>
<p id="c006c204">Any user-defined opcode will default to its register allocated to "Primary". This can be changed if needed in the RDL file. Users can only specify if a TDR should be "under Endebug" or "not under Endebug". Users cannot allocate a TDR to both TAPs.</p>
</div>
</div>
<div class="section level2" id="remote-tdr-module">
<h2><span class="header-section-number">3.12</span> Remote TDR Module</h2>
<p id="2e2e2866">A "Remote TDR" (rTDR) module is provided as part of the CLTAP IP, which the user can use to build the set of remote TDRs needed for the specific product. Each section below will describe the four types of rTDRs provided: Read-Write, Read-Write Volatile, Read-only, Read-only Volatile, and Write-only.</p>
<div class="section level3" id="read-write-rtdr">
<h3><span class="header-section-number">3.12.1</span> Read-Write rTDR</h3>
<p id="33d7719a">The "read-Write" rTDR allows to shift, read and write parallel data.The captured data is the data that is present on the parallel output register.</p>
<div style="width: 700px">
<div class="figure" id="figure-read-write-rtdr-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/rTDR.vsdx_RW_1c4c4.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/rTDR.vsdx_RW_1c4c4.svg" style="width: 700px"/></a><p class="caption" id="24f91dd5">Read-Write rTDR (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/rTDR.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level3" id="read-write-volatile-rtdr">
<h3><span class="header-section-number">3.12.2</span> Read-Write Volatile rTDR</h3>
<p id="96bf2c98">The "read-Write Volatile" rTDR allows to shift, read and write parallel data. The data captured is from the observed logic (functional or test data), to be shifted out.</p>
<div style="width: 700px">
<div class="figure" id="figure-read-write-volatile-rtdr-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/rTDR.vsdx_RW_V_1c4c4.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/rTDR.vsdx_RW_V_1c4c4.svg" style="width: 700px"/></a><p class="caption" id="29937395">Read-Write Volatile rTDR (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/rTDR.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level3" id="read-only-and-read-only-volatile-rtdr">
<h3><span class="header-section-number">3.12.3</span> Read-only and Read-only Volatile rTDR</h3>
<p id="02f5b4c4">The "read-Only" rTDR allows to shift and read parallel data, but it does not allow to update the data in the shift register onto a parallel output. The "Read-only Volatile" rTDR is identical. The usage of both flavors (volatile and non-volatile) is to capture parallel data then shift it out.</p>
<div style="width: 700px">
<div class="figure" id="figure-read-only-and-read-only-volatile-rtdr-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/rTDR.vsdx_RO_1c4c4.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/rTDR.vsdx_RO_1c4c4.svg" style="width: 700px"/></a><p class="caption" id="714c5b01">Read-only and Read-only Volatile rTDR (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/rTDR.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level3" id="write-only-rtdr">
<h3><span class="header-section-number">3.12.4</span> Write-only rTDR</h3>
<p id="a0eca48c">The "Write-Only" rTDR allows to shift and write parallel data, but it does not allow to capture new parallel data.</p>
<blockquote>
<p id="e625c19f"><strong>NOTE:</strong></p>
<p id="809e67e0">Although Write-only rTDRs are provided, their use is not recommended because they often cause issues during post-silicon debug, where multiple tools are often used in conjunction. Each tool is unaware of what other tools have previously shifted in the network. This results in tools corrupting each other's values. Being able to read the current value of a TDR is crucial.</p>
</blockquote>
<div style="width: 500px">
<div class="figure" id="figure-write-only-volatile-rtdr-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/rTDR.vsdx_WO_1c4c4.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/rTDR.vsdx_WO_1c4c4.svg" style="width: 500px"/></a><p class="caption" id="84519433">Write-only Volatile rTDR (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/rTDR.vsdx">source</a>)</p></div>
</div>
</div>
</div>
<div class="section level2" id="uniquification-of-module-names">
<h2><span class="header-section-number">3.13</span> Uniquification of Module Names</h2>
<p id="7d80b5f8">The TFM used to generate the logic for this IP ensures uniquification of the module names. The user does not need to use any other script to perform uniquification of each module generated. The syntax for the module names is as follows:</p>
<p id="c04f4ebf">Module[% tap_name %]<em>[% IjtagNum %]</em>[% TapNum]</p>
<p id="2ae410c7">Where: <br/></p>
<ul>
<li id="979d220a">Module[% tap_name %]: Name of the IP generated. Can be "cltap", "nwip" or "tap"</li>
<li id="013d80db">[% IjtagNum %]: Number of iJTAG ports</li>
<li id="fc30a1f7">[% TapNum]: Number of TAP ports</li>
</ul>
<p id="b4384283">An example of a generated module would be: <br/> nwip_4_3: A Network IP module named "nwip" with 4 iJTAG ports and 3 TAP ports.</p>
</div>
<div class="section level2" id="repeaters-and-retimers">
<h2><span class="header-section-number">3.14</span> Repeaters and Retimers</h2>
<p id="27365087">Included with the CLTAP IP are repeater and retimer modules. These are to be used for improving timing of the signals between CLTAP, NWIPs and TAPs on the TDI and TDO signals. There are two types of repeaters: Positive-Edge repeaters and Negative-Edge repeaters. There are also two types of retimers: Positive retimers (posret) and Negative retimers (negret). All repeaters and retimers have an "enable" signal so the flops can be bypassed if desired.</p>
<p id="5d5cff1a">Please see the section on <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_tapnw/tap3p0_rtl1p2/TAP_Network_IP_HAS.html#repeaters-and-retimers">Repeaters and Retimers in NWIP HAS</a> for details on this circuit and for more information on the usage of repeaters and retimers in TAP3.0.</p>
<div class="section level3" id="neg-edge-repeaters">
<h3><span class="header-section-number">3.14.1</span> Neg-Edge repeaters</h3>
<p id="82743695">negedgerep repeaters are made of a positive-edge flop followed by a negative-edge flop (see below).</p>
<div style="width: 500px">
<div class="figure" id="figure-negative-edge-repeater-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/repeaters.vsdx_negedgerep_7bcba.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/repeaters.vsdx_negedgerep_7bcba.svg" style="width: 500px"/></a><p class="caption" id="855f40c4">Negative-Edge Repeater (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/repeaters.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level3" id="pos-edge-repeaters">
<h3><span class="header-section-number">3.14.2</span> Pos-Edge repeaters</h3>
<p id="2155bf4f">posedgerep repeaters are made of a negative-edge flop followed by a positive-edge flop (see below).</p>
<div style="width: 500px">
<div class="figure" id="figure-positive-edge-repeater-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/repeaters.vsdx_posedgerep_7bcba.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/repeaters.vsdx_posedgerep_7bcba.svg" style="width: 500px"/></a><p class="caption" id="218194a1">Positive-Edge Repeater (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/repeaters.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level3" id="positive-retimers">
<h3><span class="header-section-number">3.14.3</span> Positive retimers</h3>
<p id="a5f8bb73">Posret retimers are a single stage of positive-edge flop (see below). They should be used on paths driven by a negative-edge flop where the output needs to be clocked on the positive edge.</p>
<div style="width: 500px">
<div class="figure" id="figure-positive-retimer-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/repeaters.vsdx_retimer_pos_7bcba.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/repeaters.vsdx_retimer_pos_7bcba.svg" style="width: 500px"/></a><p class="caption" id="0bd99792">Positive Retimer (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/repeaters.vsdx">source</a>)</p></div>
</div>
</div>
<div class="section level3" id="negative-retimers">
<h3><span class="header-section-number">3.14.4</span> Negative retimers</h3>
<p id="ac127250">Negret retimers are a single stage of negative-edge flop (see below). They should be used on paths driven by a positive-edge flop where the output needs to be clocked on the negative edge.</p>
<div style="width: 500px">
<div class="figure" id="figure-negative-retimer-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/repeaters.vsdx_retimer_neg_7bcba.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/repeaters.vsdx_retimer_neg_7bcba.svg" style="width: 500px"/></a><p class="caption" id="1d8eafea">Negative Retimer (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/repeaters.vsdx">source</a>)</p></div>
</div>
</div>
</div>
<div class="section level2" id="parameters">
<h2><span class="header-section-number">3.15</span> Parameters</h2>
<p id="ae1f6c7e">This section describes the parameters that should be set in the template for the CLTAP IP.</p>
<div class="table" id="table-parameters-for-the-cltap-ip">
<p class="table_caption" id="9dbff2b9">
<b>Parameters for the CLTAP IP</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>                      Parameter Name           PERL Name         UDP Name Applies to                       Range Default                                                                                                                                                                                                                                                      Description
           TDO retime latch polarity                 NaN       TdoPosEdge    addrmap                  true/false   False                                                                                                                                                                               When set to False, the retiming latch on TDO output will be on negative clock edge
                         IP is CLTAP           $IS_CLTAP              NaN        RDL                         0/1       0                                                                                                                                                                                                              When set to 1, the IP is the main CLTAP on the SOC.
                   IP includes BScan           $IS_BSCAN              NaN        RDL                         0/1       0                                                                                                                                                                                     When set to 1, the IP incorporates the BScan controller and BScan interface.
                 CLTAP supports NWIP           $IS_TAPNW              NaN        RDL                         0/1       0                                                                                                                                                                                               When set to 1, the CLTAP will have the interface for a NWIP child.
      CLTAP supports iJTAG Broadcast           $IS_BCAST              NaN        RDL                         0/1       0                                                                                                                                                                            When set to 1, the CLTAP will include logic and interface to support iJTAG Broadcast.
CLTAP supports external Port Masters           $EXT_MSTR              NaN        RDL                         0/1       0                                                                                                                                                                      When set to 1, the CLTAP includes the logic and interface to support external port masters.
     Number of external Port Masters       $EXT_MSTR_NUM              NaN        RDL                         &gt;=0       0                                                                                                                                                                                                                                 Number of external port masters.
           Instruction register size            $IR_SIZE              NaN        RDL                         &gt;=2       8                                                                                                                                                                                                                                 Size of the instruction register
          Reset Value of IR Register     $IR_RESET_VALUE              NaN        RDL          0 to 2^(IR_Size)-1       2                                                                                                                                                                                                             Reset value of IR register. The default is 0...0010.
                 Shared TDR Controls $SHARED_TDR_CONTROL              NaN        RDL                         0/1       1 When set to 1, the control signals to the rTDRs on CLTAP are shared (i.e. a single set of control signals is used for all rTDRs, as opposed to having one separate set of control signals per rTDR. The selection is done through the "user_ijtag_select" pins).
                  TAP Network opcode      $TAP_NW_OPCODE              NaN        RDL                         Any     NaN                                                                                                                                                                                                                    Value of the opcode to access the TAP network
                    Broadcast opcode $TAP_NW_BCST_OPCODE              NaN        RDL                         Any     NaN                                                                                                                                                                                        Value of the opcode to enable the broadcast mode for NWIPs and iJTAG IPs.
                TAPNW Control opcode $TAP_NW_CTRL_OPCODE              NaN        RDL                         Any     NaN                                                                                                                                                                             Value of the opcode to access the TAPNW_CTRL register. See Opcode table for details.
                 TAPNW Enable opcode   $TAP_NW_EN_OPCODE              NaN        RDL                         Any     NaN                                                                                                                                                                               Value of the opcode to access the TAPNW_EN register. See Opcode table for details.
                CLTAP Security Level                 TBD TapSecurityLevel    addrmap SECURE_&lt;GREEN, ORANGE, RED&gt;     NaN                                                                                                                                                                                                                              Security access level for the CLTAP</pre>
</div>
<p id="29bc0f0e">Notes:</p>
<ul>
<li id="06c4dda8">All values are in decimal, except where explicitly specified.</li>
<li id="d9c22c58">*: Not finalized, needs revisions.</li>
</ul>
</div>
</div>
<div class="section level1" id="interfaces">
<h1><span class="header-section-number">4</span> Interfaces</h1>
<!-- add a table to say which signals are multi-cycle, single-cycle, half-cycle, etc. -->
<blockquote>
<p id="20d765ec"><strong>NOTE:</strong></p>
<p id="6dd1f2c0">The suffix "_b" on a signal name indicates that it is active-low.</p>
</blockquote>
<div class="section level2" id="ip-interface-signal-list">
<h2><span class="header-section-number">4.1</span> IP Interface Signal List</h2>
<div class="section level3" id="cltap-interface">
<h3><span class="header-section-number">4.1.1</span> CLTAP Interface</h3>
<div class="table" id="table-cltap-interface-signals">
<p class="table_caption" id="998330af">
<b>CLTAP Interface Signals</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>Signal Name (defaults) Signal Name (parameterized) Note    Width Direction   Type Reset value                To/From Uses Bscan Chain or Action                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Description
                   tck                         NaN  NaN        1        in  clock         NaN      Primary JTAG port                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      TAP Clock
                   tdi                         NaN  NaN        1        in signal         NaN      Primary JTAG port                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Test Data Input
                   tdo                         NaN  NaN        1       out signal  Don't care      Primary JTAG port                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Test Data Output
                tdo_en                         NaN  NaN        1       out signal           0      Primary JTAG port                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Enable for test Data Output
                   tms                         NaN  NaN        1        in signal         NaN      Primary JTAG port                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     TMS from primary JTAG port
                trst_b                         NaN  NaN        1        in signal         NaN      Primary JTAG port                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Primary TAP reset
             powergood                         NaN  NaN        1        in signal         NaN      Primary JTAG port                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            IP powergood signal
        powergood_sync                         NaN  NaN        1       out signal           0        All NWIPs, TAPS                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Synchronized version of the global powergood
            secure_red                         NaN    3        1        in signal         NaN      DFx Secure Plugin                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Decoded DFx Secure Signals for DPT1.0
         secure_orange                         NaN    3        1        in signal         NaN      DFx Secure Plugin                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Decoded DFx Secure Signals for DPT1.0
          secure_green                         NaN    3        1        in signal         NaN      DFx Secure Plugin                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Decoded DFx Secure Signals for DPT1.0
              secure_a                         NaN    3        1        in signal         NaN      DFx Secure Plugin                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Decoded DFx Secure Signals for DPT2.0
              secure_b                         NaN    3        1        in signal         NaN      DFx Secure Plugin                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Decoded DFx Secure Signals for DPT2.0
              secure_c                         NaN    3        1        in signal         NaN      DFx Secure Plugin                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Decoded DFx Secure Signals for DPT2.0
              secure_d                         NaN    3        1        in signal         NaN      DFx Secure Plugin                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Decoded DFx Secure Signals for DPT2.0
              secure_e                         NaN    3        1        in signal         NaN      DFx Secure Plugin                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Decoded DFx Secure Signals for DPT2.0
              secure_f                         NaN    3        1        in signal         NaN      DFx Secure Plugin                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Decoded DFx Secure Signals for DPT2.0
              secure_g                         NaN    3        1        in signal         NaN      DFx Secure Plugin                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Decoded DFx Secure Signals for DPT2.0
              secure_h                         NaN    3        1        in signal         NaN      DFx Secure Plugin                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Decoded DFx Secure Signals for DPT2.0
              secure_z                         NaN    3        1        in signal         NaN      DFx Secure Plugin                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Decoded DFx Secure Signals for DPT2.0
            trst_b_out                         NaN  NaN        1       out signal           0              All NWIPs                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Reset generated by the CLTAP for all TAP children
              ijtag_si            &lt;opcode_name&gt;_si    1        1       out signal           0             RTDR/iJTAG                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          SI to rTDR or iJTAG chains directly attached to CLTAP
         user_ijtag_so            &lt;opcode_name&gt;_so    1        1        in signal         NaN             RTDR/iJTAG                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        SO from rTDR or iJTAG chains directly attached to CLTAP
     user_ijtag_select        &lt;opcode_name&gt;_select    1        1       out signal           0             RTDR/iJTAG                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Select to rTDR or iJTAG chains directly attached to CLTAP
         ijtag_capture       &lt;opcode_name&gt;_capture    1        1       out signal           0             RTDR/iJTAG                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Capture to rTDR or iJTAG chains directly attached to CLTAP
           ijtag_shift         &lt;opcode_name&gt;_shift    1        1       out signal           0             RTDR/iJTAG                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Shift to rTDR or iJTAG chains directly attached to CLTAP
          ijtag_update        &lt;opcode_name&gt;_update    1        1       out signal           0             RTDR/iJTAG                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Update to rTDR or iJTAG chains directly attached to CLTAP
             ijtag_tck           &lt;opcode_name&gt;_tck    1        1       out  clock         NaN             RTDR/iJTAG                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Tap Clock to the Remote and iJTAG registers
         ijtag_reset_b       &lt;opcode_name&gt;_reset_b 1, 7        1       out signal           1 RTDR/iJTAG, Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Tap reset to the Remote and iJTAG registers. That pin is also sent out as "ijtag_reset_b" to the first level of NWIP.
  ijtag_nw_bcst_select                         NaN  NaN        1       out signal           0             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Enables the broadcast mode for ijtag-based IPs and NWIPs
       ijtag_nw_select                         NaN  NaN        1       out signal           0             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Enables the selection of the Network IP block
      ijtag_nw_capture                         NaN    2        1       out signal           0             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Capture for ijtag-based IPs, bscan and rTDRs
        ijtag_nw_shift                         NaN    2        1       out signal           0             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Shift for ijtag-based IPs, bscan and rTDRs
       ijtag_nw_update                         NaN    2        1       out signal           0             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Update for ijtag-based IPs, bscan and rTDRs
           ijtag_nw_si                         NaN  NaN        1       out signal           0             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Shift-out to the ijtag network
          ijtag_nw _so                         NaN  NaN        1        in signal         NaN             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Shift-in from the ijtag network
           tdi_tdo_rpt                         NaN  NaN        1       out signal           0             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Enables the flop repeater on tdo
               tap_tck                         NaN  NaN        1       out  clock         NaN             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  TAP clock driven globally to all network IPs.
               tap_tdi                         NaN  NaN        1       out signal           0             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Driven globally by CLTAP to all NWIPs
               tap_tdo                         NaN  NaN        1        in signal         NaN             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Driven to CLTAP from the tdo of jtag network, through the NWIP tree
               tap_tms                         NaN  NaN        1       out signal           0             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    tms output for jtag network
    tap_tms_park_value                         NaN  NaN        1       out signal           0             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Park value of TMS set through TDR in CLTAP
               tap_sel                         NaN  NaN        1        in signal         NaN             Network IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Indicates that at least one jtag-based IP has been selected on the network
                d6init                         NaN    4        1       out signal           0          Bscan Network                     Action                                                                                                                                                                                                                                                                                                                                                                                                                                 Decoded instruction for 1149.6 (applies to AC IOs). It generates a pulse to initiate the IP and place boundary-scan cells into the 1149.6 AC mode when the instructions extest_train or extest_pulse are used.
              d6init_b                         NaN    4        1       out signal           1          Bscan Network                     Action                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Inverted version of d6init.
              d6select                         NaN    4        1       out signal           0          Bscan Network                     Action                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Decoded instruction for 1149.6 (applies to AC IOs). Indicates that either extest_train or extest_pulse is used.
           d6actestsig                         NaN    4        1       out signal           0          Bscan Network                     Action                                                                                                                                                                                                                                                                                                                                                                                                                                        Decoded instruction for 1149.6 (applies to AC IOs). This is the toggling/pulsing signal that should be routed to all 1149.6-compliant IOs, and which will be used during Extest Train and Extest Pulse.
         d6actestsig_b                         NaN    4        1       out signal           1          Bscan Network                     Action                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Inverted version of d6actestsig.
          clamp_select                         NaN    4        1       out signal           0          Bscan Network                     Action                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Clamp decoded instruction
         bscan_extogen                         NaN    4        1       out signal           0          Bscan Network                BScan Chain                                                                                                                                                                                                                                                                                                                                                                                                                                          Extest Toggle decoded instruction. This version of extest toggle includes a "sticky" TDR, meaning that if the TDR is set, the mode remains active even after a different instruction has been loaded.
    bscan_extesttoggle                         NaN    4        1       out signal           0          Bscan Network                BScan Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 This version of extest toggle is not sticky. We may drop one of the two versions of extest toggle pins. Decision is still TBD.
     runbist_en_select                         NaN  NaN        1       out signal           0          Bscan Network                     Action                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            BScan Runbist enable to all I/O IPs
          highz_select                         NaN    4        1       out signal           0          Bscan Network                     Action                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    HighZ enable to all I/O IPs
          bscan_intest                         NaN    4        1       out signal           0          Bscan Network                BScan Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Same as bscan_intest_mode, except that this one has an additional flopping stage.
            bscan_mode                         NaN    4        1       out signal           0          Bscan Network                    Logical                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           This signal is asserted during any bscan operation (any instruction, any access to the bscan chain).
           bscan_tx_en                         NaN    4        1       out signal           0          Bscan Network                    Logical                                                                                                                                                                                                                                                                                                                                                                                                                     This signal is asserted during those JTAG instructions that require the boundary-scan data registers to take control of the pad outputs. It controls the muxes that select between functional and boundary-scan operation.
            extogsig_b                         NaN    4        1       out signal           1          Bscan Network                     Action                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 This signal provides the toggling signal source when the EXTEST_TOGGLE instruction is enabled.
             bscan_tck                         NaN    4        1       out  clock         NaN          Bscan Network                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     BScan clock to all I/O IPs
              bscan_si                         NaN    4        1       out signal           0          Bscan Network                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  BScan TDI to the first of the chained I/O IPs
              bscan_so                         NaN    4        1        in signal         NaN          Bscan Network                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     BScan TDO from last of the chained I/O IPs
         bscan_capture                         NaN    4        1       out signal           0          Bscan Network                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 BScan capturedr to all I/O IPs
           bscan_shift                         NaN    4        1       out signal           0          Bscan Network                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   BScan shiftdr to all I/O IPs
          bscan_update                         NaN    4        1       out signal           0          Bscan Network                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  BScan updatedr to all I/O IPs
      bscan_update_clk                         NaN    4        1       out signal           0          Bscan Network                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 BScan updatedr_clk to all I/O IPs ("pulsed" version of update)
   tdr_in_RUNBIST_busy                         NaN  NaN        1        in signal         NaN          Bscan Network                        NaN                                                                                                                                                                                                                                                                                                                                                                         This signal is connected to the BistBusy status bit in the RUNBIST register to indicate that the BIST is busy executing self-test operations. If there is more than one BIST then the SoC must logically OR all engines together for an aggregate busy/done indicator.
   tdr_in_RUNBIST_pass                         NaN  NaN        1        in signal         NaN          Bscan Network                        NaN                                                                                                                                                                                                                                                                                                                                                                       This signal is connected to the Bist pass status bit in the RUNBIST register to indicate that the BIST(s) have failed the self-test operations. If there is more than one BIST then the SoC must logically OR all engines together for an aggregate pass/fail indicator.
         bscan_preload                         NaN    4        1       out signal           0          Bscan Network                BScan Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Decoded preload instruction. See Sample/Preload.
    bscan_extest_pulse                         NaN    4        1       out signal           0          Bscan Network                BScan Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Decoded Extest Pulse instruction
    bscan_extest_train                         NaN    4        1       out signal           0          Bscan Network                BScan Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Decoded Extest Train instruction
  bscan_sample_preload                         NaN    4        1       out signal           0          Bscan Network                BScan Chain Decoded Sample/Preload instruction. The SAMPLE/PRELOAD Instruction is used to allow scanning of the boundary-scan register without causing interference to the normal operation of the device. Two functions can be performed by a single instruction. SAMPLE: provides a snapshot of the data on the input and output pins without affecting the normal operation of the device. PRELOAD: provides an initial pattern to be placed into the boundary-scan register cells. This allows initial known data to be present prior to the selection of another boundary-scan test operation. This is a public instruction and public data register.
          bscan_sample                         NaN    4        1       out signal           0          Bscan Network                BScan Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Decoded Sample/Preload instruction. The SAMPLE Instruction provides a snapshot of the data on the input and output pins without affecting the normal operation of the device.
          bscan_extest                         NaN    4        1       out signal           0          Bscan Network                BScan Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Decoded Extest instruction
          bscan_select                         NaN    4        1       out signal           0          Bscan Network                        NaN                                                                                                                                                                                                                                                                                                             Indicates that any one of the BScan instructions that require access to the BScan chain in the IO IP are selected. This signal is intended for use to set up muxes and other logic that allows the boundary-scan register to operate, including during Sample/Preload operation, but not necessarily to actually control the pins.
               ip_wake                         NaN    4 Variable       out signal           0          Bscan Network                         No                                                                                                                                                                                                                                                                                                           IP_Wake is a signal from CLTAP to an IO HIP that "wakes up" the IO HIP in preparation for BScan instructions. Each IO HIP should have its own IP_wake signal. Therefore the width of this bus is project-dependent. This pin is not present by default. The pin will be generated only if the user defines an iTDR for this feature.
            shift_drir                         NaN    5        1        in signal         NaN  CLTAP or parent TAPNW                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "OR" combination of Shift_DR and Shift_IR, used for the TDI and TDO repeaters in NWIPs and between IPs.
      authorized_debug                         NaN  NaN        1        in signal         NaN        Security Plugin                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         Indicates that the part os in "Authorized Debug" mode.
          endbg_active                         NaN    6        1        in signal         NaN             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Indicates that the Endebug mode is active.
             endbg_tdi                         NaN    6        1        in signal         NaN             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Decrypted TDI from Endebug
             endbg_tms                         NaN    6        1        in signal         NaN             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                TMS generated by FSM in Endebug
          endbg_trst_b                         NaN    6        1        in signal         NaN             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         TAP Reset (active low) from Endebug IP
             endbg_tck                         NaN    6        1        in  clock         NaN             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      TAP Clock from Endebug IP
             endbg_tdo                         NaN    6        1       out signal         NaN             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              TDO data from CLTAP to be encrypted in Endebug IP
        endbg_rtdr_tdi                         NaN    6        1       out signal         NaN             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    SI from CLTAP to ENC/DEC TDRs in Endebug IP
        endbg_rtdr_tck                         NaN    6        1       out  clock         NaN             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          TAP clock for the rTDRs in Endebug IP
    endbg_rtdr_capture                         NaN    6        1       out signal           0             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Capture for the rTDRs in Endebug IP
      endbg_rtdr_shift                         NaN    6        1       out signal           0             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Shift for the rTDRs in Endebug IP
     endbg_rtdr_update                         NaN    6        1       out signal           0             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Update for the rTDRs in Endebug IP
     endbg_rtdr_ir_val                         NaN    6        4       out signal         NaN             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Decoded instruction for the rTDRs in Endebug IP
     endbg_rtdr_select                         NaN    6        1       out signal           0             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Select for the rTDRs in Endebug IP
        endbg_rtdr_tdo                         NaN    6        1        in signal         NaN             Endebug IP                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   SO from ENC/DEC rTDRs in Endebug IP to CLTAP
         tapnw_reset_b                         NaN  NaN        1       out signal           1           User defined                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Exported reset used for the tapselect register. The trst_b and TLR-based reset can be masked.
     tdr_out_tapselect                         NaN  NaN        N       out signal           0           TAP children                        NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     TAP select bits for any number of TAP networks attached to CLTAP directly (1 bit for each)</pre>
</div>
<p id="8644d127">Notes:</p>
<ol style="list-style-type: decimal">
<li id="2dbb7487">Listed are the default names for the opcodes fof RTDRs or iJTAG registers that are directly connected to the CLTAP. If the user connects multiple of these on different opcodes, each opcode name will appear as the prefix of the pin name.</li>
<li id="41636240">If the user chooses to use dedicated control signals to specific rTDR/iJTAG registers, separate sets of Capture/Shift/Update pins will be provided for each opcode, with the opcodes added as a prefix in the pin name. If the user chooses to use shared control signals, a single set of Capture/Shift/Update pins will be provided.</li>
<li id="68e7e13f">Access control pins from the secure plugin are dependent on the option selected (set through an RTL parameter) on the CLTAP. If the user selects "DPT1.0", only the red/orange/green pins will be generated on the CLTAP interface. If the option for DPT2.0 is selected, only the a-h and z pins will be generated.</li>
<li id="59e4491a">If the RTL parameter <!-- *** What is the name of the parameter? --> to disable BScan on CLTAP is set, all BScan interface pins will not be generated.</li>
<li id="b8ef5ad4">This pin is not on release 1.1. It will be implemented on release 1.2 of the IP.</li>
<li id="5c661805">If the Endebug feature is disabled through RTL parameter, all related pins will not be generated on the CLTAP pin interface.</li>
<li id="81e26fd6">This reset signal is generated as "ijtag_reset_b" for the first level of NWIP, and is also generated as a parameterized pin as <opcode>_reset_b for the local RTDR and iJTAG TDRs. For these registers (RTDR and iJTAG registers), the reset will be generated from either the TLR state of the FSM, or from the powergood sync cell in CLTAP. This is an option for the user which can be customized per opcode.</opcode></li>
</ol>
</div>
<div class="section level3" id="bscan_bypass-interface">
<h3><span class="header-section-number">4.1.2</span> BScan_Bypass Interface</h3>
<div class="table" id="table-bscan_bypass-interface-signals">
<p class="table_caption" id="76b65dad">
<b>BScan_Bypass Interface Signals</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>Signal Name (defaults)  Signal Name (parameterized)  Note  Width Direction   Type  Reset Value              To/From                                                                                             Description
              bscan_si                          NaN   NaN      1        in signal          NaN Previous customer IP                                                                       tdo from the previous customer IP
                 ip_si                          NaN   NaN      1       out signal          0.0  Current customer IP                                                                          tdi to the current customer IP
                 ip_so                          NaN   NaN      1        in signal          NaN  Current customer IP                                                                        tdo from the current customer IP
              bscan_so                          NaN   NaN      1       out signal          0.0     Next customer IP                                                       tdo data gling to the tdi of the next customer IP
              ijtag_si                          NaN   NaN      1        in signal          NaN                CLTAP                                                                      Input scan data for the remote TDR
              ijtag_so                          NaN   NaN      1       out signal          0.0                CLTAP                                                                     Output scan data for the remote TDR
          ijtag_select                          NaN   NaN      1        in signal          NaN                CLTAP                                                                               Select for the remote TDR
         ijtag_capture                          NaN   NaN      1        in signal          NaN                CLTAP                                                                              Capture for the remote TDR
           ijtag_shift                          NaN   NaN      1        in signal          NaN                CLTAP                                                                                Shift for the remote TDR
          ijtag_update                          NaN   NaN      1        in signal          NaN                CLTAP                                                                               Update for the remote TDR
             ijtag_tck                          NaN   NaN      1        in  clock          NaN                CLTAP                                                                           Tap clock for the remote TDR.
         ijtag_reset_b                          NaN   NaN      1        in signal          NaN                CLTAP                                                                                Reset for the remote TDR
          bscan_tck_in                          NaN   NaN      1        in  clock          NaN                CLTAP                                                                                         BScan TAP Clock
       force_ip_bypass                          NaN   NaN      1        in signal          NaN                Fuses When set, this forces the bypassing of the current IP. This optional signal can be controlled by fuses.
             d6init_in                          NaN   NaN      1        in signal          NaN                CLTAP                                                                    BScan decoded instruction from CLTAP
           d6init_b_in                          NaN   NaN      1        in signal          NaN                CLTAP                                                                      Inverted version of d6actestsig_in
           d6select_in                          NaN   NaN      1        in signal          NaN                CLTAP                                                                    BScan decoded instruction from CLTAP
        d6actestsig_in                          NaN   NaN      1        in signal          NaN                CLTAP                                                                    BScan decoded instruction from CLTAP
      d6actestsig_b_in                          NaN   NaN      1        in signal          NaN                CLTAP                                                                           Inverted version of d6init_in
       clamp_select_in                          NaN   NaN      1        in signal          NaN                CLTAP                                                                    BScan decoded instruction from CLTAP
      bscan_capture_in                          NaN   NaN      1        in signal          NaN                CLTAP                                                                                BScan Capture from CLTAP
        bscan_shift_in                          NaN   NaN      1        in signal          NaN                CLTAP                                                                                  BScan Shift from CLTAP
       bscan_update_in                          NaN   NaN      1        in signal          NaN                CLTAP                                                                                 BScan Update from CLTAP
   bscan_update_clk_in                          NaN   NaN      1        in signal          NaN                CLTAP                                              BScan updatedr_clk from CLTAP ("pulsed" version of update)
       highz_select_in                          NaN   NaN      1        in signal          NaN                CLTAP                                                                    BScan decoded instruction from CLTAP
       bscan_intest_in                          NaN   NaN      1        in signal          NaN                CLTAP                                                                    BScan decoded instruction from CLTAP
        bscan_tx_en_in                          NaN   NaN      1        in signal          NaN                CLTAP                                        Signal from CLTAP to override IO Tx driver input with BScan data
       bscan_select_in                          NaN   NaN      1        in signal          NaN                CLTAP                                                                        BScan chain selection from CLTAP
         bscan_mode_in                          NaN   NaN      1        in signal          NaN                CLTAP                                                                                   BScan mode from CLTAP
            d6init_out                          NaN   NaN      1       out signal          0.0  Current customer IP                                                                    BScan decoded instruction from CLTAP
          d6init_b_out                          NaN   NaN      1       out signal          1.0  Current customer IP                                                                          Inverted version of d6init_out
          d6select_out                          NaN   NaN      1       out signal          0.0  Current customer IP                                                                      BScan decoded instruction to IO IP
       d6actestsig_out                          NaN   NaN      1       out signal          0.0  Current customer IP                                                                      BScan decoded instruction to IO IP
     d6actestsig_b_out                          NaN   NaN      1       out signal          1.0  Current customer IP                                                                     Inverted version of d6actestsig_out
      clamp_select_out                          NaN   NaN      1       out signal          0.0  Current customer IP                                                                      BScan decoded instruction to IO IP
      highz_select_out                          NaN   NaN      1       out signal          0.0  Current customer IP                                                                      BScan decoded instruction to IO IP
      bscan_intest_out                          NaN   NaN      1       out signal          0.0  Current customer IP                                                                      BScan decoded instruction to IO IP
       bscan_tx_en_out                          NaN   NaN      1       out signal          0.0  Current customer IP                                          Signal to IO IP to override IO Tx driver input with BScan data
      bscan_select_out                          NaN   NaN      1       out signal          0.0  Current customer IP                                                                          BScan chain selection to IO IP
        bscan_mode_out                          NaN   NaN      1       out signal          0.0  Current customer IP                                                                                     BScan mode to IO IP
     bscan_capture_out                          NaN   NaN      1       out signal          0.0  Current customer IP                                                                                  BScan Capture to IO IP
       bscan_shift_out                          NaN   NaN      1       out signal          0.0  Current customer IP                                                                                    BScan Shift to IO IP
      bscan_update_out                          NaN   NaN      1       out signal          0.0  Current customer IP                                                                                   BScan Update to IO IP
  bscan_update_clk_out                          NaN   NaN      1       out signal          0.0  Current customer IP                                                BScan updatedr_clk to IO IP ("pulsed" version of update)
         bscan_tck_out                          NaN   NaN      1       out  clock          0.0  Current customer IP                                                                                         BScan TAP clock</pre>
</div>
</div>
<div class="section level3" id="mapping-of-legacy-bscan-signals-to-tap3.0-bscan-signals">
<h3><span class="header-section-number">4.1.3</span> Mapping of legacy BScan signals to TAP3.0 BScan Signals</h3>
<p id="9957e052">The table below lists the signals for which the names changed significantly from legacy TAP IPs to the new TAP3.0 TAP architecture.</p>
<div class="table" id="table-mapping-of-old-vs-tap3-0-bscan-signals">
<p class="table_caption" id="bc23d706">
<b>Mapping of old vs TAP3.0 BScan signals</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/BScan_legacy_tap3p0_mapping.xlsx">source</a>)
</p>
<pre>Legacy CLTAP Interface to Intel IPs TAP3.0 CLTAP Interface                                                                                                                                                                                                                                                                                                                                                                                                                                                         Description
                     fbscan_chainen             bscan_mode                                                                        This signal is asserted during any bscan operation (any instruction, any access to the bscan chain). It is used in the IO IP TAP to control the mux that selects between CLTAP and local TAP for all instructions, capture/shift/select, etc. It is asserted by any of the bscan instructions: Samplepre , preload, clamp, highz, extest, intest, extest_train, extest_pulse, extest_toggle.
                                NaN           bscan_select Indicates that any one of the BScan instructions that require access to the BScan chain in the IO IP are selected. This signal is intended for use to set up muxes and other logic that allows the boundary-scan register to operate, including during Sample/Preload operation, but not necessarily to actually control the pins. It is asserted by any of the bscan instructions: Samplepre , preload, extest, intest, extest_train, extest_pulse, extest_toggle.
                 fbscan_intest_mode    bscan_intest_select              The INTEST instruction allows static (slow-speed) testing of the on-chip system logic, with each test pattern and response being shifted through the boundary-scan register. The INTEST instruction requires that the on-chip system logic to be operated in a single-step mode, where the circuitry moves one step forward in its operation each time shifting of the boundary-scan register is completed. This is rarely used but available to SoCs.
                        fbscan_mode            bscan_tx_en                                                                                                                                                                                                                    This signal is asserted during those JTAG instructions that actually require the boundary-scan data registers to take control of the pins as output the boundary-scan register muxes that select between functional and boundary-scan operation.
                         fbscan_tdi               bscan_si                                                                                                                                                                                                                                                                                                                                                                                                                       BScan TDI to the first of the chained I/O IPs
                         abscan_tdo               bscan_so                                                                                                                                                                                                                                                                                                                                                                                                                          BScan TDO from last of the chained I/O IPs</pre>
</div>
</div>
<div class="section level3" id="remote-tdr-interface">
<h3><span class="header-section-number">4.1.4</span> Remote TDR Interface</h3>
<div class="table" id="table-remote-tdr-interface-signals">
<p class="table_caption" id="2444241a">
<b>Remote TDR Interface Signals</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>Signal Name (defaults)  Signal Name (parameterized)  Note Width Direction   Type  Reset Value                    To/From                                                Description
                   tdi                          NaN   NaN     1        in signal          NaN                        TAP                            tdi from the CLTAP or local TAP
                   tdo                          NaN   NaN     1       out signal          0.0                        TAP                              tdo to the CLTAP or local TAP
                select                          NaN   NaN     1        in signal          NaN                        TAP                                  Select for the remote TDR
               capture                          NaN   2.0     1        in signal          NaN                        TAP                                 Capture for the remote TDR
                 shift                          NaN   NaN     1        in signal          NaN                        TAP                                   Shift for the remote TDR
                update                          NaN   1.0     1        in signal          NaN                        TAP                                  Update for the remote TDR
                   tck                          NaN   NaN     1        in  clock          NaN Primary JTAG port (global)                              Tap clock for the remote TDR.
               reset_b                          NaN   NaN     1        in signal          NaN                      CLTAP                                   Reset for the remote TDR
 parallel_capture_data                          NaN   2.0     N        in signal          NaN                Local logic Data from the user's application that needs to be captured
  parallel_update_data                          NaN   1.0     N       out signal          0.0                Local logic    Data to the user's application that needs to be updated</pre>
</div>
<p id="cdf9c720">Notes:</p>
<ol style="list-style-type: decimal">
<li id="3f92d7d8">These signals are not present on the "Read-only" and "Read-only Volatile" flavors of rTDR.</li>
<li id="497a41fe">These signals are not present on the "Write-only" flavors of rTDR.</li>
</ol>
</div>
<div class="section level3" id="repeaters">
<h3><span class="header-section-number">4.1.5</span> Repeaters</h3>
<p id="ddc2d55b">The interface is the same for both the posneg and negpos repeaters.</p>
<div class="table" id="table-repeater-interface-signals">
<p class="table_caption" id="6a014be9">
<b>Repeater Interface Signals</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>Signal Name (defaults)  Signal Name (parameterized)  Note  Width Direction   Type  Reset Value              To/From                                                                      Description
                    in                          NaN   NaN      1        in signal          NaN         User-defined                                                            Input of the repeater
                   out                          NaN   NaN      1       out signal          0.0         user-defined                                                           Output of the repeater
                 clock                          NaN   NaN      1        in  clock          NaN         user-defined                                                            Clock of the repeater
                enable                          NaN   NaN      1        in signal          NaN         user_defined When set to 1, the repeater is enabled. When set to 0, the repeater is bypassed.
            shift_drir                          NaN   NaN      1        in signal          NaN CLTAP or parent NWIP                                        "OR" combination of Shift_DR and Shift_IR</pre>
</div>
</div>
</div>
<div class="section level2" id="functional-signals">
<h2><span class="header-section-number">4.2</span> Functional Signals</h2>
<p id="2eb57ece">Not applicable to this IP.</p>
</div>
<div class="section level2" id="power-resets-and-firewalls">
<h2><span class="header-section-number">4.3</span> Power, Resets, and Firewalls</h2>
<div class="table" id="table-signals-for-power-resets-and-firewalls"><p class="table_caption" id="9f826432">Signals for Power, Resets, and Firewalls</p><pre>          0         1    2           3
Signal Name Direction Type Description
        TBD       TBD  TBD         TBD
        NaN       NaN  NaN         NaN
        NaN       NaN  NaN         NaN</pre></div>
</div>
<div class="section level2" id="clocks">
<h2><span class="header-section-number">4.4</span> Clocks</h2>
<p id="9febe703">Please see the <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p2/CLTAP_IP_HAS.html#interfaces">IP interface table</a>.</p>
</div>
<div class="section level2" id="dfx">
<h2><span class="header-section-number">4.5</span> DFx</h2>
<p id="16082b73">This is not applicable to this IP since it is a DFx IP. Therefore all signals listed above are for DFx purposes.</p>
</div>
</div>
<div class="section level1" id="interrupts">
<h1><span class="header-section-number">5</span> Interrupts</h1>
<p id="28064ffb">Not applicable to this IP.</p>
</div>
<div class="section level1" id="clocking">
<h1><span class="header-section-number">6</span> Clocking</h1>
<div class="section level2" id="clocking-requirements">
<h2><span class="header-section-number">6.1</span> Clocking Requirements</h2>
<p id="f9cd30f1">The entire TAP network runs on TAP Clock (tclk), which is not required to be synchronous to any other clock on the product. Tclk is fed from the board to the primary JTAG pins on CLTAP. It is also distributed globally throughout the die, across the TAP network and to all IP agents. It is also distributed globally to all Network IPs.</p>
<p id="d785b4ed">The frequency target of TAP Clock is defined by the product team. Here we provide a few considerations that may help define that target.</p>
<p id="98d942f7">Historically at Intel, the TAP clock has been set to a range around 100 or 133MHz. For within-die TAP, this is usually a realistic target. The cost due to the test time spent in loading and unloading TDR chains depends on the test and what it is compared with. If we just consider a Built-In Self-Test (such as AC IO Loopback, Margin Mode or No-Touch Leakage), it may seem that much time is spend shifting in the configuration and shifting out results, and a very small amount of time spent running the actual test, especially if such tests are run numerous time to cover various possible failure modes. But when this test time is compared with the total test time which includes the preamble portion which includes the powering up of the part, PLL warm up, many types of calibration, this shift in/out becomes quite negligible. Moreover, a well thought out test plan should not result in running the same test numerous times.</p>
<p id="6bcc0d30">Now that we are planning for did-to-die TAP with an architecture based on IEEE 1838, the timing of signals across die boundaries may impact the overall TAP frequency.</p>
</div>
<div class="section level2" id="clock-gating">
<h2><span class="header-section-number">6.2</span> Clock Gating</h2>
<p id="f013dded">When no BScan instructions are in use, the bscan_clk is gated in CLTAP. Also, the BScan_clk routed to a functional IO IP is gated when the IP is bypassed during BScan. Please see the <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p4/CLTAP_IP_HAS.html#bscan-clock-gating">BScan Clock Gating section</a> for more details.</p>
</div>
<div class="section level2" id="plls">
<h2><span class="header-section-number">6.3</span> PLLs</h2>
<p id="ffa680f8">Not applicable to this IP.</p>
</div>
<div class="section level2" id="clocking-assumptions">
<h2><span class="header-section-number">6.4</span> Clocking Assumptions</h2>
<p id="ba917211">Not applicable to this IP.</p>
</div>
</div>
<div class="section level1" id="power-management">
<h1><span class="header-section-number">7</span> Power Management</h1>
<p id="ed3b4b33">Not applicable to this IP.</p>
<div class="section level2" id="isolation-gates-and-power-gating">
<h2><span class="header-section-number">7.1</span> Isolation Gates and Power Gating</h2>
<p id="029d3074">Not applicable to this IP.</p>
</div>
<div class="section level2" id="behavior-in-various-power-states">
<h2><span class="header-section-number">7.2</span> Behavior in Various Power States</h2>
<p id="573a77b5">Not applicable to this IP.</p>
</div>
</div>
<div class="section level1" id="reset-transactions">
<h1><span class="header-section-number">8</span> Reset Transactions</h1>
<p id="c1d77113">This section describes the reset architecture in CLTAP and in the overall TAP family. Some flexibility exists regarding the topology of reset integration and configuration in each TAP IP.</p>
<div class="section level2" id="reset-controls">
<h2><span class="header-section-number">8.1</span> Reset Controls</h2>
<p id="015d3a71">The diagram below shows a high-level view of a typical TAP architecture with two levels of NWIP and two JTAP and iJTAG resoueces under each.</p>
<blockquote>
<p id="60520e5f"><strong>NOTE:</strong></p>
<p id="9943d83c">For RTL1.2, the reset architecture is shown as below. The next release (RTL1.3) will incorporate a number of additional reset overrides and controls as discussed in the TAP WG.</p>
</blockquote>
<div style="width: 949px">
<div class="figure" id="figure-high-level-reset-architecture-source"> <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Network_resets_rtl1p0.vsdx_tms_reset_bd167.zoom.html" style="display:inline-block; border:1px solid #000; padding:10px;"> <img src="./Chip-Level TAP IP HAS_files/Network_resets_rtl1p0.vsdx_tms_reset_bd167.svg" style="width: 949px"/></a><p class="caption" id="5aefbd59">High-level reset architecture (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/auto/Network_resets_rtl1p0.vsdx">source</a>)</p></div>
</div>
<p id="14ad27a0">The CLTAP FSM and IR registers are reset by trst_b from the primary JTAP interface. All reset sigbals to the other TAP IPs (NWIP, TAP, standalone rTDR/iJTAG, etc.) are generated from CLTAP. Both the trst_b_out and ijtag_reset_b are a combination of TLR (Test Logic Reset), trst_b and the local powergood signals. Each "local_powergood" in this diagram is diferent from the other local_powergoods, since each is specific to the local power domain and power management.</p>
<p id="9c51e8a7">trst_b_out is globally routed to all NWIPs, then distrinuted to each NWIP's children TAPs. The reset in each TAP is a function of the incoming trst_b from the parent NWIP and the local powergood.</p>
<p id="50d1871f">ijtag_reset_b is also globally routed to all NWIPs and to rTDRs or iJTAG directly attached to CLTAP. Inside the NWIP it is combined with the local powergood and is used for reseting the SIBs in NWIP, before being distributed to each NWIP's children iJTAG chains as "host_ijtag_reset_b". In each iJTAG chain, the SIBs are reset by the combination of host_ijtag_reset_b and the local powergood to reset the SIBs. However, the TDRs are reset only by the local powergood.</p>
<blockquote>
<p id="e23068e6"><strong>NOTE:</strong></p>
<p id="159bab45">ijtag_rst_b should be async assert and sync deassert with respect to tck.</p>
</blockquote>
<!-- For 1.2, I changed the reset for SIBs and TDRs in the NWIP. The ANDed version (ijtag_reset_b & powergood_sync) was used for both SIBs and TDRs. But as Jen mentioned in one of her comments on the HAS, we need to make sure that reseting through ijtag_reset_b will not reset the configuration in the "Reset Control" blocks (through the ijtag_Select TDRs). So I think the right thing to do is to place the TDRs on powergood reset only. We should discuss this.-->
</div>
<div class="section level2" id="reset-initialization-flows">
<h2><span class="header-section-number">8.2</span> Reset Initialization Flows</h2>
<p id="bea15c60">The CLTAP IP receives two reset signals: "trst_b" and "powergood". There are no requirement on the order in which these resets should happen.</p>
</div>
<div class="section level2" id="reset-assumptions">
<h2><span class="header-section-number">8.3</span> Reset Assumptions</h2>
<p id="ac798c43">Not applicable to this IP.</p>
</div>
</div>
<div class="section level1" id="transaction-flows">
<h1><span class="header-section-number">9</span> Transaction Flows</h1>
<div class="section level2" id="transactional-interface">
<h2><span class="header-section-number">9.1</span> Transactional Interface</h2>
<p id="404b00aa">Not applicable to this IP.</p>
</div>
<div class="section level2" id="orderingcoherency-rules">
<h2><span class="header-section-number">9.2</span> Ordering/Coherency Rules</h2>
<p id="bb8763a1">Not applicable to this IP.</p>
</div>
</div>
<div class="section level1" id="register-descriptions">
<h1><span class="header-section-number">10</span> Register Descriptions</h1>
<div class="section level2" id="opcodes">
<h2><span class="header-section-number">10.1</span> Opcodes</h2>
<div class="table" id="table-opcodes">
<p class="table_caption" id="2f1b8642">
<b>Opcodes</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>                                      Opcode Name  Note Security Level Opcode Value Requirement              Width ITDR/ RTDR                            Location Default Endebug Allocation Can be moved to PR/Base TAP?                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Description
                                   SAMPLE_PRELOAD   NaN          green         0x01    Required           BSCAN DR       RTDR         BSCAN chain (outside CLTAP)                       Base                           No Boundary-scan SAMPLE/PRELOAD with Boundary-scan TDR selected. The SAMPLE_PRELOAD Instruction is used to allow scanning of the boundary-scan register without causing interference to the normal operation of the device. Two functions can be performed by a single instruction. SAMPLE: provides a snapshot of the data on the input and output pins without affecting the normal operation of the device. PRELOAD: provides an initial pattern to be placed into the boundary-scan register cells. This allows initial known data to be present prior to the selection of another boundary-scan test operation. This is a public instruction and public data register.
                                           IDCODE   NaN          green         0x02    Required                 32       ITDR                               CLTAP              Base, Primary                          NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Select the TAP IDCODE test data register
                                            CLAMP   NaN          green         0x04    Required BSCAN DR (Recheck)       ITDR                          BSCAN ctrl                       Base                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                                           This instruction allows static "guarding values" to be set onto components that are not specifically being tested while maintaining the Bypass register as the serial path through the device.
                                         USERCODE   NaN          green         0x05    Optional                TBD       ITDR                               CLTAP                    Primary                          Yes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       This is not implemented yet on 1.6
                                           INTEST   NaN          green         0x06    Optional           BSCAN DR       RTDR         BSCAN chain (outside CLTAP)                       Base                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Boundary-scan INTEST with Boundary-scan TDR selected
                                          RUNBIST   NaN          green         0x07    Required                  2       ITDR                          BSCAN ctrl                       Base                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        Boundary-scan RUNBIST. This is a status register.
                                            HIGHZ   NaN          green         0x08    Required           BSCAN DR       ITDR                               CLTAP                       Base                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Boundary-scan HIGHZ with BYPASS TDR selected. Places pins into High-impedance state.
                                           EXTEST   NaN          green         0x09    Required           BSCAN DR       RTDR         BSCAN Chain (outside CLTAP)                       Base                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Boundary-scan EXTEST with Boundary-scan TDR selected.
                                         SILCONID   1.0          green         0x0C    Required                 52       ITDR                               CLTAP                    Primary                          Yes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           This register reports tracking information that allows external customer to identify SoC with the IDCODE. Please see note. This is not implemented yet on 1.6.
                                    EXTEST_TOGGLE   NaN          green         0x0D    Required           BSCAN DR       RTDR         BSCAN Chain (outside CLTAP)                       Base                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                           Boundary-scan EXTEST Toggle with Boundary-scan TDR selected. If the bit "stick_extoggle_en" in the register "Sticky_extoggle_en" is set, the toggling will persist in any TAP state, until the bit is cleared.
                                     EXTEST_PULSE   NaN          green         0x0E    Required           BSCAN DR       RTDR         BSCAN Chain (outside CLTAP)                       Base                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Boundary-scan EXTET_PULSE with Boundary-scan TDR selected
                                     EXTEST_TRAIN   NaN          green         0x0F    Required           BSCAN DR       RTDR         BSCAN Chain (outside CLTAP)                       Base                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                            Boundary-scan EXTEST_TRAIN with Boundary-scan TDR selected. If the bit "stick_extoggle_en" in the register "Sticky_extoggle_en" is set, the toggling will persist in any TAP state, until the bit is cleared.
                                         TAPEINID   1.0            red         0x13    Required                  8       ITDR                               CLTAP                    Primary                          Yes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  This register reports a unique value for every tapein of this SoC. Please see note. This is not implemented yet on 1.6.
                                           SAMPLE   NaN          green         0x1C    Required           BSCAN DR       RTDR         BSCAN chain (outside CLTAP)                       Base                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Provides a snapshot of the data on the input and output pins without affecting the normal operation of the device.
                                           BYPASS   NaN          green         0xFF    Required                  1       ITDR                               CLTAP               Base,Primary                          NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Opcode to select 1-bit bypass path through the TAP
                                         IJTAG_NW   NaN          Green         0x23    Required           Variable       RTDR                                NWIP                    Primary                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Selects the "iJTAG/TAP_Select" chains in NWIP or the target iJTAG chain connected to NWIP in serial configuration.
                                    IJTAG_NW_BCST   NaN          Green         0x24    Required           Variable       RTDR                NWIP (outside CLTAP)                    Primary                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Selects the target iJTAG chains connected to NWIP in broadcast configuration. This opcode is not implemented as of WW26'24. It will be added when the iJTAG broadcast feature gets supported.
                                       TAPNW_CTRL   NaN          Green         0x25    Required                  4       ITDR                               CLTAP                    Primary                          Yes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         Selects the registers for controlling various features in CLTAP.
                               STICKY_EXTOGGLE_EN   NaN          Green         0x1D    Required                  1       ITDR                               CLTAP                       Base                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           This bit enables both EXTESTTOGGLE and EXTEST_TRAINfor toggling in any TAP FSM state until this bit is cleared
                                        TAPSELECT   NaN          Green         0x11    Required           Variable       ITDR                               CLTAP                    Primary                          Yes                                                                                                                                                                                                                                                                                                                                                                                                            Includes registers to enable the TDI/TDO paths to the TAP network. The width can be configured by the user in RDL to match the number of TAP networks connected to the CLTAP. Default width is 1. The parameter is $TAPSELECT_SIZE. Width is $TAPSELECT_SIZE.
                                        DIESELECT   NaN          Green         0x33    Required           Variable       RTDR                               CLTAP                    Primary                          Yes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             This opcode is associated with RTDR ports added to CLTAP for selecting the TAP interface on additional dies.
bscan_seg_bypass_en (actual name is user-defined)   NaN          Green User-defined    Required                  1       RTDR BScan Bypass Module (outside CLTAP)                       Base                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             This rTDR is used to bypass a BScan segment.
                                      BSCAN_SETUP   NaN          Green User-defined    Required           Variable       RTDR     BSCAN_SETUP TDR (outside CLTAP)                       Base                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 This TDR will include initialization bits such as IP_Wake. IP_Wake is a signal from CLTAP to an IO HIP that "wakes up" the IO HIP in preparation for BScan instructions.
                                          PRELOAD   NaN          green         0x03    Required           BSCAN DR       RTDR         BSCAN chain (outside CLTAP)                       Base                           No                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Provides an initial pattern to be placed into the boundary-scan register cells. This allows initial known data to be present prior to the selection of another boundary-scan test operation.
                                     User-defined   NaN   User-defined User-defined    Optional       User-defined     I/RTDR                                 NaN                    Primary                          Yes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             This is an example of a user-defined opcode.</pre>
</div>
<p id="e3ce7c36">Notes in the table:</p>
<ol style="list-style-type: decimal">
<li id="a15ca8b2">These registers and opcodes are NOT implemented by default in the CLTAP. If they are needed, they should be implemented by the user. The descriptions are only suggestions on how these registers may be implemented.</li>
</ol>
<p id="0116128c">General notes:</p>
<ol style="list-style-type: decimal">
<li id="a8402538">The "Base" and "Primary" terminology in the "Endebug Allocation" column refers to the two TAPs used for Endebug. The Base TAP handles the TDRs that are not covered by Endebug and the TDRs in Endebug IP. The Primary TAP handles all TDRs covered by Endebug. "Fixed" means that the customer cannot change the allocation of the TDR. Please refer to the Endebug section for more details.</li>
</ol>
</div>
<div class="section level2" id="description-of-opcodes-and-their-bit-fields">
<h2><span class="header-section-number">10.2</span> Description of Opcodes and their Bit Fields</h2>
<p id="8be17bd5">This section describes the opcodes and the registers they each contain.</p>
<div class="section level3" id="idcode">
<h3><span class="header-section-number">10.2.1</span> IDCODE</h3>
<p id="001cdafb">The Device ID register is a 32-bit "read-only" test data register. It provides component manufacturer, device part number and version numbers. The Device ID register is placed between TDI and TDO upon reset of the TAP or when the IDCODE instruction is selected. Upon the rising edge of TCLK in the Capture-DR state, the Device ID serial-shift register captures fixed binary values for shifting out on TDO. The Device ID register has no parallel outputs. There are four primary fields defined as the version number (stepping number), a component identification number, a manufacturer's identification code, and a logical '1' field. More details on IDCODE can be found in section 8.13 of the <a href="https://wiki.ith.intel.com/download/attachments/1422105758/IEEE1149.1-2013.pdf?version=1&amp;modificationDate=1573566227001&amp;api=v2">IEEE 1149.1 (2013) specifications</a>. <br/> <br/> Power domain: Always on <br/> Reset domain: No reset for read-only registers</p>
<div class="table" id="table-idcode">
<p class="table_caption" id="9cb5cddc">
<b>IDCODE</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>  Bit  Width Access  Default Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                           Description
31:28      4     RO            NaN Revision: Indicates the full and partial steppings for the chip. To ensure consistency, this revision ID comes from the RID register, where: Bits[31:30] = RID[5:4] Bits[29:28] = RID[1:0] The most significant 2 bits are the stepping number: 00xx: A-step 01xx: B-step 10xx: C-step 11xx: D-step The least significant 2 bits is the revision within a stepping. xx00: {A,B,C,D}0 stepping. Example, 0000 is A0 stepping. xx01: {A,B,C,D}1 stepping. Example, 0101 is B1 stepping.
27:22      6     RO            NaN                                                                                                                                                                                                                                                                                                                  Product Segment: Number assigned for which market segment this component belong. Since this format is new, the value for chipset is shown with others as an example.
21:17      5     RO            NaN                                                                                                                                                                                                                                                                                                          Product Type: Number assigned to further define the component within the market segment. Since this format is new, the value for chipset is shown with others as an example.
16:12      5     RO            NaN                                                                                                                                                                                                                                                                                                                                                                                                                    Component Number: Sequential listing based on request to database.
 11:1     11     RO            NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                  Manufacturing ID: Assigned to Intel.
    0      1     RO            NaN                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Logic 1</pre>
</div>
</div>
<div class="section level3" id="siliconid">
<h3><span class="header-section-number">10.2.2</span> SILICONID</h3>
<p id="2bbcdb23">This Intel-specific register reports tracking information that allows external customer to identify SoC with the IDCODE. This register and its opcode are NOT implemented by default in the CLTAP. If needed, they should be implemented by the user. The description below is only a suggestion of how this register may be implemented. <br/> <br/> Power domain: Always on <br/> Reset domain: No reset for read-only registers</p>
<div class="table" id="table-silicon-id">
<p class="table_caption" id="f152a5cc">
<b>Silicon ID</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>  Bit        Name  Width Access  Reset value                                                                                                                                                                               Description
51:24        qdef     28     RO          NaN Qdef fuse configuration. Updated to indicate fuse rev/configuration of the die. Stored as 4-7bit ascii values. This bit field is connected to the input bus of cltap_siliconid_qdef[27:0]
23:16 package_cfg      8     RO          NaN                                    Package configuration. Set with either package strap, bump strap, or fuse. This bit field is connected to the input bus of cltap_siliconid_pkgcfg[7:0]
 15:8     die_cfg      8     RO          NaN            Die Configuration. Changed with die chops. Set with the Device Under Test (DUT) build for the die. This bit field is connected to the input bus of cltap_siliconid_diecfg[7:0]
  7:0    metal_id      8     RO          NaN            Index for metal password look up. Revision is incremented any time the metal password is changed. This bit field is connected to the input bus of cltap_siliconid_metalid[7:0]</pre>
</div>
</div>
<div class="section level3" id="tapeinid">
<h3><span class="header-section-number">10.2.3</span> TAPEINID</h3>
<p id="ab32f943">This Intel-specific register reports a unique value for every tapein of this SoC. This register and its opcode are NOT implemented by default in the CLTAP. If needed, they should be implemented by the user. The description below is only a suggestion of how this register may be implemented. <br/> <br/> Power domain: Always on <br/> Reset domain: No reset for read-only registers</p>
<div class="table" id="table-tape-in-id">
<p class="table_caption" id="13200fef">
<b>Tape-in ID</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>Bit      Name  Width Access  Reset value                                      Description
7:0 tapein_id      8     RO          NaN Value is incremented every time a tapein occurs.</pre>
</div>
</div>
<div class="section level3" id="runbist">
<h3><span class="header-section-number">10.2.4</span> RUNBIST</h3>
<p id="ce1179ed">This instruction allows to issue BIST command to component through JTAG hardware. More details on RUNBIST can be found in section 8.10 of the <a href="https://wiki.ith.intel.com/download/attachments/1422105758/IEEE1149.1-2013.pdf?version=1&amp;modificationDate=1573566227001&amp;api=v2">IEEE 1149.1 (2013) specifications</a>. <br/> <br/> Power domain: Always on <br/> Reset domain: No reset for read-only registers</p>
<div class="table" id="table-runbist">
<p class="table_caption" id="66e37b8e">
<b>RUNBIST</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre> Bit  Width Access  Reset Value  Description
   1      1   RO/V          NaN RunBIST Pass
   0      1   RO/V          NaN RunBIST Busy</pre>
</div>
</div>
<div class="section level3" id="bypass">
<h3><span class="header-section-number">10.2.5</span> BYPASS</h3>
<p id="6ea31f0b">This register provides the minimal length path between TDI and TDO. It is loaded with a logic 0 during the Capture-DR state. The Bypass Register is a single bit register and is used to provide a minimum-length serial path through the device. This allows more rapid movement of test data to and from other components in the system. When in Bypass Mode, the operation of the test logic shall have no effect on the operation of the device's normal logic. More details on BYPASS can be found in section 8.4 of the <a href="https://wiki.ith.intel.com/download/attachments/1422105758/IEEE1149.1-2013.pdf?version=1&amp;modificationDate=1573566227001&amp;api=v2">IEEE 1149.1 (2013) specifications</a>. <br/> <br/> Power domain: Always on <br/> Reset domain: No reset for read-only registers</p>
<div class="table" id="table-bypass">
<p class="table_caption" id="96c37923">
<b>Bypass</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre> Bit  Width Access  Reset Value                                                                                                                  Description
   0      1     RW            0 A one bit register used to bypass the TAP in a series stitched topology. 0: Segment is not bypassed. 1: Segment is bypassed.</pre>
</div>
</div>
<div class="section level3" id="ijtag_nw">
<h3><span class="header-section-number">10.2.6</span> IJTAG_NW</h3>
<p id="c9cd8cef">This instruction provides access to the iJTAG Select and TAP Select chains in the Network IP. Also on the chain are the CTRL SIB and "SEL" bit. The length of the Select bits is a parameter defined by the user. It can also provide access to the children iJTAG-based IPs or other NWIPs under the current Network IP. The selection between the Selection chains vs the children IPs is done through the "SEL" bit.</p>
<p id="f0852283">In the table below, N is the number of selectable iJTAG-based children IPs or Network IPs, M is the number of selectable TAP-based children IPs and P is the total length of all the selected iJTAG children IPs. <br/> <br/> Power domain: Always on <br/> Reset domain: treset_b or TLR or powergood_rstb</p>
<div class="table" id="table-ijtag_nw">
<p class="table_caption" id="67c9ac05">
<b>IJTAG_NW</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>           Bit     Name    Width   Access  Reset Value                                                                                                                                                                                                                                       Description
T+I+N+1 or P+1 CTRL SIB        1       RW            0                                                                             Setting this SIB to 1 expands the following CTRL TDRs: sel_bcst bcst_tdo_sel inw_bcst_so_sel tms_park_val local_tms_park See the "CTRL TDR" section for more details.
T+I+N:1 or P:1      NaN Variable Variable            0 One of the two: iJTAG Select bits +NWIP Select bits +TAP Select bits (width = T+I+N:1) or iJTAG resources (children IPs) below the current Network IP (width = P:1) The selection between these two is through the "SEL" bit in this same opcode.
             0      SEL        1       RW            0                                                              Leaving this bit to 0 provides access to the "iJTAG Select" and "TAP Select" chains. Setting this bit to 1 provides access to the children iJTAG IPs on the SI/SO path of the NW IP.</pre>
</div>
<div class="feedback"><p>Open feedback record <a href="https://pmdb.app.intel.com/feedback?id=6660079172bdf8571fa95c56">[3158]</a></p><pre>             0                         1
Selected text:               0\tmode_bit
    [rsimhadr] Mode bit should be on MSB</pre></div></div>
<div class="section level3" id="ctrl-tdr">
<h3><span class="header-section-number">10.2.7</span> CTRL TDR</h3>
<p id="488bdbec">The CTRL SIB is located last on the IJTAG_NW chain (closest to SO). When the SIB is enabled, the IJTAG_NW expands to include the registers described below. In the table, N is the number of selectable iJTAG-based children IPs or Network IPs and M is the number of selectable TAP-based children IPs. <br/> <br/> Power domain: Always on <br/> Reset domain: treset_b or TLR or powergood_rstb</p>
<div class="table" id="table-ctrl-tdr">
<p class="table_caption" id="df500b50">
<b>CTRL TDR</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>               Bit           Name Width Access  Reset Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Description
3T+2I+3N:2T+I+2N+1 ijtag_sel_bcst   I+N     RW            0                                                                                                                                                                   This register selects which ijtag child will be included in the si/so chain in parallel while in broadcast mode. For example, setting bist 3 and 4 to 1 will place children 3 and 4 on the si/so chain. I equals the number of IJTAG resources attached to the NWIP, and N equals the number of child NWIP attached to the current NWIP.
   2T+I+2N:T+I+N+1   bcst_tdo_sel   T+N     RW            0 This register selects which tdo will be routed to the parent's tdi input (i.e. which child's tdo the user wants to observe). This can be any TDO from the T JTAG-based children, or any so from the N iJTAG-based IPs or child NWIP. In order to observe a so from the iJTAG-based IPs or NWIPs through this selectable tdo path, the NWIP must be placed in broadcast mode. T equals the number of TAP resources attached to the NWIP and N equals the number of child NWIP attached to the current NWIP.
         T+I+N:T+1 ij_bcst_so_sel   I+N     RW            0                                                                                                                                                                                                                                                                 This register selects which of the iJTAG-based IPs or NWIPs will be routed to so while in broadcast mode. I equals the number of IJTAG resources attached to the NWIP, and N equals the number of child NWIP attached to the current NWIP.
               T:1   tms_park_val     T     RW            0                                             By default, when a JTAG-based IP is not selected (set with the TAP_Select(T) register), its TMS input is forced to 0, which places its TAP FSM in the "Run Test Idle" state. If desired, the user can change this so that the unselected JTAG-based IP TAP FSM will be placed in the "Test Logic Reset (TLR)" state instead, by setting this register to 1. There is one bit for each TAP resource. T equals the number of TAP resources attached to the NWIP.
                 0   tms_park_sel     1     RW            0                                                                                                                                                                                                                                                                                                                                                                              0: The TMS Park value is defined globally in the CLTAP 1: The TMS Park Value is set locally in the NWIP through tms_park_val.</pre>
</div>
</div>
<div class="section level3" id="ijtag_nw_bcst">
<h3><span class="header-section-number">10.2.8</span> IJTAG_NW_BCST</h3>
<p id="6d632b8f">This opcode places the Network IP in "Broadcast Mode", i.e. It broadcasts the TDI data to all the selected iJTAG children in parallel. The register placed between TDI and TDO is the chain from the SI of all the children iJTAG IPs to the SO of the selected IP to be routed back to the NWIP SO. It also sets the CLTAP output "ijtag_nw_bcst_select" to 1. <br/> <br/> Power domain: Always on <br/> Reset domain: treset_b or TLR or powergood_rstb</p>
<div class="table" id="table-ijtag_nw_bcst">
<p class="table_caption" id="1417f07f">
<b>IJTAG_NW_BCST</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>Bit Width   Access  Reset Value                                                                                                                                                                                                Description
P:1     P Variable            0 All the iJTAG-based chilfren IPs or Network IPs that are selected below the current Network IP. The data coming back on SO is from a single selected IP. The parameter P is the length of the selected IP.
  0     1       RW            0                               1-bit selection bits to select between the "Select chains" for iJTAG, NWIP and TAP instruments or the instruments themselves. In Broadcast mode, this bit cannot be changed.</pre>
</div>
</div>
<div class="section level3" id="tapnw_ctrl">
<h3><span class="header-section-number">10.2.9</span> TAPNW_CTRL</h3>
<p id="041a62ba">This opcode gives access to registers for controlling various features in CLTAP. <br/> <br/> Power domain: Always on <br/> Reset domain: powergood_rstb only</p>
<div class="table" id="table-tapnw_ctrl">
<p class="table_caption" id="683040b6">
<b>TAPNW_CTRL</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre> Bit           Name  Width Access  Reset Value                                                                                                                                                                                                                                                                                                        Description
   3   tms_park_val      1     RW            0                                                                                       Park value for TMS. The plans for the default value is to set it to 1. However, a temporary issue with Tessent flow requires this to be set to 0 as of WW12'23, for RTL0.8. The plan is to make the default to 1 for RTL1.3.
   2 tdi_tdo_rpt_en      1     RW            0 Setting this to 1 inserts flop repeaters to help timing convergence at several locations: TDO output of CLTAP to the primary JTAG interface, TDI and TDO to and from the Network IP inside the CLTAP and TDI and TDO to and from the the CLTAP inside the Network IP. Setting it to 0 bypasses the flop repeaters.
   1      trst_mask      1     RW            0                                                                                                                                                                                                                                                  Setting this bit to 1 masks the trst_b for the tapselect register
   0       tlr_mask      1     RW            0                                                                                                                                                                                                                                        Setting this bit to 1 masks the tlr-driven reset for the tapselect register</pre>
</div>
</div>
<div class="section level3" id="tapselect">
<h3><span class="header-section-number">10.2.10</span> TAPSELECT</h3>
<p id="ead85804">This opcode gives access to registers to select between TAP and iJTAG access. Typically, if the NWIP is used, only one TAP network should be attached to the CLTAP and each NWIP can control access to any number of TAP children. If a project decides not to use NWIP, multiple TAP networks can be directly attached to the CLTAP, each with its own "TAPSELECT" bit. Therefore, the width of this register is user-defined. Default width is 1. The reset to this register is by default trst_b, TLR-based from CLTAP FSM or powergood_rstb. However, the reset from trst_b and TLR can be individually masked through a TDR (tap_nw_ctrl) in CLTAP. See the diagrams for details. Security can be specified on each bit of this register individualy. <br/> <br/> Power domain: Always on <br/> Reset domain: treset_b or TLR or powergood_rstb</p>
<div class="table" id="table-tapselect">
<p class="table_caption" id="779fc1ca">
<b>TAPSELECT</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre>  Bit              Name Width Access  Reset Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         Description
N-1:0 tdr_out_tapselect     N     RW            0 This register should be set when accessing the TAP network (JTAG-based IPs). When set, this register will provide the tdi to the NWIP from the IR register in CLTAP, which enables the JTAG IPs to be used. This is also under the condition that at least one of the JTAG IPs are selected through the select register of the NWIP (i.e. The tap_en bit will only take effect if at least one "tap_select" bit in any of the children NWIPs anywhere on the network has been set to 1. Setting this register also enables the JTAG network to route its tdo to the CLTAP's primary TDO output. The default with is 1, which is a typical configuration when using the NWIP. The user can connect any number of TAP networks directly on the CLTAP. Therefore the width of this register is user-defined through the RDL parameter $TAPSELECT_SIZE.</pre>
</div>
</div>
<div class="section level3" id="extest_toggle">
<h3><span class="header-section-number">10.2.11</span> EXTEST_TOGGLE</h3>
<p id="0834fc29">This opcode gives access to one register used to enable the toggling of the IO drivers where BScan is implemented. The toggling will run as long as this opcode is active, unless the bit in STICKY_EXTOGGLE_EN opcode is previously set to 1, in which case the toggling will persist as long as that bit is set. <br/> <br/> Power domain: Always on <br/> Reset domain: treset_b or TLR or powergood_rstb</p>
<div class="table" id="table-extest_toggle">
<p class="table_caption" id="fa30a1af">
<b>EXTEST_TOGGLE</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre> Bit  Width Access  Reset Value                                                                                                                                                                                                                                                                 Description
   0      1   RW/P            0 This bit enables the toggling of the IO drivers where BScan is implemented. The toggling will run as long as this opcode is active, unless the bit in STICKY_EXTOGGLE_EN opcode is previously set to 1, in which case the toggling will persist as long as that bit is set.</pre>
</div>
</div>
<div class="section level3" id="sticky_extoggle_en">
<h3><span class="header-section-number">10.2.12</span> STICKY_EXTOGGLE_EN</h3>
<p id="4a3745ee">This opcode gives access to one register used to make the Extest_toggle and extest_train instructions "sticky", meaning that they will keep toggling even when the TAP FSM moves to other states. <br/> <br/> Power domain: Always on <br/> Reset domain: treset_b or TLR or powergood_rstb</p>
<div class="table" id="table-sticky-extest-toggle-enable">
<p class="table_caption" id="4f60a1b8">
<b>Sticky extest toggle enable</b> (<a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p6/assets/CLTAP_IP_HAS_ver1p6.xlsx">source</a>)
</p>
<pre> Bit  Width Access  Reset Value                                                                                                     Description
   0      1   RW/P            0 This bit enables both EXTEST_TOGGLE and EXTREST_TRAIN to toggle in any TAP FSM state until this bit is cleared.</pre>
</div>
</div>
</div>
<div class="section level2" id="non-resetable-registers">
<h2><span class="header-section-number">10.3</span> Non-Resetable Registers</h2>
<p id="0c7fc0ab">This section summarizes all registers that are non-resetable.</p>
<ul>
<li id="5d2a49ba">IDCODE</li>
<li id="2d3f93d5">SILICONID</li>
<li id="2d63f986">TAPEINID</li>
<li id="3fbd0713">RUNBIST</li>
<li id="f3f92045">BYPASS</li>
</ul>
</div>
</div>
<div class="section level1" id="area-and-gate-count-goals">
<h1><span class="header-section-number">11</span> Area and Gate Count Goals</h1>
<!-- TBD -->
<p id="e6d7fa84">TBD</p>
</div>
<div class="section level1" id="power-goals">
<h1><span class="header-section-number">12</span> Power Goals</h1>
<p id="468c0bfa">Not applicable to this IP.</p>
</div>
<div class="section level1" id="performance-goals">
<h1><span class="header-section-number">13</span> Performance Goals</h1>
<!-- TBD -->
<p id="a6e8bc3e">TBD</p>
<!-- Here we will describe the added cycles required for SIBs and other extra registers. -->
<div class="section level2" id="maximum-performance-targets">
<h2><span class="header-section-number">13.1</span> Maximum Performance Targets</h2>
<p id="20060a2e">Not applicable to this IP.</p>
</div>
<div class="section level2" id="performance-environment">
<h2><span class="header-section-number">13.2</span> Performance Environment</h2>
<p id="52b7744a">Not applicable to this IP.</p>
</div>
</div>
<div class="section level1" id="functional-and-performance-monitoring">
<h1><span class="header-section-number">14</span> Functional and Performance Monitoring</h1>
<p id="379dcafc">Not applicable to this IP.</p>
</div>
<div class="section level1" id="reliability-availability-and-serviceability-ras">
<h1><span class="header-section-number">15</span> Reliability, Availability, and Serviceability (RAS)</h1>
<p id="752453ca">Not applicable to this IP.</p>
</div>
<div class="section level1" id="security-and-access-control">
<h1><span class="header-section-number">16</span> Security and Access Control</h1>
<!-- See the Security Development Lifecycle site for information on security-related design practices: GoTo/SDL -->
<p id="9471ef2a">The CLTAP IP incorporate multiple security features:</p>
<ul>
<li id="3e8329c2">Security control from the DSP (DFx Secure Plugin). Ports are either DPT1.0 or DPT2.0 compatible, depending on the type of secure plugin used.</li>
<li id="41b8aa29">Encrypted Debug (Endebug). This feature provides access to Intel-only features at customer location through encryption/decryption of the TAP data. Please see the section on <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p2/CLTAP_IP_HAS.html#support-for-endebug">Support for Endebug</a></li>
<li id="d9c6fdab">Authorized Debug. CLTAP supports <a href="https://docs.intel.com/documents/Aspen/DTEG/TAP/dfx_cltap/tap3p0_rtl1p2/CLTAP_IP_HAS.html#support-for-authorized-debug">Authorized Debug</a> for access to Endebug.</li>
</ul>
<div class="section level2" id="security-mitigations">
<h2><span class="header-section-number">16.1</span> Security Mitigations</h2>
<p id="59840374">The security of the TAP network is provided by the secure plugin, which connects to the CLTAP, TAP and Network IP.</p>
</div>
<div class="section level2" id="security-threats-and-attack-points">
<h2><span class="header-section-number">16.2</span> Security Threats and Attack Points</h2>
<p id="6e453511">The entry point for a possible threat is on the primary JTAG interface of the CLTAP, which is accessible by the external customers on tha package pins. Therefore, security control needs to be implemented to provide only the approved access to customers.</p>
</div>
<div class="section level2" id="architecture-overview">
<h2><span class="header-section-number">16.3</span> Architecture Overview</h2>
<p id="853ec5d0">The access control is provided by the secure plugin, which is implemented as an IP outside the CLTAP. The CLTAP has options to support two types of access control: DPT1.0 and DPT2.0. A parameter on CLTAP allows to generate the code for either one of these two types of access control. The CLTAP will have only the interface pins that apply to the selected type of access control.</p>
<p id="0ca6a02f">Three levels of security are implemented in TAP 3.0 IPs:</p>
<ul>
<li id="9b17e6bd">TAP network on each TAP Selection
<ul>
<li id="abf03482">Through security logic on NWIP</li>
</ul></li>
<li id="ff58ea1a">TAP opcode (per chain/register)
<ul>
<li id="7963cf0f">Through security logic on each TDR Select of IR Decoder</li>
</ul></li>
<li id="af1ba02c">iJTAG Instrument or NWIP Selection
<ul>
<li id="11a80aa2">Through security logic on NWIP</li>
</ul></li>
</ul>
<p id="f1f7bcf3">One more level outside TAP 3.0 IPs:</p>
<ul>
<li id="9e7ee429">SIB (outside TAP 3.0 IPs)
<ul>
<li id="55bab4c3">Implemented by customer</li>
</ul></li>
</ul>
<div class="section level3" id="support-for-dpt1.0">
<h3><span class="header-section-number">16.3.1</span> Support for DPT1.0</h3>
<p id="d4e76499">DPT1.0 is the legacy security architecture. It supports only three levels of security: Red, Orange and Green. The secure plugin for DPT1.0 decodes the security policies according to a look-up-table (LUT) and generates the Red, Orange and Green signals to the IP to be protected (in this case, the CLTAP). If the CLTAP parameter for DPT1.0 is selected, the generated security interface is the following:</p>
<ul>
<li id="279a1bc7">secure_red</li>
<li id="c13a1bb9">secure_orange</li>
<li id="62c50375">secure_green</li>
</ul>
</div>
<div class="section level3" id="support-for-dpt2.0">
<h3><span class="header-section-number">16.3.2</span> Support for DPT2.0</h3>
<p id="06dd6e7b">DPT2.0 is the latest security architecture. It supports eight types of security: A, B, C, D, E, F, G, H and Z. The secure plugin for DPT2.0 decodes the security policies according to a look-up-table (LUT) and generates the eight types of security signals to the IP to be protected (in this case, the CLTAP). If the CLTAP parameter for DPT2.0 is selected, the generated security interface is the following:</p>
<ul>
<li id="cfc4cf31">secure_a</li>
<li id="126158dc">secure_b</li>
<li id="9b3cb531">secure_c</li>
<li id="aef5cb81">secure_d</li>
<li id="3104f4d1">secure_e</li>
<li id="b9593490">secure_f</li>
<li id="fc798262">secure_g</li>
<li id="d4c4a4f9">secure_h</li>
<li id="3df0ed0f">secure_z</li>
</ul>
<p id="03f1a5c0">If a SOC transitions from DPT1.0 to DPT2.0 and only needs to implement the same security functionality as what was achieved under DPT1.0, then the basic mapping shown below can be used.</p>
<blockquote>
<p id="8e99a9f5"><strong>NOTE:</strong></p>
<p id="eabf7bbd">This is not a strict mapping from DPT1.0 to DPT2.0. Please consult with security experts to ensure that this covers all your security requirements.</p>
</blockquote>
<pre>                       0                        1
Security Group on DPT1.0 Security Group on DPT2.0
                   Green                        A
                  Orange                        B
                     Red                        C</pre>
</div>
<div class="section level3" id="assets">
<h3><span class="header-section-number">16.3.3</span> Assets</h3>
<p id="4fcc309f">Not applicable to this IP.</p>
</div>
<div class="section level3" id="security-objectives">
<h3><span class="header-section-number">16.3.4</span> Security Objectives</h3>
<p id="303e637b">Not applicable to this IP.</p>
</div>
</div>
<div class="section level2" id="security-risk-assessment">
<h2><span class="header-section-number">16.4</span> Security Risk Assessment</h2>
<p id="c22fa014">Not applicable to this IP.</p>
</div>
<div class="section level2" id="additional-security-information">
<h2><span class="header-section-number">16.5</span> Additional Security Information</h2>
<p id="baf64e4b">Not applicable to this IP.</p>
</div>
<div class="section level2" id="corner-cases">
<h2><span class="header-section-number">16.6</span> Corner Cases</h2>
<p id="c783a473">Not applicable to this IP.</p>
</div>
</div>
<div class="section level1" id="safety">
<h1><span class="header-section-number">17</span> Safety</h1>
<div class="section level2" id="safety-feature-traceability-mapping">
<h2><span class="header-section-number">17.1</span> Safety Feature Traceability Mapping</h2>
<!-- *** Not clear if we need to provide anything here for this IP. -->
<p id="d7af318e">TBD</p>
<!--
The functional features and DFD/DFT features, which are described in Functional Description Chapter (see Chapter 3, Chapter 19 and Chapter 20)), allow the usage of the IP in Platform/Soc FuSa (**Fu**nctional **Sa**fety) applications.

This section describes "IP Safety Feature Integrity" mapping to IP HW/SW Implementation Requirements.


```xls("assets/CLTAP_IP_HAS_ver1p6.xlsx", "Sheet5", "Sheet5")
```



Example of Safety Feature link to "IP_Chassis_FuSa_HW_Architecture_Guideline" .

Notes:

If feature is a not part of Chassis_FuSa_*_Guideline, Then uses "Safety_*" as fearure ID reference . Please see "Yellow" highlight in the following table.


```xls("assets/CLTAP_IP_HAS_ver1p6.xlsx", "Sheet6", "Sheet6")
```
-->
</div>
<div class="section level2" id="safety-risk-assessment">
<h2><span class="header-section-number">17.2</span> Safety Risk Assessment</h2>
<p id="6749d3b0">Provide the results of the Safety Risk Assessment (F0/F1 FMEA), if IP has done F0/F1 FMEA.</p>
</div>
<div class="section level2" id="additional-safety-information">
<h2><span class="header-section-number">17.3</span> Additional Safety Information</h2>
<p id="e64940e9">List other relevant information from IP PSA and Functional safety audits in this section. You may include information on how to manage identified IP FuSa systematic or Integrity features weaknesses at the cluster level, if IP has done Functional Safety Auditing Review</p>
</div>
</div>
<div class="section level1" id="validation-guidance">
<h1><span class="header-section-number">18</span> Validation Guidance</h1>
<p id="d06e2aa8">Please refer to the Integration Guide, provided with the IP release package on IPX.</p>
</div>
<div class="section level1" id="test-requirements">
<h1><span class="header-section-number">19</span> Test Requirements</h1>
<div class="section level2" id="mbist-and-pbist">
<h2><span class="header-section-number">19.1</span> MBIST and PBIST</h2>
<p id="c41b93f7">Not applicable to this IP.</p>
</div>
<div class="section level2" id="array-freeze">
<h2><span class="header-section-number">19.2</span> Array Freeze</h2>
<p id="39936a27">Not applicable to this IP.</p>
</div>
<div class="section level2" id="scan">
<h2><span class="header-section-number">19.3</span> Scan</h2>
<p id="79d36146">Not applicable to this IP.</p>
</div>
<div class="section level2" id="misr">
<h2><span class="header-section-number">19.4</span> MISR</h2>
<p id="c2a18a7c">Not applicable to this IP.</p>
</div>
<div class="section level2" id="dft-feature-definition">
<h2><span class="header-section-number">19.5</span> DFT Feature Definition</h2>
<p id="637bbbd4">Not applicable to this IP (the IP is a DFx feature in itself).</p>
</div>
<div class="section level2" id="dft-plc-implementation-timeline-checklist">
<h2><span class="header-section-number">19.6</span> DFT PLC Implementation Timeline Checklist</h2>
<!-- TBD -->
<p id="b5903f99">TBD</p>
<!-- We will need to explain what portions of the TAP logic can be scanned and what portion cannot. Also how scan will be inserted. The portion that cannot be scanned (because it would potentially impact scan functionality, not because of limitation on control/observe paths), will be excluded.

At some point we will need to provide scan coverage for the non-excluded portions.
-->
</div>
<div class="section level2" id="scan-system-connectivity-and-features">
<h2><span class="header-section-number">19.7</span> SCAN System Connectivity and Features</h2>
<!-- TBD -->
<p id="6dcfccb8">TBD</p>
</div>
<div class="section level2" id="validation-test-environment-requirements">
<h2><span class="header-section-number">19.8</span> Validation Test &amp; Environment Requirements</h2>
<p id="fbddf150">Please refer to the Integration Guide, provided with the IP release package on IPX.</p>
</div>
<div class="section level2" id="hvm-tooling-and-flows-requirements">
<h2><span class="header-section-number">19.9</span> HVM Tooling and Flows Requirements</h2>
<p id="f85189a7">The TAP is used in all HVM environments (Sort, Class, PPV, Burn-In) and does not require any additional or special equipment.</p>
</div>
<div class="section level2" id="hvm-reset-requirements">
<h2><span class="header-section-number">19.10</span> HVM Reset Requirements</h2>
<p id="44d56227">The CLTAP IP receives two reset signals: "trst_b" and "powergood". There are no requirement on the order in which these resets should happen.</p>
</div>
<div class="section level2" id="hvm-clocking-and-determinism-requirements">
<h2><span class="header-section-number">19.11</span> HVM Clocking and Determinism Requirements</h2>
<p id="ed63e6d2">There is no clocking determinism requirements in HVM for TAP.</p>
</div>
<div class="section level2" id="dft-chassis-topology-and-connectivity">
<h2><span class="header-section-number">19.12</span> DFT Chassis Topology and Connectivity</h2>
<p id="3cd461ab">Not applicable to this IP (the IP being the TAP structure itself).</p>
</div>
<div class="section level2" id="dft-implementation-and-usage-details">
<h2><span class="header-section-number">19.13</span> DFT Implementation and Usage Details</h2>
<p id="47bf0539">Not applicable to this IP.</p>
</div>
</div>
<div class="section level1" id="debug-requirements">
<h1><span class="header-section-number">20</span> Debug Requirements</h1>
<!-- TBD -->
<p id="2102ec19">TBD</p>
<!--
Describe debug requirements in detail, referring to the [DFD IP HAS template](https://sharepoint.amr.ith.intel.com/sites/ValMRC/DebugSolutions/Shared%20Documents/DFD%20IP%20HAS%20template.docx) if necessary. If any of these sections do not apply, enter "Not applicable to this IP".
-->
<div class="section level2" id="visualization-of-internal-signals-architecture-visa">
<h2><span class="header-section-number">20.1</span> Visualization of Internal Signals Architecture (VISA)</h2>
<p id="44c2b31e">This does not apply to this IP. VISA is not inserted in TAP.</p>
</div>
<div class="section level2" id="ip-firmware-support-for-messaging-to-north-peak">
<h2><span class="header-section-number">20.2</span> IP Firmware Support for Messaging to North Peak</h2>
<p id="14a1cc88">Not applicable to this IP.</p>
</div>
<div class="section level2" id="trigger-events-andor-responses">
<h2><span class="header-section-number">20.3</span> Trigger Events and/or Responses</h2>
<p id="46c6c235">Not applicable to this IP.</p>
</div>
<div class="section level2" id="debug-trace-fabric-dtf">
<h2><span class="header-section-number">20.4</span> Debug Trace Fabric (DTF)</h2>
<p id="b20f3875">VISA and DTF are not implemented on this IP.</p>
</div>
<div class="section level2" id="debug-power-domains-and-clocks">
<h2><span class="header-section-number">20.5</span> Debug Power Domains and Clocks</h2>
<!-- TBD -->
<p id="04747934">TBD</p>
<!-- Update:
Document the following:

Power rails required for debug operation within this IP

Clocks (by interface name) required for debug operation within this IP

Strategy for autonomous power gate support when debug logic is active in this IP

Strategy for clock gating support when debug logic is active in this IP

Any cases where power states impact access to debug configuration in this IP

Change in power consumption with and without debug enabled, based on estimates of Cdyn differences and/or power gates
-->
</div>
<div class="section level2" id="other">
<h2><span class="header-section-number">20.6</span> Other</h2>
<!-- TBD -->
<p id="440ec437">TBD</p>
<!-- Document the answers to those questions under section "Other" of [DFD IP HAS template](https://sharepoint.amr.ith.intel.com/sites/ValMRC/DebugSolutions/Shared%20Documents/DFD%20IP%20HAS%20template.docx). -->
</div>
</div>
<div class="section level1" id="fuses">
<h1><span class="header-section-number">21</span> Fuses</h1>
<p id="a2665432">Not applicable to this IP.</p>
</div>
<div class="section level1" id="pin-listball-map">
<h1><span class="header-section-number">22</span> Pin List/Ball Map</h1>
<p id="3fecec4b">Not applicable to this IP.</p>
</div>
<div class="section level1" id="wish-list-and-recommendations">
<h1><span class="header-section-number">23</span> Wish List and Recommendations</h1>
<p id="c927da33">There are no additional features being contemplated for this IP.</p>
</div>
<div class="section level1" id="opens">
<h1><span class="header-section-number">24</span> Opens</h1>
<div class="section level2" id="opens-list">
<h2><span class="header-section-number">24.1</span> Opens List</h2>
<p id="6003e08c">No opens to report.</p>
</div>
</div>
</div>
<script async="" src="./Chip-Level TAP IP HAS_files/16651"></script></body></html>