{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673907722260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673907722261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 01:22:02 2023 " "Processing started: Tue Jan 17 01:22:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673907722261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673907722261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off _16_bit_mips_single -c _16_bit_mips_single " "Command: quartus_map --read_settings_files=on --write_settings_files=off _16_bit_mips_single -c _16_bit_mips_single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673907722261 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673907722802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_16_bit_mips_single.v 1 1 " "Found 1 design units, including 1 entities, in source file _16_bit_mips_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 _16_bit_mips_single " "Found entity 1: _16_bit_mips_single" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_block.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_block " "Found entity 1: instruction_block" {  } { { "instruction_block.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/instruction_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_16_bit_set_less_than.v 1 1 " "Found 1 design units, including 1 entities, in source file _16_bit_set_less_than.v" { { "Info" "ISGN_ENTITY_NAME" "1 _16_bit_set_less_than " "Found entity 1: _16_bit_set_less_than" {  } { { "_16_bit_set_less_than.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_set_less_than.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_16_bit_shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file _16_bit_shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 _16_bit_shift_left " "Found entity 1: _16_bit_shift_left" {  } { { "_16_bit_shift_left.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_16_bit_shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file _16_bit_shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 _16_bit_shift_right " "Found entity 1: _16_bit_shift_right" {  } { { "_16_bit_shift_right.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_16_bit_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file _16_bit_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _16_bit_subtractor " "Found entity 1: _16_bit_subtractor" {  } { { "_16_bit_subtractor.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_16_bits_or.v 1 1 " "Found 1 design units, including 1 entities, in source file _16_bits_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 _16_bits_or " "Found entity 1: _16_bits_or" {  } { { "_16_bits_or.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bits_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_16_bits_and.v 1 1 " "Found 1 design units, including 1 entities, in source file _16_bits_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 _16_bits_and " "Found entity 1: _16_bits_and" {  } { { "_16_bits_and.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bits_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_test.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control_test " "Found entity 1: alu_control_test" {  } { { "alu_control_test.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/alu_control_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu16 " "Found entity 1: alu16" {  } { { "alu16.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/alu16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_block.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/register_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_test.v 1 1 " "Found 1 design units, including 1 entities, in source file register_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_test " "Found entity 1: register_test" {  } { { "register_test.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/register_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16_test.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu16_test " "Found entity 1: alu16_test" {  } { { "alu16_test.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/alu16_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_test.v 1 1 " "Found 1 design units, including 1 entities, in source file control_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_test " "Found entity 1: control_test" {  } { { "control_test.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/control_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_test.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_test " "Found entity 1: instruction_test" {  } { { "instruction_test.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/instruction_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_test.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_test " "Found entity 1: memory_test" {  } { { "memory_test.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/memory_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2x1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _2x1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2x1_mux " "Found entity 1: _2x1_mux" {  } { { "_2x1_mux.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_2x1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8x1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _8x1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8x1_mux " "Found entity 1: _8x1_mux" {  } { { "_8x1_mux.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_8x1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_16_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file _16_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _16_bit_adder " "Found entity 1: _16_bit_adder" {  } { { "_16_bit_adder.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2x1_16_bit_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _2x1_16_bit_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2x1_16_bit_mux " "Found entity 1: _2x1_16_bit_mux" {  } { { "_2x1_16_bit_mux.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_2x1_16_bit_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_test " "Found entity 1: mips_test" {  } { { "mips_test.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/mips_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673907722959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673907722959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "_16_bit_mips_single " "Elaborating entity \"_16_bit_mips_single\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673907723013 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(22) " "Verilog HDL warning at _16_bit_mips_single.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723015 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(23) " "Verilog HDL warning at _16_bit_mips_single.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723015 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(24) " "Verilog HDL warning at _16_bit_mips_single.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723015 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(25) " "Verilog HDL warning at _16_bit_mips_single.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723015 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(26) " "Verilog HDL warning at _16_bit_mips_single.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723016 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(27) " "Verilog HDL warning at _16_bit_mips_single.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723016 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(29) " "Verilog HDL warning at _16_bit_mips_single.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723016 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(30) " "Verilog HDL warning at _16_bit_mips_single.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723016 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(31) " "Verilog HDL warning at _16_bit_mips_single.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723016 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(32) " "Verilog HDL warning at _16_bit_mips_single.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723016 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(34) " "Verilog HDL warning at _16_bit_mips_single.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723016 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(35) " "Verilog HDL warning at _16_bit_mips_single.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723016 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(36) " "Verilog HDL warning at _16_bit_mips_single.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723016 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(37) " "Verilog HDL warning at _16_bit_mips_single.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723017 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(39) " "Verilog HDL warning at _16_bit_mips_single.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723017 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(40) " "Verilog HDL warning at _16_bit_mips_single.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723017 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(41) " "Verilog HDL warning at _16_bit_mips_single.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723017 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(42) " "Verilog HDL warning at _16_bit_mips_single.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723017 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(44) " "Verilog HDL warning at _16_bit_mips_single.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723017 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(45) " "Verilog HDL warning at _16_bit_mips_single.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723017 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(46) " "Verilog HDL warning at _16_bit_mips_single.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723017 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(47) " "Verilog HDL warning at _16_bit_mips_single.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723017 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(49) " "Verilog HDL warning at _16_bit_mips_single.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723018 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(50) " "Verilog HDL warning at _16_bit_mips_single.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723018 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(51) " "Verilog HDL warning at _16_bit_mips_single.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723018 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(52) " "Verilog HDL warning at _16_bit_mips_single.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723018 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(53) " "Verilog HDL warning at _16_bit_mips_single.v(53): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 53 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723018 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(54) " "Verilog HDL warning at _16_bit_mips_single.v(54): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 54 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723018 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(56) " "Verilog HDL warning at _16_bit_mips_single.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723018 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(57) " "Verilog HDL warning at _16_bit_mips_single.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723018 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(58) " "Verilog HDL warning at _16_bit_mips_single.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723018 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(59) " "Verilog HDL warning at _16_bit_mips_single.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723019 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(60) " "Verilog HDL warning at _16_bit_mips_single.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723019 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(61) " "Verilog HDL warning at _16_bit_mips_single.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723019 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(62) " "Verilog HDL warning at _16_bit_mips_single.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723019 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(63) " "Verilog HDL warning at _16_bit_mips_single.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723019 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(64) " "Verilog HDL warning at _16_bit_mips_single.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723019 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(65) " "Verilog HDL warning at _16_bit_mips_single.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723019 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(66) " "Verilog HDL warning at _16_bit_mips_single.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723019 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(67) " "Verilog HDL warning at _16_bit_mips_single.v(67): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 67 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723019 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(68) " "Verilog HDL warning at _16_bit_mips_single.v(68): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 68 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723020 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(69) " "Verilog HDL warning at _16_bit_mips_single.v(69): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 69 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723020 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(70) " "Verilog HDL warning at _16_bit_mips_single.v(70): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 70 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723020 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(71) " "Verilog HDL warning at _16_bit_mips_single.v(71): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 71 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723020 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(73) " "Verilog HDL warning at _16_bit_mips_single.v(73): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 73 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723020 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(74) " "Verilog HDL warning at _16_bit_mips_single.v(74): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 74 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723020 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(75) " "Verilog HDL warning at _16_bit_mips_single.v(75): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 75 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723020 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(76) " "Verilog HDL warning at _16_bit_mips_single.v(76): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 76 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723020 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(77) " "Verilog HDL warning at _16_bit_mips_single.v(77): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 77 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723020 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(78) " "Verilog HDL warning at _16_bit_mips_single.v(78): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 78 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723021 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(79) " "Verilog HDL warning at _16_bit_mips_single.v(79): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 79 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723021 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(80) " "Verilog HDL warning at _16_bit_mips_single.v(80): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 80 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723021 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(81) " "Verilog HDL warning at _16_bit_mips_single.v(81): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 81 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723021 "|_16_bit_mips_single"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 _16_bit_mips_single.v(82) " "Verilog HDL warning at _16_bit_mips_single.v(82): actual bit length 32 differs from formal bit length 1" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 82 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723021 "|_16_bit_mips_single"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_block instruction_block:I " "Elaborating entity \"instruction_block\" for hierarchy \"instruction_block:I\"" {  } { { "_16_bit_mips_single.v" "I" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723040 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.data_a 0 instruction_block.v(6) " "Net \"instructions.data_a\" at instruction_block.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/instruction_block.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1673907723041 "|_16_bit_mips_single|instruction_block:I"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.waddr_a 0 instruction_block.v(6) " "Net \"instructions.waddr_a\" at instruction_block.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/instruction_block.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1673907723041 "|_16_bit_mips_single|instruction_block:I"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.we_a 0 instruction_block.v(6) " "Net \"instructions.we_a\" at instruction_block.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_block.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/instruction_block.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1673907723041 "|_16_bit_mips_single|instruction_block:I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CONT0 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CONT0\"" {  } { { "_16_bit_mips_single.v" "CONT0" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723043 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 control_unit.v(40) " "Verilog HDL warning at control_unit.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "control_unit.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/control_unit.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723043 "|_16_bit_mips_single|control_unit:CONT0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 control_unit.v(42) " "Verilog HDL warning at control_unit.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "control_unit.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/control_unit.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723044 "|_16_bit_mips_single|control_unit:CONT0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 control_unit.v(43) " "Verilog HDL warning at control_unit.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "control_unit.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/control_unit.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723044 "|_16_bit_mips_single|control_unit:CONT0"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 control_unit.v(45) " "Verilog HDL warning at control_unit.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "control_unit.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/control_unit.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673907723044 "|_16_bit_mips_single|control_unit:CONT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2x1_mux _2x1_mux:MUX0 " "Elaborating entity \"_2x1_mux\" for hierarchy \"_2x1_mux:MUX0\"" {  } { { "_16_bit_mips_single.v" "MUX0" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_block register_block:regist " "Elaborating entity \"register_block\" for hierarchy \"register_block:regist\"" {  } { { "_16_bit_mips_single.v" "regist" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723050 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_block.v(17) " "Verilog HDL warning at register_block.v(17): ignoring unsupported system task" {  } { { "register_block.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/register_block.v" 17 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1673907723051 "|_16_bit_mips_single|register_block:regist"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2x1_16_bit_mux _2x1_16_bit_mux:MUXEx0 " "Elaborating entity \"_2x1_16_bit_mux\" for hierarchy \"_2x1_16_bit_mux:MUXEx0\"" {  } { { "_16_bit_mips_single.v" "MUXEx0" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:_aluc " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:_aluc\"" {  } { { "_16_bit_mips_single.v" "_aluc" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu16 alu16:_alu " "Elaborating entity \"alu16\" for hierarchy \"alu16:_alu\"" {  } { { "_16_bit_mips_single.v" "_alu" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_16_bit_adder alu16:_alu\|_16_bit_adder:add_nums " "Elaborating entity \"_16_bit_adder\" for hierarchy \"alu16:_alu\|_16_bit_adder:add_nums\"" {  } { { "alu16.v" "add_nums" { Text "C:/Users/Mert/Desktop/1901042646_project/alu16.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu16:_alu\|_16_bit_adder:add_nums\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"alu16:_alu\|_16_bit_adder:add_nums\|full_adder:FA0\"" {  } { { "_16_bit_adder.v" "FA0" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_adder.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder alu16:_alu\|_16_bit_adder:add_nums\|full_adder:FA0\|half_adder:HA1 " "Elaborating entity \"half_adder\" for hierarchy \"alu16:_alu\|_16_bit_adder:add_nums\|full_adder:FA0\|half_adder:HA1\"" {  } { { "full_adder.v" "HA1" { Text "C:/Users/Mert/Desktop/1901042646_project/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_16_bit_subtractor alu16:_alu\|_16_bit_subtractor:sub_nums " "Elaborating entity \"_16_bit_subtractor\" for hierarchy \"alu16:_alu\|_16_bit_subtractor:sub_nums\"" {  } { { "alu16.v" "sub_nums" { Text "C:/Users/Mert/Desktop/1901042646_project/alu16.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_16_bit_shift_left alu16:_alu\|_16_bit_shift_left:sll_nums " "Elaborating entity \"_16_bit_shift_left\" for hierarchy \"alu16:_alu\|_16_bit_shift_left:sll_nums\"" {  } { { "alu16.v" "sll_nums" { Text "C:/Users/Mert/Desktop/1901042646_project/alu16.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_16_bits_and alu16:_alu\|_16_bits_and:and_nums " "Elaborating entity \"_16_bits_and\" for hierarchy \"alu16:_alu\|_16_bits_and:and_nums\"" {  } { { "alu16.v" "and_nums" { Text "C:/Users/Mert/Desktop/1901042646_project/alu16.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_16_bits_or alu16:_alu\|_16_bits_or:or_nums " "Elaborating entity \"_16_bits_or\" for hierarchy \"alu16:_alu\|_16_bits_or:or_nums\"" {  } { { "alu16.v" "or_nums" { Text "C:/Users/Mert/Desktop/1901042646_project/alu16.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_16_bit_set_less_than alu16:_alu\|_16_bit_set_less_than:slt_nums " "Elaborating entity \"_16_bit_set_less_than\" for hierarchy \"alu16:_alu\|_16_bit_set_less_than:slt_nums\"" {  } { { "alu16.v" "slt_nums" { Text "C:/Users/Mert/Desktop/1901042646_project/alu16.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_16_bit_shift_right alu16:_alu\|_16_bit_shift_right:srl_nums " "Elaborating entity \"_16_bit_shift_right\" for hierarchy \"alu16:_alu\|_16_bit_shift_right:srl_nums\"" {  } { { "alu16.v" "srl_nums" { Text "C:/Users/Mert/Desktop/1901042646_project/alu16.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8x1_mux alu16:_alu\|_8x1_mux:M0 " "Elaborating entity \"_8x1_mux\" for hierarchy \"alu16:_alu\|_8x1_mux:M0\"" {  } { { "alu16.v" "M0" { Text "C:/Users/Mert/Desktop/1901042646_project/alu16.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_block:mem " "Elaborating entity \"memory_block\" for hierarchy \"memory_block:mem\"" {  } { { "_16_bit_mips_single.v" "mem" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673907723391 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memory_block.v(17) " "Verilog HDL warning at memory_block.v(17): ignoring unsupported system task" {  } { { "memory_block.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/memory_block.v" 17 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1673907723392 "|_16_bit_mips_single|memory_block:mem"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1673907724299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673907724299 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[0\] " "No output dependent on input pin \"PC\[0\]\"" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673907724335 "|_16_bit_mips_single|PC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[1\] " "No output dependent on input pin \"PC\[1\]\"" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673907724335 "|_16_bit_mips_single|PC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[2\] " "No output dependent on input pin \"PC\[2\]\"" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673907724335 "|_16_bit_mips_single|PC[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[3\] " "No output dependent on input pin \"PC\[3\]\"" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673907724335 "|_16_bit_mips_single|PC[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[4\] " "No output dependent on input pin \"PC\[4\]\"" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673907724335 "|_16_bit_mips_single|PC[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[5\] " "No output dependent on input pin \"PC\[5\]\"" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673907724335 "|_16_bit_mips_single|PC[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[6\] " "No output dependent on input pin \"PC\[6\]\"" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673907724335 "|_16_bit_mips_single|PC[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[7\] " "No output dependent on input pin \"PC\[7\]\"" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673907724335 "|_16_bit_mips_single|PC[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[8\] " "No output dependent on input pin \"PC\[8\]\"" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673907724335 "|_16_bit_mips_single|PC[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC\[9\] " "No output dependent on input pin \"PC\[9\]\"" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673907724335 "|_16_bit_mips_single|PC[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "_16_bit_mips_single.v" "" { Text "C:/Users/Mert/Desktop/1901042646_project/_16_bit_mips_single.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673907724335 "|_16_bit_mips_single|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1673907724335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1673907724336 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1673907724336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1673907724336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673907724364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 01:22:04 2023 " "Processing ended: Tue Jan 17 01:22:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673907724364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673907724364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673907724364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673907724364 ""}
