ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SPIS_SPI.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SPIS_SpiInit,"ax",%progbits
  18              		.align	2
  19              		.global	SPIS_SpiInit
  20              		.code	16
  21              		.thumb_func
  22              		.type	SPIS_SpiInit, %function
  23              	SPIS_SpiInit:
  24              	.LFB0:
  25              		.file 1 ".\\Generated_Source\\PSoC4\\SPIS_SPI.c"
   1:.\Generated_Source\PSoC4/SPIS_SPI.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/SPIS_SPI.c **** * File Name: SPIS_SPI.c
   3:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Version 3.10
   4:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
   5:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Description:
   6:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  SPI mode.
   8:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
   9:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Note:
  10:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
  11:.\Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************
  12:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/SPIS_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/SPIS_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/SPIS_SPI.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  18:.\Generated_Source\PSoC4/SPIS_SPI.c **** #include "SPIS_PVT.h"
  19:.\Generated_Source\PSoC4/SPIS_SPI.c **** #include "SPIS_SPI_UART_PVT.h"
  20:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  21:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if(SPIS_SCB_MODE_UNCONFIG_CONST_CFG)
  22:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  23:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /***************************************
  24:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  Configuration Structure Initialization
  25:.\Generated_Source\PSoC4/SPIS_SPI.c ****     ***************************************/
  26:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  27:.\Generated_Source\PSoC4/SPIS_SPI.c ****     const SPIS_SPI_INIT_STRUCT SPIS_configSpi =
  28:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
  29:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_MODE,
  30:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_SUB_MODE,
  31:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_CLOCK_MODE,
  32:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_OVS_FACTOR,
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 2


  33:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_MEDIAN_FILTER_ENABLE,
  34:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_LATE_MISO_SAMPLE_ENABLE,
  35:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_WAKE_ENABLE,
  36:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_RX_DATA_BITS_NUM,
  37:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_TX_DATA_BITS_NUM,
  38:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_BITS_ORDER,
  39:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_TRANSFER_SEPARATION,
  40:.\Generated_Source\PSoC4/SPIS_SPI.c ****         0u,
  41:.\Generated_Source\PSoC4/SPIS_SPI.c ****         NULL,
  42:.\Generated_Source\PSoC4/SPIS_SPI.c ****         0u,
  43:.\Generated_Source\PSoC4/SPIS_SPI.c ****         NULL,
  44:.\Generated_Source\PSoC4/SPIS_SPI.c ****         (uint32) SPIS_SCB_IRQ_INTERNAL,
  45:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_INTR_RX_MASK,
  46:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_RX_TRIGGER_LEVEL,
  47:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_INTR_TX_MASK,
  48:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_TX_TRIGGER_LEVEL,
  49:.\Generated_Source\PSoC4/SPIS_SPI.c ****         (uint8) SPIS_SPI_BYTE_MODE_ENABLE,
  50:.\Generated_Source\PSoC4/SPIS_SPI.c ****         (uint8) SPIS_SPI_FREE_RUN_SCLK_ENABLE,
  51:.\Generated_Source\PSoC4/SPIS_SPI.c ****         (uint8) SPIS_SPI_SS_POLARITY
  52:.\Generated_Source\PSoC4/SPIS_SPI.c ****     };
  53:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  54:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  55:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /*******************************************************************************
  56:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Function Name: SPIS_SpiInit
  57:.\Generated_Source\PSoC4/SPIS_SPI.c ****     ********************************************************************************
  58:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
  59:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Summary:
  60:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  Configures the SCB for the SPI operation.
  61:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
  62:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Parameters:
  63:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  config:  Pointer to a structure that contains the following ordered list of
  64:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *           fields. These fields match the selections available in the
  65:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *           customizer.
  66:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
  67:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Return:
  68:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  None
  69:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
  70:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *******************************************************************************/
  71:.\Generated_Source\PSoC4/SPIS_SPI.c ****     void SPIS_SpiInit(const SPIS_SPI_INIT_STRUCT *config)
  72:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
  73:.\Generated_Source\PSoC4/SPIS_SPI.c ****         if(NULL == config)
  74:.\Generated_Source\PSoC4/SPIS_SPI.c ****         {
  75:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  76:.\Generated_Source\PSoC4/SPIS_SPI.c ****         }
  77:.\Generated_Source\PSoC4/SPIS_SPI.c ****         else
  78:.\Generated_Source\PSoC4/SPIS_SPI.c ****         {
  79:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure pins */
  80:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_SetPins(SPIS_SCB_MODE_SPI, config->mode, SPIS_DUMMY_PARAM);
  81:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  82:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Store internal configuration */
  83:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_scbMode       = (uint8) SPIS_SCB_MODE_SPI;
  84:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_scbEnableWake = (uint8) config->enableWake;
  85:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_scbEnableIntr = (uint8) config->enableInterrupt;
  86:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  87:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Set RX direction internal variables */
  88:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBuffer      =         config->rxBuffer;
  89:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxDataBits    = (uint8) config->rxDataBits;
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 3


  90:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferSize  = (uint8) config->rxBufferSize;
  91:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  92:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Set TX direction internal variables */
  93:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBuffer      =         config->txBuffer;
  94:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txDataBits    = (uint8) config->txDataBits;
  95:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBufferSize  = (uint8) config->txBufferSize;
  96:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  97:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure SPI interface */
  98:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_CTRL_REG     = SPIS_GET_CTRL_OVS(config->oversample)           |
  99:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 100:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 101:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_CTRL_SPI;
 102:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 103:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_SPI_CTRL_REG = SPIS_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 104:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 105:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                                           SPIS_SPI_MODE_TI_PRECEDES
 106:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)     
 107:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateSa
 108:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRun
 109:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)   
 110:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SUB_MODE      (config->submode)      
 111:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 112:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 113:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure RX direction */
 114:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_RX_CTRL_REG     =  SPIS_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 115:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_GET_RX_CTRL_BIT_ORDER (config->bitOrder)      
 116:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_GET_RX_CTRL_MEDIAN    (config->enableMedianFil
 117:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_SPI_RX_CTRL;
 118:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 119:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_RX_FIFO_CTRL_REG = SPIS_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 120:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 121:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure TX direction */
 122:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_TX_CTRL_REG      = SPIS_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 123:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 124:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_SPI_TX_CTRL;
 125:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 126:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_TX_FIFO_CTRL_REG = SPIS_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 127:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 128:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 129:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntDisable    (SPIS_ISR_NUMBER);
 130:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntSetPriority(SPIS_ISR_NUMBER, SPIS_ISR_PRIORITY);
 131:.\Generated_Source\PSoC4/SPIS_SPI.c ****             (void) CyIntSetVector(SPIS_ISR_NUMBER, &SPIS_SPI_UART_ISR);
 132:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 133:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure interrupt sources */
 134:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_I2C_EC_MASK_REG = SPIS_NO_INTR_SOURCES;
 135:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_SPI_EC_MASK_REG = SPIS_NO_INTR_SOURCES;
 136:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_SLAVE_MASK_REG  = SPIS_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 137:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_MASTER_MASK_REG = SPIS_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 138:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_RX_MASK_REG     = SPIS_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 139:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_TX_MASK_REG     = SPIS_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
 140:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 141:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Set active SS0 */
 142:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_SpiSetActiveSlaveSelect(SPIS_SPI_SLAVE_SELECT0);
 143:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 144:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Clear RX buffer indexes */
 145:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferHead     = 0u;
 146:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferTail     = 0u;
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 4


 147:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferOverflow = 0u;
 148:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 149:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Clear TX buffer indexes */
 150:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBufferHead = 0u;
 151:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBufferTail = 0u;
 152:.\Generated_Source\PSoC4/SPIS_SPI.c ****         }
 153:.\Generated_Source\PSoC4/SPIS_SPI.c ****     }
 154:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 155:.\Generated_Source\PSoC4/SPIS_SPI.c **** #else
 156:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 157:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /*******************************************************************************
 158:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Function Name: SPIS_SpiInit
 159:.\Generated_Source\PSoC4/SPIS_SPI.c ****     ********************************************************************************
 160:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
 161:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Summary:
 162:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  Configures the SCB for the SPI operation.
 163:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
 164:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Parameters:
 165:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  None
 166:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
 167:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Return:
 168:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  None
 169:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
 170:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *******************************************************************************/
 171:.\Generated_Source\PSoC4/SPIS_SPI.c ****     void SPIS_SpiInit(void)
 172:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
  26              		.loc 1 172 0
  27              		.cfi_startproc
 173:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure SPI interface */
 174:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_CTRL_REG     = SPIS_SPI_DEFAULT_CTRL;
  28              		.loc 1 174 0
  29 0000 0E4A     		ldr	r2, .L2
  30 0002 0F4B     		ldr	r3, .L2+4
  31 0004 1A60     		str	r2, [r3]
 175:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_CTRL_REG = SPIS_SPI_DEFAULT_SPI_CTRL;
  32              		.loc 1 175 0
  33 0006 0D22     		mov	r2, #13
  34 0008 0E4B     		ldr	r3, .L2+8
  35 000a 1A60     		str	r2, [r3]
 176:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 177:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure TX and RX direction */
 178:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_RX_CTRL_REG      = SPIS_SPI_DEFAULT_RX_CTRL;
  36              		.loc 1 178 0
  37 000c 0E4B     		ldr	r3, .L2+12
  38 000e 0F4A     		ldr	r2, .L2+16
  39 0010 1360     		str	r3, [r2]
 179:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_RX_FIFO_CTRL_REG = SPIS_SPI_DEFAULT_RX_FIFO_CTRL;
  40              		.loc 1 179 0
  41 0012 0721     		mov	r1, #7
  42 0014 0E4A     		ldr	r2, .L2+20
  43 0016 1160     		str	r1, [r2]
 180:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 181:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure TX and RX direction */
 182:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_TX_CTRL_REG      = SPIS_SPI_DEFAULT_TX_CTRL;
  44              		.loc 1 182 0
  45 0018 0E4A     		ldr	r2, .L2+24
  46 001a 1360     		str	r3, [r2]
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 5


 183:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_TX_FIFO_CTRL_REG = SPIS_SPI_DEFAULT_TX_FIFO_CTRL;
  47              		.loc 1 183 0
  48 001c 0023     		mov	r3, #0
  49 001e 0E4A     		ldr	r2, .L2+28
  50 0020 1360     		str	r3, [r2]
 184:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 185:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 186:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if(SPIS_SCB_IRQ_INTERNAL)
 187:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntDisable    (SPIS_ISR_NUMBER);
 188:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntSetPriority(SPIS_ISR_NUMBER, SPIS_ISR_PRIORITY);
 189:.\Generated_Source\PSoC4/SPIS_SPI.c ****             (void) CyIntSetVector(SPIS_ISR_NUMBER, &SPIS_SPI_UART_ISR);
 190:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SCB_IRQ_INTERNAL) */
 191:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 192:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure interrupt sources */
 193:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_I2C_EC_MASK_REG = SPIS_SPI_DEFAULT_INTR_I2C_EC_MASK;
  51              		.loc 1 193 0
  52 0022 0E4A     		ldr	r2, .L2+32
  53 0024 1360     		str	r3, [r2]
 194:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_SPI_EC_MASK_REG = SPIS_SPI_DEFAULT_INTR_SPI_EC_MASK;
  54              		.loc 1 194 0
  55 0026 0E4A     		ldr	r2, .L2+36
  56 0028 1360     		str	r3, [r2]
 195:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_SLAVE_MASK_REG  = SPIS_SPI_DEFAULT_INTR_SLAVE_MASK;
  57              		.loc 1 195 0
  58 002a 0E4A     		ldr	r2, .L2+40
  59 002c 1360     		str	r3, [r2]
 196:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_MASTER_MASK_REG = SPIS_SPI_DEFAULT_INTR_MASTER_MASK;
  60              		.loc 1 196 0
  61 002e 0E4A     		ldr	r2, .L2+44
  62 0030 1360     		str	r3, [r2]
 197:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_RX_MASK_REG     = SPIS_SPI_DEFAULT_INTR_RX_MASK;
  63              		.loc 1 197 0
  64 0032 0E4A     		ldr	r2, .L2+48
  65 0034 1360     		str	r3, [r2]
 198:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_TX_MASK_REG     = SPIS_SPI_DEFAULT_INTR_TX_MASK;
  66              		.loc 1 198 0
  67 0036 0E4A     		ldr	r2, .L2+52
  68 0038 1360     		str	r3, [r2]
 199:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 200:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set active SS0 for master */
 201:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SPI_MASTER_CONST)
 202:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SpiSetActiveSlaveSelect(SPIS_SPI_SLAVE_SELECT0);
 203:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SPI_MASTER_CONST) */
 204:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 205:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if(SPIS_INTERNAL_RX_SW_BUFFER_CONST)
 206:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_rxBufferHead     = 0u;
 207:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_rxBufferTail     = 0u;
 208:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_rxBufferOverflow = 0u;
 209:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_INTERNAL_RX_SW_BUFFER_CONST) */
 210:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 211:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if(SPIS_INTERNAL_TX_SW_BUFFER_CONST)
 212:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_txBufferHead = 0u;
 213:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_txBufferTail = 0u;
 214:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_INTERNAL_TX_SW_BUFFER_CONST) */
 215:.\Generated_Source\PSoC4/SPIS_SPI.c ****     }
  69              		.loc 1 215 0
  70              		@ sp needed
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 6


  71 003a 7047     		bx	lr
  72              	.L3:
  73              		.align	2
  74              	.L2:
  75 003c 0B000001 		.word	16777227
  76 0040 00000740 		.word	1074200576
  77 0044 20000740 		.word	1074200608
  78 0048 0F010080 		.word	-2147483377
  79 004c 00030740 		.word	1074201344
  80 0050 04030740 		.word	1074201348
  81 0054 00020740 		.word	1074201088
  82 0058 04020740 		.word	1074201092
  83 005c 880E0740 		.word	1074204296
  84 0060 C80E0740 		.word	1074204360
  85 0064 480F0740 		.word	1074204488
  86 0068 080F0740 		.word	1074204424
  87 006c C80F0740 		.word	1074204616
  88 0070 880F0740 		.word	1074204552
  89              		.cfi_endproc
  90              	.LFE0:
  91              		.size	SPIS_SpiInit, .-SPIS_SpiInit
  92              		.section	.text.SPIS_SpiPostEnable,"ax",%progbits
  93              		.align	2
  94              		.global	SPIS_SpiPostEnable
  95              		.code	16
  96              		.thumb_func
  97              		.type	SPIS_SpiPostEnable, %function
  98              	SPIS_SpiPostEnable:
  99              	.LFB1:
 216:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SCB_MODE_UNCONFIG_CONST_CFG) */
 217:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 218:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 219:.\Generated_Source\PSoC4/SPIS_SPI.c **** /*******************************************************************************
 220:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Function Name: SPIS_SpiPostEnable
 221:.\Generated_Source\PSoC4/SPIS_SPI.c **** ********************************************************************************
 222:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 223:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Summary:
 224:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 225:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  to be controlled by the SCB SPI.
 226:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 227:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Parameters:
 228:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  None
 229:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 230:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Return:
 231:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  None
 232:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 233:.\Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************/
 234:.\Generated_Source\PSoC4/SPIS_SPI.c **** void SPIS_SpiPostEnable(void)
 235:.\Generated_Source\PSoC4/SPIS_SPI.c **** {
 100              		.loc 1 235 0
 101              		.cfi_startproc
 236:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if(SPIS_SCB_MODE_UNCONFIG_CONST_CFG)
 237:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 238:.\Generated_Source\PSoC4/SPIS_SPI.c ****     if (SPIS_CHECK_SPI_MASTER)
 239:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
 240:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SCLK_PIN)
 241:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 7


 242:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SCLK_HSIOM_REG, SPIS_SCLK_HSIOM_MASK,
 243:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SCLK_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 244:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SCLK_PIN) */
 245:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 246:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS0_PIN)
 247:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 248:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS0_HSIOM_REG, SPIS_SS0_HSIOM_MASK,
 249:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS0_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 250:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS0_PIN) */
 251:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 252:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS1_PIN)
 253:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 254:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS1_HSIOM_REG, SPIS_SS1_HSIOM_MASK,
 255:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS1_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 256:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS1_PIN) */
 257:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 258:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS2_PIN)
 259:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 260:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS2_HSIOM_REG, SPIS_SS2_HSIOM_MASK,
 261:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS2_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 262:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS2_PIN) */
 263:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 264:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS3_PIN)
 265:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 266:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS3_HSIOM_REG, SPIS_SS3_HSIOM_MASK,
 267:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS3_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 268:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS3_PIN) */
 269:.\Generated_Source\PSoC4/SPIS_SPI.c ****     }
 270:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 271:.\Generated_Source\PSoC4/SPIS_SPI.c **** #else
 272:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 273:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SCLK_PIN)
 274:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 275:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SCLK_M_HSIOM_REG, SPIS_SCLK_M_HSIOM_MASK,
 276:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SCLK_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 277:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_MISO_SDA_TX_PIN_PIN) */
 278:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 279:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS0_PIN)
 280:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 281:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS0_M_HSIOM_REG, SPIS_SS0_M_HSIOM_MASK,
 282:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS0_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 283:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS0_PIN) */
 284:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 285:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS1_PIN)
 286:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 287:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS1_M_HSIOM_REG, SPIS_SS1_M_HSIOM_MASK,
 288:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS1_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 289:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS1_PIN) */
 290:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 291:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS2_PIN)
 292:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 293:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS2_M_HSIOM_REG, SPIS_SS2_M_HSIOM_MASK,
 294:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS2_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 295:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS2_PIN) */
 296:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 297:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS3_PIN)
 298:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 8


 299:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS3_M_HSIOM_REG, SPIS_SS3_M_HSIOM_MASK,
 300:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS3_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 301:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS3_PIN) */
 302:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 303:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SCB_MODE_UNCONFIG_CONST_CFG) */
 304:.\Generated_Source\PSoC4/SPIS_SPI.c **** }
 102              		.loc 1 304 0
 103              		@ sp needed
 104 0000 7047     		bx	lr
 105              		.cfi_endproc
 106              	.LFE1:
 107              		.size	SPIS_SpiPostEnable, .-SPIS_SpiPostEnable
 108 0002 C046     		.section	.text.SPIS_SpiStop,"ax",%progbits
 109              		.align	2
 110              		.global	SPIS_SpiStop
 111              		.code	16
 112              		.thumb_func
 113              		.type	SPIS_SpiStop, %function
 114              	SPIS_SpiStop:
 115              	.LFB2:
 305:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 306:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 307:.\Generated_Source\PSoC4/SPIS_SPI.c **** /*******************************************************************************
 308:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Function Name: SPIS_SpiStop
 309:.\Generated_Source\PSoC4/SPIS_SPI.c **** ********************************************************************************
 310:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 311:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Summary:
 312:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) to
 313:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  keep them inactive after the block is disabled. The output pins are
 314:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  controlled by the GPIO data register.
 315:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 316:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Parameters:
 317:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  None
 318:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 319:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Return:
 320:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  None
 321:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 322:.\Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************/
 323:.\Generated_Source\PSoC4/SPIS_SPI.c **** void SPIS_SpiStop(void)
 324:.\Generated_Source\PSoC4/SPIS_SPI.c **** {
 116              		.loc 1 324 0
 117              		.cfi_startproc
 325:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if(SPIS_SCB_MODE_UNCONFIG_CONST_CFG)
 326:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 327:.\Generated_Source\PSoC4/SPIS_SPI.c ****     if (SPIS_CHECK_SPI_MASTER)
 328:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
 329:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SCLK_PIN)
 330:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 331:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_sclk_Write(SPIS_GET_SPI_SCLK_INACTIVE);
 332:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 333:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 334:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SCLK_HSIOM_REG, SPIS_SCLK_HSIOM_MASK,
 335:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SCLK_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 336:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_MISO_SDA_TX_PIN_PIN) */
 337:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 338:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS0_PIN)
 339:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 9


 340:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss0_Write(SPIS_GET_SPI_SS0_INACTIVE);
 341:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 342:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 343:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS0_HSIOM_REG, SPIS_SS0_HSIOM_MASK,
 344:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS0_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 345:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS0_PIN) */
 346:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 347:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS1_PIN)
 348:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 349:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss1_Write(SPIS_GET_SPI_SS1_INACTIVE);
 350:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 351:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 352:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS1_HSIOM_REG, SPIS_SS1_HSIOM_MASK,
 353:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS1_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 354:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS1_PIN) */
 355:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 356:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS2_PIN)
 357:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 358:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss2_Write(SPIS_GET_SPI_SS2_INACTIVE);
 359:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 360:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 361:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS2_HSIOM_REG, SPIS_SS2_HSIOM_MASK,
 362:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS2_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 363:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS2_PIN) */
 364:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 365:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS3_PIN)
 366:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 367:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss3_Write(SPIS_GET_SPI_SS3_INACTIVE);
 368:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 369:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 370:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS3_HSIOM_REG, SPIS_SS3_HSIOM_MASK,
 371:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS3_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 372:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS3_PIN) */
 373:.\Generated_Source\PSoC4/SPIS_SPI.c ****     }
 374:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 375:.\Generated_Source\PSoC4/SPIS_SPI.c **** #else
 376:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 377:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SCLK_PIN)
 378:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 379:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_sclk_m_Write(SPIS_GET_SPI_SCLK_INACTIVE);
 380:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 381:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 382:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SCLK_M_HSIOM_REG, SPIS_SCLK_M_HSIOM_MASK,
 383:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SCLK_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 384:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_MISO_SDA_TX_PIN_PIN) */
 385:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 386:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS0_PIN)
 387:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 388:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss0_m_Write(SPIS_GET_SPI_SS0_INACTIVE);
 389:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 390:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 391:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS0_M_HSIOM_REG, SPIS_SS0_M_HSIOM_MASK,
 392:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS0_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 393:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS0_PIN) */
 394:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 395:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS1_PIN)
 396:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 10


 397:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss1_m_Write(SPIS_GET_SPI_SS1_INACTIVE);
 398:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 399:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 400:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS1_M_HSIOM_REG, SPIS_SS1_M_HSIOM_MASK,
 401:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS1_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 402:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS1_PIN) */
 403:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 404:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS2_PIN)
 405:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 406:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss2_m_Write(SPIS_GET_SPI_SS2_INACTIVE);
 407:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 408:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 409:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS2_M_HSIOM_REG, SPIS_SS2_M_HSIOM_MASK,
 410:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS2_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 411:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS2_PIN) */
 412:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 413:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS3_PIN)
 414:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 415:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss3_m_Write(SPIS_GET_SPI_SS3_INACTIVE);
 416:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 417:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 418:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS3_M_HSIOM_REG, SPIS_SS3_M_HSIOM_MASK,
 419:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS3_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 420:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS3_PIN) */
 421:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 422:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SCB_MODE_UNCONFIG_CONST_CFG) */
 423:.\Generated_Source\PSoC4/SPIS_SPI.c **** }
 118              		.loc 1 423 0
 119              		@ sp needed
 120 0000 7047     		bx	lr
 121              		.cfi_endproc
 122              	.LFE2:
 123              		.size	SPIS_SpiStop, .-SPIS_SpiStop
 124 0002 C046     		.text
 125              	.Letext0:
 126              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 127              		.section	.debug_info,"",%progbits
 128              	.Ldebug_info0:
 129 0000 D5000000 		.4byte	0xd5
 130 0004 0400     		.2byte	0x4
 131 0006 00000000 		.4byte	.Ldebug_abbrev0
 132 000a 04       		.byte	0x4
 133 000b 01       		.uleb128 0x1
 134 000c 06010000 		.4byte	.LASF18
 135 0010 01       		.byte	0x1
 136 0011 8D000000 		.4byte	.LASF19
 137 0015 41000000 		.4byte	.LASF20
 138 0019 00000000 		.4byte	.Ldebug_ranges0+0
 139 001d 00000000 		.4byte	0
 140 0021 00000000 		.4byte	.Ldebug_line0
 141 0025 02       		.uleb128 0x2
 142 0026 01       		.byte	0x1
 143 0027 06       		.byte	0x6
 144 0028 FA000000 		.4byte	.LASF0
 145 002c 02       		.uleb128 0x2
 146 002d 01       		.byte	0x1
 147 002e 08       		.byte	0x8
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 11


 148 002f B1000000 		.4byte	.LASF1
 149 0033 02       		.uleb128 0x2
 150 0034 02       		.byte	0x2
 151 0035 05       		.byte	0x5
 152 0036 94010000 		.4byte	.LASF2
 153 003a 02       		.uleb128 0x2
 154 003b 02       		.byte	0x2
 155 003c 07       		.byte	0x7
 156 003d 74000000 		.4byte	.LASF3
 157 0041 02       		.uleb128 0x2
 158 0042 04       		.byte	0x4
 159 0043 05       		.byte	0x5
 160 0044 D7000000 		.4byte	.LASF4
 161 0048 02       		.uleb128 0x2
 162 0049 04       		.byte	0x4
 163 004a 07       		.byte	0x7
 164 004b 2F000000 		.4byte	.LASF5
 165 004f 02       		.uleb128 0x2
 166 0050 08       		.byte	0x8
 167 0051 05       		.byte	0x5
 168 0052 00000000 		.4byte	.LASF6
 169 0056 02       		.uleb128 0x2
 170 0057 08       		.byte	0x8
 171 0058 07       		.byte	0x7
 172 0059 5D000000 		.4byte	.LASF7
 173 005d 03       		.uleb128 0x3
 174 005e 04       		.byte	0x4
 175 005f 05       		.byte	0x5
 176 0060 696E7400 		.ascii	"int\000"
 177 0064 02       		.uleb128 0x2
 178 0065 04       		.byte	0x4
 179 0066 07       		.byte	0x7
 180 0067 15000000 		.4byte	.LASF8
 181 006b 04       		.uleb128 0x4
 182 006c 0E000000 		.4byte	.LASF12
 183 0070 02       		.byte	0x2
 184 0071 3A01     		.2byte	0x13a
 185 0073 48000000 		.4byte	0x48
 186 0077 02       		.uleb128 0x2
 187 0078 04       		.byte	0x4
 188 0079 04       		.byte	0x4
 189 007a 87000000 		.4byte	.LASF9
 190 007e 02       		.uleb128 0x2
 191 007f 08       		.byte	0x8
 192 0080 04       		.byte	0x4
 193 0081 E0000000 		.4byte	.LASF10
 194 0085 02       		.uleb128 0x2
 195 0086 01       		.byte	0x1
 196 0087 08       		.byte	0x8
 197 0088 BF000000 		.4byte	.LASF11
 198 008c 04       		.uleb128 0x4
 199 008d E7000000 		.4byte	.LASF13
 200 0091 02       		.byte	0x2
 201 0092 E401     		.2byte	0x1e4
 202 0094 98000000 		.4byte	0x98
 203 0098 05       		.uleb128 0x5
 204 0099 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 12


 205 009d 02       		.uleb128 0x2
 206 009e 04       		.byte	0x4
 207 009f 07       		.byte	0x7
 208 00a0 9E010000 		.4byte	.LASF14
 209 00a4 06       		.uleb128 0x6
 210 00a5 22000000 		.4byte	.LASF15
 211 00a9 01       		.byte	0x1
 212 00aa AB       		.byte	0xab
 213 00ab 00000000 		.4byte	.LFB0
 214 00af 74000000 		.4byte	.LFE0-.LFB0
 215 00b3 01       		.uleb128 0x1
 216 00b4 9C       		.byte	0x9c
 217 00b5 06       		.uleb128 0x6
 218 00b6 C4000000 		.4byte	.LASF16
 219 00ba 01       		.byte	0x1
 220 00bb EA       		.byte	0xea
 221 00bc 00000000 		.4byte	.LFB1
 222 00c0 02000000 		.4byte	.LFE1-.LFB1
 223 00c4 01       		.uleb128 0x1
 224 00c5 9C       		.byte	0x9c
 225 00c6 07       		.uleb128 0x7
 226 00c7 ED000000 		.4byte	.LASF17
 227 00cb 01       		.byte	0x1
 228 00cc 4301     		.2byte	0x143
 229 00ce 00000000 		.4byte	.LFB2
 230 00d2 02000000 		.4byte	.LFE2-.LFB2
 231 00d6 01       		.uleb128 0x1
 232 00d7 9C       		.byte	0x9c
 233 00d8 00       		.byte	0
 234              		.section	.debug_abbrev,"",%progbits
 235              	.Ldebug_abbrev0:
 236 0000 01       		.uleb128 0x1
 237 0001 11       		.uleb128 0x11
 238 0002 01       		.byte	0x1
 239 0003 25       		.uleb128 0x25
 240 0004 0E       		.uleb128 0xe
 241 0005 13       		.uleb128 0x13
 242 0006 0B       		.uleb128 0xb
 243 0007 03       		.uleb128 0x3
 244 0008 0E       		.uleb128 0xe
 245 0009 1B       		.uleb128 0x1b
 246 000a 0E       		.uleb128 0xe
 247 000b 55       		.uleb128 0x55
 248 000c 17       		.uleb128 0x17
 249 000d 11       		.uleb128 0x11
 250 000e 01       		.uleb128 0x1
 251 000f 10       		.uleb128 0x10
 252 0010 17       		.uleb128 0x17
 253 0011 00       		.byte	0
 254 0012 00       		.byte	0
 255 0013 02       		.uleb128 0x2
 256 0014 24       		.uleb128 0x24
 257 0015 00       		.byte	0
 258 0016 0B       		.uleb128 0xb
 259 0017 0B       		.uleb128 0xb
 260 0018 3E       		.uleb128 0x3e
 261 0019 0B       		.uleb128 0xb
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 13


 262 001a 03       		.uleb128 0x3
 263 001b 0E       		.uleb128 0xe
 264 001c 00       		.byte	0
 265 001d 00       		.byte	0
 266 001e 03       		.uleb128 0x3
 267 001f 24       		.uleb128 0x24
 268 0020 00       		.byte	0
 269 0021 0B       		.uleb128 0xb
 270 0022 0B       		.uleb128 0xb
 271 0023 3E       		.uleb128 0x3e
 272 0024 0B       		.uleb128 0xb
 273 0025 03       		.uleb128 0x3
 274 0026 08       		.uleb128 0x8
 275 0027 00       		.byte	0
 276 0028 00       		.byte	0
 277 0029 04       		.uleb128 0x4
 278 002a 16       		.uleb128 0x16
 279 002b 00       		.byte	0
 280 002c 03       		.uleb128 0x3
 281 002d 0E       		.uleb128 0xe
 282 002e 3A       		.uleb128 0x3a
 283 002f 0B       		.uleb128 0xb
 284 0030 3B       		.uleb128 0x3b
 285 0031 05       		.uleb128 0x5
 286 0032 49       		.uleb128 0x49
 287 0033 13       		.uleb128 0x13
 288 0034 00       		.byte	0
 289 0035 00       		.byte	0
 290 0036 05       		.uleb128 0x5
 291 0037 35       		.uleb128 0x35
 292 0038 00       		.byte	0
 293 0039 49       		.uleb128 0x49
 294 003a 13       		.uleb128 0x13
 295 003b 00       		.byte	0
 296 003c 00       		.byte	0
 297 003d 06       		.uleb128 0x6
 298 003e 2E       		.uleb128 0x2e
 299 003f 00       		.byte	0
 300 0040 3F       		.uleb128 0x3f
 301 0041 19       		.uleb128 0x19
 302 0042 03       		.uleb128 0x3
 303 0043 0E       		.uleb128 0xe
 304 0044 3A       		.uleb128 0x3a
 305 0045 0B       		.uleb128 0xb
 306 0046 3B       		.uleb128 0x3b
 307 0047 0B       		.uleb128 0xb
 308 0048 27       		.uleb128 0x27
 309 0049 19       		.uleb128 0x19
 310 004a 11       		.uleb128 0x11
 311 004b 01       		.uleb128 0x1
 312 004c 12       		.uleb128 0x12
 313 004d 06       		.uleb128 0x6
 314 004e 40       		.uleb128 0x40
 315 004f 18       		.uleb128 0x18
 316 0050 9742     		.uleb128 0x2117
 317 0052 19       		.uleb128 0x19
 318 0053 00       		.byte	0
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 14


 319 0054 00       		.byte	0
 320 0055 07       		.uleb128 0x7
 321 0056 2E       		.uleb128 0x2e
 322 0057 00       		.byte	0
 323 0058 3F       		.uleb128 0x3f
 324 0059 19       		.uleb128 0x19
 325 005a 03       		.uleb128 0x3
 326 005b 0E       		.uleb128 0xe
 327 005c 3A       		.uleb128 0x3a
 328 005d 0B       		.uleb128 0xb
 329 005e 3B       		.uleb128 0x3b
 330 005f 05       		.uleb128 0x5
 331 0060 27       		.uleb128 0x27
 332 0061 19       		.uleb128 0x19
 333 0062 11       		.uleb128 0x11
 334 0063 01       		.uleb128 0x1
 335 0064 12       		.uleb128 0x12
 336 0065 06       		.uleb128 0x6
 337 0066 40       		.uleb128 0x40
 338 0067 18       		.uleb128 0x18
 339 0068 9742     		.uleb128 0x2117
 340 006a 19       		.uleb128 0x19
 341 006b 00       		.byte	0
 342 006c 00       		.byte	0
 343 006d 00       		.byte	0
 344              		.section	.debug_aranges,"",%progbits
 345 0000 2C000000 		.4byte	0x2c
 346 0004 0200     		.2byte	0x2
 347 0006 00000000 		.4byte	.Ldebug_info0
 348 000a 04       		.byte	0x4
 349 000b 00       		.byte	0
 350 000c 0000     		.2byte	0
 351 000e 0000     		.2byte	0
 352 0010 00000000 		.4byte	.LFB0
 353 0014 74000000 		.4byte	.LFE0-.LFB0
 354 0018 00000000 		.4byte	.LFB1
 355 001c 02000000 		.4byte	.LFE1-.LFB1
 356 0020 00000000 		.4byte	.LFB2
 357 0024 02000000 		.4byte	.LFE2-.LFB2
 358 0028 00000000 		.4byte	0
 359 002c 00000000 		.4byte	0
 360              		.section	.debug_ranges,"",%progbits
 361              	.Ldebug_ranges0:
 362 0000 00000000 		.4byte	.LFB0
 363 0004 74000000 		.4byte	.LFE0
 364 0008 00000000 		.4byte	.LFB1
 365 000c 02000000 		.4byte	.LFE1
 366 0010 00000000 		.4byte	.LFB2
 367 0014 02000000 		.4byte	.LFE2
 368 0018 00000000 		.4byte	0
 369 001c 00000000 		.4byte	0
 370              		.section	.debug_line,"",%progbits
 371              	.Ldebug_line0:
 372 0000 AD000000 		.section	.debug_str,"MS",%progbits,1
 372      02005E00 
 372      00000201 
 372      FB0E0D00 
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 15


 372      01010101 
 373              	.LASF6:
 374 0000 6C6F6E67 		.ascii	"long long int\000"
 374      206C6F6E 
 374      6720696E 
 374      7400
 375              	.LASF12:
 376 000e 75696E74 		.ascii	"uint32\000"
 376      333200
 377              	.LASF8:
 378 0015 756E7369 		.ascii	"unsigned int\000"
 378      676E6564 
 378      20696E74 
 378      00
 379              	.LASF15:
 380 0022 53504953 		.ascii	"SPIS_SpiInit\000"
 380      5F537069 
 380      496E6974 
 380      00
 381              	.LASF5:
 382 002f 6C6F6E67 		.ascii	"long unsigned int\000"
 382      20756E73 
 382      69676E65 
 382      6420696E 
 382      7400
 383              	.LASF20:
 384 0041 433A5C45 		.ascii	"C:\\E3PRJ3\\PSoC4Master.cydsn\000"
 384      3350524A 
 384      335C5053 
 384      6F43344D 
 384      61737465 
 385              	.LASF7:
 386 005d 6C6F6E67 		.ascii	"long long unsigned int\000"
 386      206C6F6E 
 386      6720756E 
 386      7369676E 
 386      65642069 
 387              	.LASF3:
 388 0074 73686F72 		.ascii	"short unsigned int\000"
 388      7420756E 
 388      7369676E 
 388      65642069 
 388      6E7400
 389              	.LASF9:
 390 0087 666C6F61 		.ascii	"float\000"
 390      7400
 391              	.LASF19:
 392 008d 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\SPIS_SPI.c\000"
 392      6E657261 
 392      7465645F 
 392      536F7572 
 392      63655C50 
 393              	.LASF1:
 394 00b1 756E7369 		.ascii	"unsigned char\000"
 394      676E6564 
 394      20636861 
 394      7200
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\cc1VCOF7.s 			page 16


 395              	.LASF11:
 396 00bf 63686172 		.ascii	"char\000"
 396      00
 397              	.LASF16:
 398 00c4 53504953 		.ascii	"SPIS_SpiPostEnable\000"
 398      5F537069 
 398      506F7374 
 398      456E6162 
 398      6C6500
 399              	.LASF4:
 400 00d7 6C6F6E67 		.ascii	"long int\000"
 400      20696E74 
 400      00
 401              	.LASF10:
 402 00e0 646F7562 		.ascii	"double\000"
 402      6C6500
 403              	.LASF13:
 404 00e7 72656733 		.ascii	"reg32\000"
 404      3200
 405              	.LASF17:
 406 00ed 53504953 		.ascii	"SPIS_SpiStop\000"
 406      5F537069 
 406      53746F70 
 406      00
 407              	.LASF0:
 408 00fa 7369676E 		.ascii	"signed char\000"
 408      65642063 
 408      68617200 
 409              	.LASF18:
 410 0106 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 410      4320342E 
 410      392E3320 
 410      32303135 
 410      30333033 
 411 0139 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 411      20726576 
 411      6973696F 
 411      6E203232 
 411      31323230 
 412 016c 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 412      66756E63 
 412      74696F6E 
 412      2D736563 
 412      74696F6E 
 413              	.LASF2:
 414 0194 73686F72 		.ascii	"short int\000"
 414      7420696E 
 414      7400
 415              	.LASF14:
 416 019e 73697A65 		.ascii	"sizetype\000"
 416      74797065 
 416      00
 417              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
