# Course project of computer organization and design

- Implementation of RISC-V single-cycle and fine-stage pipeline CPU by verilog.
- Drivers for LCD to show images rendered from CPU
- C Program and its RISC-V assembly of game 2048.
