# master_slave_if
simple master_slave interface  in spinalhdl
spinalhdl file : master_slave_if/src/main/scala/dma_if.scala
generate verilog file :dma_if.v
