I 000051 55 2325          1746117518878 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746117518879 2025.05.01 19:38:38)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 1a191f1d4e4d1a0c481f0841421c4e1c1f1c4e1c4c)
	(_ent
		(_time 1746117518876)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_port(_int write_en -1 0 10(_ent(_in))))
		(_port(_int read_en -1 0 11(_ent(_in))))
		(_port(_int write_data 0 0 12(_ent(_in))))
		(_port(_int read_data 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 19(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 20(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_trgt(7))(_sens(0)(2)(3)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment(_trgt(6))(_sens(7)(2)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1756          1746117648497 Behavioral
(_unit VHDL(ab_reg 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1746117648498 2025.05.01 19:40:48)
	(_source(\../src/AB_Reg.vhd\))
	(_parameters tan)
	(_code 64676164623066736466713e326265626661326366)
	(_ent
		(_time 1746117648495)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int in_A 0 0 9(_ent(_in))))
		(_port(_int in_B 0 0 10(_ent(_in))))
		(_port(_int in_ALUout 0 0 11(_ent(_in))))
		(_port(_int out_A 0 0 13(_ent(_out))))
		(_port(_int out_B 0 0 14(_ent(_out))))
		(_port(_int out_ALUout 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int register_array 0 20(_array 1((_to i 0 i 2)))))
		(_sig(_int regs 2 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8(2))(8(1))(8(0))(8))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((out_A)(regs(0))))(_trgt(5))(_sens(8(0))))))
			(line__35(_arch 2 0 35(_assignment(_alias((out_B)(regs(1))))(_trgt(6))(_sens(8(1))))))
			(line__36(_arch 3 0 36(_assignment(_alias((out_ALUout)(regs(2))))(_trgt(7))(_sens(8(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1718          1746117683539 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 20))
	(_version vf5)
	(_time 1746117683540 2025.05.01 19:41:23)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 4b181d491c1c185d404958101e4d4e4c494c484c49)
	(_ent
		(_time 1746117683537)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int address_in_1 0 0 9(_ent(_in))))
		(_port(_int address_in_2 0 0 10(_ent(_in))))
		(_port(_int write_address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 1 0 12(_ent(_in))))
		(_port(_int write_enable -1 0 13(_ent(_in))))
		(_port(_int data_out_1 1 0 15(_ent(_out))))
		(_port(_int data_out_2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registers_array 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(9))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon)(_read(6)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(7))(_sens(9)(2))(_mon))))
			(line__36(_arch 2 0 36(_assignment(_trgt(8))(_sens(9)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 982           1746117724791 Behavioral
(_unit VHDL(pcreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746117724792 2025.05.01 19:42:04)
	(_source(\../src/PCReg.vhd\))
	(_parameters tan)
	(_code 6d6d386d3a3b3b7b693a7a363c6b6e6a6f6b686b6a)
	(_ent
		(_time 1746117724789)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int load_enable -1 0 10(_ent(_in))))
		(_port(_int pc_out 0 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1199          1746117828141 Behavioral
(_unit VHDL(memorydataregister 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746117828142 2025.05.01 19:43:48)
	(_source(\../src/MemoryDataRegister.vhd\))
	(_parameters tan)
	(_code 1c1b4a1b4a4b1c0a4b480e47441a181a1d1b181a1d)
	(_ent
		(_time 1746117828139)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int reg_mem_data 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_assignment(_alias((data_out)(reg_mem_data)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1441          1746117968857 Behavioral
(_unit VHDL(instructionregister 0 10(behavioral 0 22))
	(_version vf5)
	(_time 1746117968858 2025.05.01 19:46:08)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code cbcec59ecc9d9cdccdcdd9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1746117968855)
	)
	(_object
		(_gen(_int n -1 0 11 \32\ (_ent((i 32)))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int reset_neg -2 0 14(_ent(_in))))
		(_port(_int IRWrite -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -2((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 16(_ent(_in))))
		(_port(_int out_instruction 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -2((_dto i 31 i 0)))))
		(_type(_int instr_reg_type 0 23(_array 1((_to i 0 i 0)))))
		(_sig(_int instr_reg 2 0 24(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(5(0)))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__37(_arch 1 0 37(_assignment(_alias((out_instruction)(instr_reg(0))))(_trgt(4))(_sens(5(0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1441          1746117993759 Behavioral
(_unit VHDL(instructionregister 0 10(behavioral 0 17))
	(_version vf5)
	(_time 1746117993760 2025.05.01 19:46:33)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code 151a1512454342021313074e4113161211131c1343)
	(_ent
		(_time 1746117968854)
	)
	(_object
		(_gen(_int n -1 0 11 \32\ (_ent((i 32)))))
		(_port(_int CLK -2 0 13(_ent(_in)(_event))))
		(_port(_int reset_neg -2 0 14(_ent(_in))))
		(_port(_int IRWrite -2 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -2((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 16(_ent(_in))))
		(_port(_int out_instruction 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int instr_reg_type 0 18(_array 1((_to i 0 i 0)))))
		(_sig(_int instr_reg 2 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5(0)))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__32(_arch 1 0 32(_assignment(_alias((out_instruction)(instr_reg(0))))(_trgt(4))(_sens(5(0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1426          1746118015374 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746118015375 2025.05.01 19:46:55)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code 7f2c227e7c29286879796d242c797a79787976792a)
	(_ent
		(_time 1746118015372)
	)
	(_object
		(_gen(_int n -1 0 6 \32\ (_ent((i 32)))))
		(_port(_int CLK -2 0 8(_ent(_in)(_event))))
		(_port(_int reset_neg -2 0 9(_ent(_in))))
		(_port(_int IRWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -2((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 11(_ent(_in))))
		(_port(_int out_instruction 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int instr_reg_type 0 18(_array 1((_to i 0 i 0)))))
		(_sig(_int instr_reg 2 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5(0)))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__32(_arch 1 0 32(_assignment(_alias((out_instruction)(instr_reg(0))))(_trgt(4))(_sens(5(0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1424          1746118117643 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746118117644 2025.05.01 19:48:37)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code f8f9a2a8a5aeafeffefeeaa3abfefdfefffef1fead)
	(_ent
		(_time 1746118117641)
	)
	(_object
		(_gen(_int n -1 0 6 \32\ (_ent((i 32)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int reset_n -2 0 9(_ent(_in))))
		(_port(_int IRWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -2((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 11(_ent(_in))))
		(_port(_int out_instruction 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int instr_reg_type 0 18(_array 1((_to i 0 i 0)))))
		(_sig(_int instr_reg 2 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5(0)))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__32(_arch 1 0 32(_assignment(_alias((out_instruction)(instr_reg(0))))(_trgt(4))(_sens(5(0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1739          1746118151188 Behavioral
(_unit VHDL(aluout 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746118151189 2025.05.01 19:49:11)
	(_source(\../src/write_enable .vhd\))
	(_parameters tan)
	(_code 030502055355521557521658560502055004060555)
	(_ent
		(_time 1746118151186)
	)
	(_object
		(_gen(_int n -1 0 6 \32\ (_ent((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -2((_dto i 31 i 0)))))
		(_port(_int operand_1 0 0 8(_ent(_in))))
		(_port(_int operand_2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -2((_dto i 3 i 0)))))
		(_port(_int ALU_control 1 0 10(_ent(_in))))
		(_port(_int result 0 0 13(_ent(_out))))
		(_port(_int zero -2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(5))(_sens(0)(1)(2))(_mon))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment(_alias((result)(temp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1739          1746118154004 Behavioral
(_unit VHDL(aluout 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746118154005 2025.05.01 19:49:14)
	(_source(\../src/write_enable .vhd\))
	(_parameters tan)
	(_code 0f095c090a595e195b5e1a545a090e095c080a0959)
	(_ent
		(_time 1746118151185)
	)
	(_object
		(_gen(_int n -1 0 6 \32\ (_ent((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -2((_dto i 31 i 0)))))
		(_port(_int operand_1 0 0 8(_ent(_in))))
		(_port(_int operand_2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -2((_dto i 3 i 0)))))
		(_port(_int ALU_control 1 0 10(_ent(_in))))
		(_port(_int result 0 0 13(_ent(_out))))
		(_port(_int zero -2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(5))(_sens(0)(1)(2))(_mon))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment(_alias((result)(temp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1424          1746118467165 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746118467166 2025.05.01 19:54:27)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code 54065f57050203435252460f0752515253525d5201)
	(_ent
		(_time 1746118117640)
	)
	(_object
		(_gen(_int n -1 0 6 \32\ (_ent((i 32)))))
		(_port(_int clk -2 0 8(_ent(_in)(_event))))
		(_port(_int reset_n -2 0 9(_ent(_in))))
		(_port(_int IRWrite -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -2((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 11(_ent(_in))))
		(_port(_int out_instruction 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int instr_reg_type 0 18(_array 1((_to i 0 i 0)))))
		(_sig(_int instr_reg 2 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(5(0)))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__32(_arch 1 0 32(_assignment(_alias((out_instruction)(instr_reg(0))))(_trgt(4))(_sens(5(0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1760          1746118555955 Behavioral
(_unit VHDL(aluout 0 5(behavioral 1 17))
	(_version vf5)
	(_time 1746118555956 2025.05.01 19:55:55)
	(_source(\../src/write_enable .vhd\(\../src/ALUout.vhd\)))
	(_parameters tan)
	(_code 31356434636760276560246a643730376236343767)
	(_ent
		(_time 1746118151185)
	)
	(_object
		(_gen(_int n -1 0 6 \32\ (_ent((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -2((_dto i 31 i 0)))))
		(_port(_int operand_1 0 0 8(_ent(_in))))
		(_port(_int operand_2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -2((_dto i 3 i 0)))))
		(_port(_int ALU_control 1 0 10(_ent(_in))))
		(_port(_int result 0 0 13(_ent(_out))))
		(_port(_int zero -2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 18(_array -2((_dto i 31 i 0)))))
		(_sig(_int temp 2 1 18(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 1 22(_assignment(_trgt(5))(_sens(0)(1)(2))(_mon))))
			(line__45(_arch 1 1 45(_assignment(_trgt(4))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment(_alias((result)(temp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2688          1746886437824 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746886437825 2025.05.10 17:13:57)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 9490c99b95c39482c6c586cfcc92c0929192c092c2)
	(_ent
		(_time 1746117518875)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_port(_int write_en -1 0 10(_ent(_in))))
		(_port(_int read_en -1 0 11(_ent(_in))))
		(_port(_int write_data 0 0 12(_ent(_in))))
		(_port(_int read_data 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 19(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 20(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 53(_prcs 0)))
		(_var(_int idx -2 0 70(_prcs 1)))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(7))(_sens(0)(2)(3)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__69(_arch 1 0 69(_prcs(_simple)(_trgt(6))(_sens(7)(2)(4))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 45(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2688          1746886554288 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746886554289 2025.05.10 17:15:54)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 89d9dd8785de899fdbdb9bd2d18fdd8f8c8fdd8fdf)
	(_ent
		(_time 1746117518875)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_port(_int write_en -1 0 10(_ent(_in))))
		(_port(_int read_en -1 0 11(_ent(_in))))
		(_port(_int write_data 0 0 12(_ent(_in))))
		(_port(_int read_data 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 19(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 20(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 43(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 52(_prcs 0)))
		(_var(_int idx -2 0 69(_prcs 1)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_trgt(7))(_sens(0)(2)(3)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__68(_arch 1 0 68(_prcs(_simple)(_trgt(6))(_sens(7)(2)(4))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 43(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2688          1746891044951 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746891044952 2025.05.10 18:30:44)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 29287b2d257e293f7b7b3b72712f7d2f2c2f7d2f7f)
	(_ent
		(_time 1746117518875)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_port(_int write_en -1 0 10(_ent(_in))))
		(_port(_int read_en -1 0 11(_ent(_in))))
		(_port(_int write_data 0 0 12(_ent(_in))))
		(_port(_int read_data 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 19(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 20(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 43(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 52(_prcs 0)))
		(_var(_int idx -2 0 69(_prcs 1)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_trgt(7))(_sens(0)(2)(3)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__68(_arch 1 0 68(_prcs(_simple)(_trgt(6))(_sens(7)(2)(4))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 43(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1754          1746891540953 Behavioral
(_unit VHDL(ab_reg 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1746891540954 2025.05.10 18:39:00)
	(_source(\../src/AB_Reg.vhd\))
	(_parameters tan)
	(_code a9afaffea2fdabbea9abbcf3ffafa8afabacffaeab)
	(_ent
		(_time 1746891540951)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int in_A 0 0 9(_ent(_in))))
		(_port(_int in_B 0 0 10(_ent(_in))))
		(_port(_int in_ALUout 0 0 11(_ent(_in))))
		(_port(_int out_A 0 0 13(_ent(_out))))
		(_port(_int out_B 0 0 14(_ent(_out))))
		(_port(_int out_ALUout 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int register_array 0 20(_array 1((_to i 0 i 2)))))
		(_sig(_int regs 2 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8(2))(8(1))(8(0))(8))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((out_A)(regs(0))))(_trgt(5))(_sens(8(0))))))
			(line__35(_arch 2 0 35(_assignment(_alias((out_B)(regs(1))))(_trgt(6))(_sens(8(1))))))
			(line__36(_arch 3 0 36(_assignment(_alias((out_ALUout)(regs(2))))(_trgt(7))(_sens(8(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 980           1746891544560 Behavioral
(_unit VHDL(pcreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746891544561 2025.05.10 18:39:04)
	(_source(\../src/PCReg.vhd\))
	(_parameters tan)
	(_code c2c4c797c39494d4c695d59993c4c1c5c0c4c7c4c5)
	(_ent
		(_time 1746891544558)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int load_enable -1 0 10(_ent(_in))))
		(_port(_int pc_out 0 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1197          1746891547157 Behavioral
(_unit VHDL(memorydataregister 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746891547158 2025.05.10 18:39:07)
	(_source(\../src/MemoryDataRegister.vhd\))
	(_parameters tan)
	(_code e4e3e6b7e5b3e4f2b3b0f6bfbce2e0e2e5e3e0e2e5)
	(_ent
		(_time 1746891547155)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int reg_mem_data 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_assignment(_alias((data_out)(reg_mem_data)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1327          1746891549203 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746891549204 2025.05.10 18:39:09)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code e3e7edb0b5b5b4f4e5e4f1b8b0e5e6e5e4e5eae5b6)
	(_ent
		(_time 1746891549201)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IRWrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 10(_ent(_in))))
		(_port(_int out_instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int instr_reg_type 0 17(_array 1((_to i 0 i 0)))))
		(_sig(_int instr_reg 2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(0)))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((out_instruction)(instr_reg(0))))(_trgt(4))(_sens(5(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 1237          1746891550708 archReg
(_unit VHDL(aluout 0 5(archreg 0 15))
	(_version vf5)
	(_time 1746891550709 2025.05.10 18:39:10)
	(_source(\../src/ALUout.vhd\))
	(_parameters tan)
	(_code cfcb9a9aca999ed99899da949ac9cec99cc8cac999)
	(_ent
		(_time 1746891550706)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 8(_ent(_out(_string \"00000000000000000000000000000000"\)))))
		(_port(_int en -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int Clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int regOut 1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(2)(3)(4)(0))(_dssslsensitivity 3))))
			(line__26(_arch 1 0 26(_assignment(_alias((output)(regOut)))(_trgt(1))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . archReg 2 -1)
)
I 000051 55 2688          1746891779977 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746891779978 2025.05.10 18:42:59)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 60376060653760763232723b386634666566346636)
	(_ent
		(_time 1746117518875)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_port(_int write_en -1 0 10(_ent(_in))))
		(_port(_int read_en -1 0 11(_ent(_in))))
		(_port(_int write_data 0 0 12(_ent(_in))))
		(_port(_int read_data 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 19(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 20(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 43(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 52(_prcs 0)))
		(_var(_int idx -2 0 69(_prcs 1)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_trgt(7))(_sens(0)(2)(3)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__68(_arch 1 0 68(_prcs(_simple)(_trgt(6))(_sens(7)(2)(4))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 43(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2515          1746891893310 Behavioral
(_unit VHDL(memory_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746891893311 2025.05.10 18:44:53)
	(_source(\../src/memory_tb.vhd\))
	(_parameters tan)
	(_code 10104c1715471006401f024b481546171416121644)
	(_ent
		(_time 1746891893308)
	)
	(_comp
		(Memory
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset_n -1 0 14(_ent (_in))))
				(_port(_int addr 0 0 15(_ent (_in))))
				(_port(_int write_en -1 0 16(_ent (_in))))
				(_port(_int read_en -1 0 17(_ent (_in))))
				(_port(_int write_data 0 0 18(_ent (_in))))
				(_port(_int read_data 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 37(_comp Memory)
		(_port
			((clk)(clk))
			((reset_n)(reset_n))
			((addr)(addr))
			((write_en)(write_en))
			((read_en)(read_en))
			((write_data)(write_data))
			((read_data)(read_data))
		)
		(_use(_ent . Memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int reset_n -1 0 25(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int addr 1 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_en -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int read_en -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int write_data 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data 1 0 30(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1684104530 1952539680 1868832865 1847620453 1830843503 1751348321 1769109280 1852142708 1952539680 8545)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(544503119 1914725999 1701277281 1634038304 1768169572 1869488228 1701978228 1852994932 1919253024 8559)
		(1953719636 1668179298 1768300648 1752394094 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3518          1746892953011 Behavioral
(_unit VHDL(ab_reg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746892953012 2025.05.10 19:02:33)
	(_source(\../src/ab_reg_tb.vhd\))
	(_parameters tan)
	(_code 8788858982d3859082d092ddd182d1808381858186)
	(_ent
		(_time 1746892953009)
	)
	(_comp
		(AB_Reg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int in_A 0 0 15(_ent (_in))))
				(_port(_int in_B 0 0 16(_ent (_in))))
				(_port(_int in_ALUout 0 0 17(_ent (_in))))
				(_port(_int out_A 0 0 19(_ent (_out))))
				(_port(_int out_B 0 0 20(_ent (_out))))
				(_port(_int out_ALUout 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 41(_comp AB_Reg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((in_A)(in_A))
			((in_B)(in_B))
			((in_ALUout)(in_ALUout))
			((out_A)(out_A))
			((out_B)(out_B))
			((out_ALUout)(out_ALUout))
		)
		(_use(_ent . AB_Reg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_A 1 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_B 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_ALUout 1 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_A 1 0 32(_arch(_uni))))
		(_sig(_int out_B 1 0 33(_arch(_uni))))
		(_sig(_int out_ALUout 1 0 34(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771)
		(33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1768300658 544502642 1953067639 8549)
		(50463234 50463234 50463234 50463234 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 33751810 33751810 33751810 33751810)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1702043762 1684959075 1769109280 2188660)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1701978226 561276275)
		(1381974593 1411409765 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1327          1746893157018 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746893157019 2025.05.10 19:05:57)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code 67336e67353130706160753c3461626160616e6132)
	(_ent
		(_time 1746891549200)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IRWrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 10(_ent(_in))))
		(_port(_int out_instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int instr_reg_type 0 17(_array 1((_to i 0 i 0)))))
		(_sig(_int instr_reg 2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(0)))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((out_instruction)(instr_reg(0))))(_trgt(4))(_sens(5(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1327          1746893185979 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746893185980 2025.05.10 19:06:25)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code 9094989fc5c6c787969782cbc396959697969996c5)
	(_ent
		(_time 1746891549200)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IRWrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 10(_ent(_in))))
		(_port(_int out_instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int instr_reg_type 0 17(_array 1((_to i 0 i 0)))))
		(_sig(_int instr_reg 2 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(5(0)))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((out_instruction)(instr_reg(0))))(_trgt(4))(_sens(5(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2487          1746893218016 Behavioral
(_unit VHDL(instrreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746893218017 2025.05.10 19:06:58)
	(_source(\../src/registers_tb.vhd\))
	(_parameters tan)
	(_code afa0f3f8acf9f8b8aefebdf4fca9aaa9a8aaf9a8ab)
	(_ent
		(_time 1746893218014)
	)
	(_comp
		(InstrReg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int IRWrite -1 0 15(_ent (_in))))
				(_port(_int in_instruction 0 0 16(_ent (_in))))
				(_port(_int out_instruction 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 32(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IRWrite)(IRWrite))
			((in_instruction)(in_instruction))
			((out_instruction)(out_instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int IRWrite -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_instruction 1 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_instruction 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 27(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1768383826 1919251571 1634692128 543450468 1852139639 1465010464 1702127986 2175037)
		(1768383826 1919251571 1684628512 1953459744 1634692128 1635131492 543520108 1852139639 1465010464 1702127986 2175293)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1768383826 1919251571 1634231072 1684367214 1701345056 1380524142 1953067607 556809573)
		(1768383826 1919251571 1953459744 1701602080 1684370017 1952866592 1914729061 1952805733 33)
		(1953721929 1734693490 1936020512 1852138100 1746954339 1663071073 1819307375 1684370533 1668641568 1936942435 1819047270 8569)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2487          1746893267364 Behavioral
(_unit VHDL(instrreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746893267365 2025.05.10 19:07:47)
	(_source(\../src/registers_tb.vhd\))
	(_parameters tan)
	(_code 7f7c207e7c2928687e2e6d242c797a79787a29787b)
	(_ent
		(_time 1746893218013)
	)
	(_comp
		(InstrReg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int IRWrite -1 0 15(_ent (_in))))
				(_port(_int in_instruction 0 0 16(_ent (_in))))
				(_port(_int out_instruction 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 32(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IRWrite)(IRWrite))
			((in_instruction)(in_instruction))
			((out_instruction)(out_instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int IRWrite -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_instruction 1 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_instruction 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 27(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1768383826 1919251571 1634692128 543450468 1852139639 1465010464 1702127986 2175037)
		(1768383826 1919251571 1684628512 1953459744 1634692128 1635131492 543520108 1852139639 1465010464 1702127986 2175293)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1768383826 1919251571 1634231072 1684367214 1701345056 1380524142 1953067607 556809573)
		(1768383826 1919251571 1953459744 1701602080 1684370017 1952866592 1914729061 1952805733 33)
		(1953721929 1734693490 1936020512 1852138100 1746954339 1663071073 1819307375 1684370533 1668641568 1936942435 1819047270 8569)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2487          1746893295235 Behavioral
(_unit VHDL(instrreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746893295236 2025.05.10 19:08:15)
	(_source(\../src/registers_tb.vhd\))
	(_parameters tan)
	(_code 520708510504054553034009015457545557045556)
	(_ent
		(_time 1746893218013)
	)
	(_comp
		(InstrReg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int IRWrite -1 0 15(_ent (_in))))
				(_port(_int in_instruction 0 0 16(_ent (_in))))
				(_port(_int out_instruction 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 32(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IRWrite)(IRWrite))
			((in_instruction)(in_instruction))
			((out_instruction)(out_instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int IRWrite -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_instruction 1 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_instruction 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 27(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1768383826 1919251571 1634692128 543450468 1852139639 1465010464 1702127986 2175037)
		(1768383826 1919251571 1684628512 1953459744 1634692128 1635131492 543520108 1852139639 1465010464 1702127986 2175293)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1768383826 1919251571 1634231072 1684367214 1701345056 1380524142 1953067607 556809573)
		(1768383826 1919251571 1953459744 1701602080 1684370017 1952866592 1914729061 1952805733 33)
		(1953721929 1734693490 1936020512 1852138100 1746954339 1663071073 1819307375 1684370533 1668641568 1936942435 1819047270 8569)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2487          1746893325872 Behavioral
(_unit VHDL(instrreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746893325873 2025.05.10 19:08:45)
	(_source(\../src/registers_tb.vhd\))
	(_parameters tan)
	(_code 03010e055555541402521158500506050406550407)
	(_ent
		(_time 1746893218013)
	)
	(_comp
		(InstrReg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int IRWrite -1 0 15(_ent (_in))))
				(_port(_int in_instruction 0 0 16(_ent (_in))))
				(_port(_int out_instruction 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 32(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IRWrite)(IRWrite))
			((in_instruction)(in_instruction))
			((out_instruction)(out_instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int IRWrite -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_instruction 1 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_instruction 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 27(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1768383826 1919251571 1634692128 543450468 1852139639 1465010464 1702127986 2175037)
		(1768383826 1919251571 1684628512 1953459744 1634692128 1635131492 543520108 1852139639 1465010464 1702127986 2175293)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1768383826 1919251571 1634231072 1684367214 1701345056 1380524142 1953067607 556809573)
		(1768383826 1919251571 1953459744 1701602080 1684370017 1952866592 1914729061 1952805733 33)
		(1953721929 1734693490 1936020512 1852138100 1746954339 1663071073 1819307375 1684370533 1668641568 1936942435 1819047270 8569)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2487          1746893332896 Behavioral
(_unit VHDL(instrreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746893332897 2025.05.10 19:08:52)
	(_source(\../src/registers_tb.vhd\))
	(_parameters tan)
	(_code 7a79257b7e2c2d6d7b2b6821297c7f7c7d7f2c7d7e)
	(_ent
		(_time 1746893218013)
	)
	(_comp
		(InstrReg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int IRWrite -1 0 15(_ent (_in))))
				(_port(_int in_instruction 0 0 16(_ent (_in))))
				(_port(_int out_instruction 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 32(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IRWrite)(IRWrite))
			((in_instruction)(in_instruction))
			((out_instruction)(out_instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int IRWrite -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_instruction 1 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_instruction 1 0 25(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 27(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1768383826 1919251571 1634692128 543450468 1852139639 1465010464 1702127986 2175037)
		(1768383826 1919251571 1684628512 1953459744 1634692128 1635131492 543520108 1852139639 1465010464 1702127986 2175293)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1768383826 1919251571 1634231072 1684367214 1701345056 1380524142 1953067607 556809573)
		(1768383826 1919251571 1953459744 1701602080 1684370017 1952866592 1914729061 1952805733 33)
		(1953721929 1734693490 1936020512 1852138100 1746954339 1663071073 1819307375 1684370533 1668641568 1936942435 1819047270 8569)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1211          1746893436376 Behavioral
(_unit VHDL(pcreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746893436377 2025.05.10 19:10:36)
	(_source(\../src/PCReg.vhd\))
	(_parameters tan)
	(_code a7f6a4f0a3f1f1b1a3f5b0fcf6a1a4a0a5a1a2a1a0)
	(_ent
		(_time 1746891544557)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int load_enable -1 0 10(_ent(_in))))
		(_port(_int pc_out 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2))(_dssslsensitivity 1)(_read(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((pc_out)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2237          1746893567791 Behavioral
(_unit VHDL(pcreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746893567792 2025.05.10 19:12:47)
	(_source(\../src/PCReg_tb.vhd\))
	(_parameters tan)
	(_code 05540003035353130504125c020201030702050306)
	(_ent
		(_time 1746893567789)
	)
	(_comp
		(PCReg
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc_in 0 0 14(_ent (_in))))
				(_port(_int load_enable -1 0 15(_ent (_in))))
				(_port(_int pc_out 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 31(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_in)(pc_in))
			((load_enable)(load_enable))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_in 1 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int load_enable -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int pc_out 1 0 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1814053712 1701077359 1752637540 1814064741 1600414063 1650552421 809330028 33)
		(1679835984 1847616617 1814066287 543449455 544695662 1970037110 8549)
		(50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018)
		(1663058768 1735287144 1998611557 544105832 1684107116 1634624863 1030057058 8496)
		(1847608144 1914729583 1952805733 33)
		(1699890000 1702109287 1700951155 543712110 1936941424 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2463          1746896490136 Behavioral
(_unit VHDL(memorydataregister_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746896490137 2025.05.10 20:01:30)
	(_source(\../src/MemoryDataRegister_tb.vhd\))
	(_parameters tan)
	(_code 6c626b6c3a3b6c7a3f6f7e37346a686a6d6b686a6d)
	(_ent
		(_time 1746896490134)
	)
	(_comp
		(MemoryDataRegister
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int data_in 0 0 14(_ent (_in))))
				(_port(_int data_out 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 29(_comp MemoryDataRegister)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(data_in))
			((data_out)(data_out))
		)
		(_use(_ent . MemoryDataRegister)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 1 0 22(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1713398881 1953722985 1818326560 2188661)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1931502689 1852793701 1635131492 560297324)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1869440333 1631877490 1699897716 1953720679 1948283493 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2237          1746896576992 Behavioral
(_unit VHDL(pcreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746896576993 2025.05.10 20:02:56)
	(_source(\../src/PCReg_tb.vhd\))
	(_parameters tan)
	(_code b8ebeeecb3eeeeaeb8b9afe1bfbfbcbebabfb8bebb)
	(_ent
		(_time 1746893567788)
	)
	(_comp
		(PCReg
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc_in 0 0 14(_ent (_in))))
				(_port(_int load_enable -1 0 15(_ent (_in))))
				(_port(_int pc_out 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 31(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_in)(pc_in))
			((load_enable)(load_enable))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_in 1 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int load_enable -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int pc_out 1 0 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1814053712 1701077359 1752637540 1814064741 1600414063 1650552421 809330028 33)
		(1679835984 1847616617 1814066287 543449455 544695662 1970037110 8549)
		(50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018)
		(1663058768 1735287144 1998611557 544105832 1684107116 1634624863 1030057058 8496)
		(1847608144 1914729583 1952805733 33)
		(1699890000 1702109287 1700951155 543712110 1936941424 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000048 55 1191          1746896658017 archReg
(_unit VHDL(aluout 0 5(archreg 0 15))
	(_version vf5)
	(_time 1746896658018 2025.05.10 20:04:18)
	(_source(\../src/ALUout.vhd\))
	(_parameters tan)
	(_code 2f287d2b2a797e39787c3a747a292e297c282a2979)
	(_ent
		(_time 1746896658015)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 8(_ent(_out))))
		(_port(_int en -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int Clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int regOut 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(4)(0)(2)(3))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((output)(regOut)))(_trgt(1))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . archReg 2 -1)
)
I 000051 55 2520          1746896791990 Behavioral
(_unit VHDL(aluout_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746896791991 2025.05.10 20:06:31)
	(_source(\../src/ALUout_tb.vhd\))
	(_parameters tan)
	(_code 9094969fc3c6c186c09285cbc595c6979496929691)
	(_ent
		(_time 1746896791988)
	)
	(_comp
		(ALUout
			(_object
				(_port(_int input 0 0 12(_ent (_in))))
				(_port(_int output 0 0 13(_ent (_out))))
				(_port(_int en -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int Clk -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 32(_comp ALUout)
		(_port
			((input)(input))
			((output)(output))
			((en)(en))
			((reset)(reset))
			((Clk)(Clk))
		)
		(_use(_ent . ALUout)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int input 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int output 1 0 22(_arch(_uni))))
		(_sig(_int en -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 25(_arch(_uni((i 2))))))
		(_cnst(_int CLK_PERIOD -2 0 27(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(4)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1953845024 544503152 544501614 1702061426 1869881460 1919253024 8559)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 1886284064 1864397941 1818435694 795566959 2190949)
		(33751555 33751555 33751555 33751555 50463490 50463490 50463490 50463490)
		(1818845510 979726965 1953845024 544503152 1851877475 543450471 1752459639 1030645024 8496)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 2003136032 1886284064 2192501)
		(1818845510 979726965 1953845024 544503152 544501614 1634036835 543450482 1914730850 1952805733 1702045728 1684959075 1701339936 556362595)
		(1867861057 1948284021 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1247          1746896858987 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746896858988 2025.05.10 20:07:38)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code 383c653d656e6f2f3d6c2a636b3e3d3e3f3e313e6d)
	(_ent
		(_time 1746891549200)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IRWrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 10(_ent(_in))))
		(_port(_int out_instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instr_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((out_instruction)(instr_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2772          1746896941839 Behavioral
(_unit VHDL(instrreg_tb 0 5(behavioral 1 8))
	(_version vf5)
	(_time 1746896941840 2025.05.10 20:09:01)
	(_source(\../src/registers_tb.vhd\(\../src/InstrReg_tb.vhd\)))
	(_parameters tan)
	(_code e4e5edb7b5b2b3f3e6e2f6bfb7e2e1e2e3e1b2e3e0)
	(_ent
		(_time 1746893218013)
	)
	(_comp
		(InstrReg
			(_object
				(_port(_int clk -1 1 12(_ent (_in))))
				(_port(_int reset -1 1 13(_ent (_in))))
				(_port(_int IRWrite -1 1 14(_ent (_in))))
				(_port(_int in_instruction 0 1 15(_ent (_in))))
				(_port(_int out_instruction 0 1 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 1 31(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IRWrite)(IRWrite))
			((in_instruction)(in_instruction))
			((out_instruction)(out_instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 1 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 1 21(_arch(_uni((i 2))))))
		(_sig(_int IRWrite -1 1 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_instruction 1 1 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_instruction 1 1 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 1 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 53(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50529027 33686018 33751555 50463490 33686275 33686018 50463491 33751811)
		(1818845510 979726965 1734693408 1702130537 1869357170 1684366433 1818326560 1998611829 544105832 1918325321 543519849 556802109)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1981834337 1702194273 1701345056 1380524142 1953067607 540876901 8497)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1751326834 1701277281 1769414756 1970235508 1380524148 1953067607 1852121189 1701601889 33)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1953721929 1734693490 1936028704 1852138100 1713399907 1936289385 543450472 1667462515 1718842213 2037148789 33)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1860          1746897864196 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 20))
	(_version vf5)
	(_time 1746897864197 2025.05.10 20:24:24)
	(_source(\../src/Registers .vhd\))
	(_parameters tan)
	(_code dbd4da898c8c88cdd08dc8808edddedcd9dcd8dcd9)
	(_ent
		(_time 1746897864194)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int address_in_1 0 0 9(_ent(_in))))
		(_port(_int address_in_2 0 0 10(_ent(_in))))
		(_port(_int write_address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 1 0 12(_ent(_in))))
		(_port(_int write_enable -1 0 13(_ent(_in))))
		(_port(_int data_out_1 1 0 15(_ent(_out))))
		(_port(_int data_out_2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registers_array 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(9))(_sens(0))(_mon)(_read(9)(1)(4)(5)(6)))))
			(line__35(_arch 1 0 35(_assignment(_trgt(7))(_sens(9)(2))(_mon))))
			(line__39(_arch 2 0 39(_assignment(_trgt(8))(_sens(9)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 4120          1746897962688 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 20))
	(_version vf5)
	(_time 1746897962689 2025.05.10 20:26:02)
	(_source(\../src/Registers .vhd\))
	(_parameters tan)
	(_code 8f888981dcd8dc9984d99cd4da898a888d888c888d)
	(_ent
		(_time 1746897864193)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int address_in_1 0 0 9(_ent(_in))))
		(_port(_int address_in_2 0 0 10(_ent(_in))))
		(_port(_int write_address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 1 0 12(_ent(_in))))
		(_port(_int write_enable -1 0 13(_ent(_in))))
		(_port(_int data_out_1 1 0 15(_ent(_out))))
		(_port(_int data_out_2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registers_array 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(9))(_sens(0)(1)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
			(line__37(_arch 1 0 37(_assignment(_trgt(7))(_sens(9)(2))(_mon))))
			(line__40(_arch 2 0 40(_assignment(_trgt(8))(_sens(9)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3757          1746898053524 Behavioral
(_unit VHDL(registers_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746898053525 2025.05.10 20:27:33)
	(_source(\../src/registers_tb.vhd\))
	(_parameters tan)
	(_code 6b6a6e6b3c3c387d6b3878303e6d6e6c696c686e3d)
	(_ent
		(_time 1746898053522)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int address_in_1 0 0 14(_ent (_in))))
				(_port(_int address_in_2 0 0 15(_ent (_in))))
				(_port(_int write_address 0 0 16(_ent (_in))))
				(_port(_int data_in 1 0 17(_ent (_in))))
				(_port(_int write_enable -1 0 18(_ent (_in))))
				(_port(_int data_out_1 1 0 19(_ent (_out))))
				(_port(_int data_out_2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 40(_comp Registers)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address_in_1)(address_in_1))
			((address_in_2)(address_in_2))
			((write_address)(write_address))
			((data_in)(data_in))
			((write_enable)(write_enable))
			((data_out_1)(data_out_1))
			((data_out_2)(data_out_2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int address_in_1 2 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int address_in_2 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_address 2 0 29(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_enable -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int data_out_1 3 0 32(_arch(_uni))))
		(_sig(_int data_out_2 3 0 33(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1702061394 1679833716 1600222305 1601467759 1869488177 1702502516 2191218)
		(1702061394 1679833716 1600222305 1601467759 1869488178 1702502516 2191218)
		(50529027 33686018 50529027 33686018 50529027 33686018 50529027 33686018)
		(1768383826 1919251571 1919253024 1869488239 1919950964 1667593327 543450484 1836020326 1769109280 2188660)
		(50463234 3)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1768383826 1919251571 1679831840 1847616617 1914729583 1767994469 1920409710 1702130793 1635131502 560297324)
		(50463490 2)
		(33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(1768383826 1919251571 540029216 1953067639 1634082917 1684368489 33)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409649 560426607)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409650 560426607)
		(1702127169 1701978226 980706675 1734693408 1702130537 540221554 544501614 1869768058 33)
		(1702127169 1701978226 980706675 1734693408 1702130537 808525938 1953459744 1919253024 8559)
		(1768383826 1919251571 1818846752 1702109285 1700951155 543712110 1768843622 1684367475 1668641568 1936942435 1819047270 8569)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1211          1746898072508 Behavioral
(_unit VHDL(pcreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746898072509 2025.05.10 20:27:52)
	(_source(\../src/PCReg.vhd\))
	(_parameters tan)
	(_code 93c6929c93c5c58597c184c8c29590949195969594)
	(_ent
		(_time 1746891544557)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int load_enable -1 0 10(_ent(_in))))
		(_port(_int pc_out 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2))(_dssslsensitivity 1)(_read(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((pc_out)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1754          1746899264433 Behavioral
(_unit VHDL(ab_reg 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1746899264434 2025.05.10 20:47:44)
	(_source(\../src/AB_Reg.vhd\))
	(_parameters tan)
	(_code 85d6858b82d18792858790dfd38384838780d38287)
	(_ent
		(_time 1746891540950)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int in_A 0 0 9(_ent(_in))))
		(_port(_int in_B 0 0 10(_ent(_in))))
		(_port(_int in_ALUout 0 0 11(_ent(_in))))
		(_port(_int out_A 0 0 13(_ent(_out))))
		(_port(_int out_B 0 0 14(_ent(_out))))
		(_port(_int out_ALUout 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int register_array 0 20(_array 1((_to i 0 i 2)))))
		(_sig(_int regs 2 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8(2))(8(1))(8(0))(8))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((out_A)(regs(0))))(_trgt(5))(_sens(8(0))))))
			(line__35(_arch 2 0 35(_assignment(_alias((out_B)(regs(1))))(_trgt(6))(_sens(8(1))))))
			(line__36(_arch 3 0 36(_assignment(_alias((out_ALUout)(regs(2))))(_trgt(7))(_sens(8(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1211          1746899264454 Behavioral
(_unit VHDL(pcreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746899264455 2025.05.10 20:47:44)
	(_source(\../src/PCReg.vhd\))
	(_parameters tan)
	(_code 95c7949a93c3c38391c782cec49396929793909392)
	(_ent
		(_time 1746891544557)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int load_enable -1 0 10(_ent(_in))))
		(_port(_int pc_out 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2))(_dssslsensitivity 1)(_read(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((pc_out)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4120          1746899264476 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 20))
	(_version vf5)
	(_time 1746899264477 2025.05.10 20:47:44)
	(_source(\../src/Registers .vhd\))
	(_parameters tan)
	(_code b4e6b7e0b5e3e7a2bfe2a7efe1b2b1b3b6b3b7b3b6)
	(_ent
		(_time 1746897864193)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int address_in_1 0 0 9(_ent(_in))))
		(_port(_int address_in_2 0 0 10(_ent(_in))))
		(_port(_int write_address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 1 0 12(_ent(_in))))
		(_port(_int write_enable -1 0 13(_ent(_in))))
		(_port(_int data_out_1 1 0 15(_ent(_out))))
		(_port(_int data_out_2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registers_array 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(9))(_sens(0)(1)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
			(line__37(_arch 1 0 37(_assignment(_trgt(7))(_sens(2)(9))(_mon))))
			(line__40(_arch 2 0 40(_assignment(_trgt(8))(_sens(3)(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2688          1746899264503 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746899264504 2025.05.10 20:47:44)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code d3808681d584d3c58181c1888bd587d5d6d587d585)
	(_ent
		(_time 1746117518875)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_port(_int write_en -1 0 10(_ent(_in))))
		(_port(_int read_en -1 0 11(_ent(_in))))
		(_port(_int write_data 0 0 12(_ent(_in))))
		(_port(_int read_data 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 19(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 20(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 43(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 52(_prcs 0)))
		(_var(_int idx -2 0 69(_prcs 1)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_trgt(7))(_sens(0)(2)(3)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__68(_arch 1 0 68(_prcs(_simple)(_trgt(6))(_sens(2)(4)(7))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 43(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1197          1746899264532 Behavioral
(_unit VHDL(memorydataregister 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746899264533 2025.05.10 20:47:44)
	(_source(\../src/MemoryDataRegister.vhd\))
	(_parameters tan)
	(_code e3b0b6b0e5b4e3f5b4b7f1b8bbe5e7e5e2e4e7e5e2)
	(_ent
		(_time 1746891547154)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int reg_mem_data 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_assignment(_alias((data_out)(reg_mem_data)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1247          1746899264559 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746899264560 2025.05.10 20:47:44)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code 0251090455545515075610595104070405040b0457)
	(_ent
		(_time 1746891549200)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IRWrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 10(_ent(_in))))
		(_port(_int out_instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instr_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((out_instruction)(instr_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 1191          1746899264580 archReg
(_unit VHDL(aluout 0 5(archreg 0 15))
	(_version vf5)
	(_time 1746899264581 2025.05.10 20:47:44)
	(_source(\../src/ALUout.vhd\))
	(_parameters tan)
	(_code 124111154344430445410749471413144115171444)
	(_ent
		(_time 1746896658014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 8(_ent(_out))))
		(_port(_int en -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int Clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int regOut 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(4)(0)(2)(3))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((output)(regOut)))(_trgt(1))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . archReg 2 -1)
)
I 000051 55 2515          1746899264600 Behavioral
(_unit VHDL(memory_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899264601 2025.05.10 20:47:44)
	(_source(\../src/memory_tb.vhd\))
	(_parameters tan)
	(_code 3162673435663127613e236a693467363537333765)
	(_ent
		(_time 1746891893307)
	)
	(_comp
		(Memory
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset_n -1 0 14(_ent (_in))))
				(_port(_int addr 0 0 15(_ent (_in))))
				(_port(_int write_en -1 0 16(_ent (_in))))
				(_port(_int read_en -1 0 17(_ent (_in))))
				(_port(_int write_data 0 0 18(_ent (_in))))
				(_port(_int read_data 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 37(_comp Memory)
		(_port
			((clk)(clk))
			((reset_n)(reset_n))
			((addr)(addr))
			((write_en)(write_en))
			((read_en)(read_en))
			((write_data)(write_data))
			((read_data)(read_data))
		)
		(_use(_ent . Memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int reset_n -1 0 25(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int addr 1 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_en -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int read_en -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int write_data 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data 1 0 30(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1684104530 1952539680 1868832865 1847620453 1830843503 1751348321 1769109280 1852142708 1952539680 8545)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(544503119 1914725999 1701277281 1634038304 1768169572 1869488228 1701978228 1852994932 1919253024 8559)
		(1953719636 1668179298 1768300648 1752394094 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3518          1746899264619 Behavioral
(_unit VHDL(ab_reg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899264620 2025.05.10 20:47:44)
	(_source(\../src/ab_reg_tb.vhd\))
	(_parameters tan)
	(_code 41124243421543564416541b174417464547434740)
	(_ent
		(_time 1746892953008)
	)
	(_comp
		(AB_Reg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int in_A 0 0 15(_ent (_in))))
				(_port(_int in_B 0 0 16(_ent (_in))))
				(_port(_int in_ALUout 0 0 17(_ent (_in))))
				(_port(_int out_A 0 0 19(_ent (_out))))
				(_port(_int out_B 0 0 20(_ent (_out))))
				(_port(_int out_ALUout 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 41(_comp AB_Reg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((in_A)(in_A))
			((in_B)(in_B))
			((in_ALUout)(in_ALUout))
			((out_A)(out_A))
			((out_B)(out_B))
			((out_ALUout)(out_ALUout))
		)
		(_use(_ent . AB_Reg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_A 1 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_B 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_ALUout 1 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_A 1 0 32(_arch(_uni))))
		(_sig(_int out_B 1 0 33(_arch(_uni))))
		(_sig(_int out_ALUout 1 0 34(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771)
		(33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1768300658 544502642 1953067639 8549)
		(50463234 50463234 50463234 50463234 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 33751810 33751810 33751810 33751810)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1702043762 1684959075 1769109280 2188660)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1701978226 561276275)
		(1381974593 1411409765 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3757          1746899264643 Behavioral
(_unit VHDL(registers_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899264644 2025.05.10 20:47:44)
	(_source(\../src/registers_tb.vhd\))
	(_parameters tan)
	(_code 50025053550703465003430b055655575257535506)
	(_ent
		(_time 1746898053521)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int address_in_1 0 0 14(_ent (_in))))
				(_port(_int address_in_2 0 0 15(_ent (_in))))
				(_port(_int write_address 0 0 16(_ent (_in))))
				(_port(_int data_in 1 0 17(_ent (_in))))
				(_port(_int write_enable -1 0 18(_ent (_in))))
				(_port(_int data_out_1 1 0 19(_ent (_out))))
				(_port(_int data_out_2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 40(_comp Registers)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address_in_1)(address_in_1))
			((address_in_2)(address_in_2))
			((write_address)(write_address))
			((data_in)(data_in))
			((write_enable)(write_enable))
			((data_out_1)(data_out_1))
			((data_out_2)(data_out_2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int address_in_1 2 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int address_in_2 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_address 2 0 29(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_enable -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int data_out_1 3 0 32(_arch(_uni))))
		(_sig(_int data_out_2 3 0 33(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1702061394 1679833716 1600222305 1601467759 1869488177 1702502516 2191218)
		(1702061394 1679833716 1600222305 1601467759 1869488178 1702502516 2191218)
		(50529027 33686018 50529027 33686018 50529027 33686018 50529027 33686018)
		(1768383826 1919251571 1919253024 1869488239 1919950964 1667593327 543450484 1836020326 1769109280 2188660)
		(50463234 3)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1768383826 1919251571 1679831840 1847616617 1914729583 1767994469 1920409710 1702130793 1635131502 560297324)
		(50463490 2)
		(33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(1768383826 1919251571 540029216 1953067639 1634082917 1684368489 33)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409649 560426607)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409650 560426607)
		(1702127169 1701978226 980706675 1734693408 1702130537 540221554 544501614 1869768058 33)
		(1702127169 1701978226 980706675 1734693408 1702130537 808525938 1953459744 1919253024 8559)
		(1768383826 1919251571 1818846752 1702109285 1700951155 543712110 1768843622 1684367475 1668641568 1936942435 1819047270 8569)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2237          1746899264665 Behavioral
(_unit VHDL(pcreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899264666 2025.05.10 20:47:44)
	(_source(\../src/PCReg_tb.vhd\))
	(_parameters tan)
	(_code 702272717326266670716729777774767277707673)
	(_ent
		(_time 1746893567788)
	)
	(_comp
		(PCReg
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc_in 0 0 14(_ent (_in))))
				(_port(_int load_enable -1 0 15(_ent (_in))))
				(_port(_int pc_out 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 31(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_in)(pc_in))
			((load_enable)(load_enable))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_in 1 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int load_enable -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int pc_out 1 0 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1814053712 1701077359 1752637540 1814064741 1600414063 1650552421 809330028 33)
		(1679835984 1847616617 1814066287 543449455 544695662 1970037110 8549)
		(50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018)
		(1663058768 1735287144 1998611557 544105832 1684107116 1634624863 1030057058 8496)
		(1847608144 1914729583 1952805733 33)
		(1699890000 1702109287 1700951155 543712110 1936941424 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2463          1746899264679 Behavioral
(_unit VHDL(memorydataregister_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899264680 2025.05.10 20:47:44)
	(_source(\../src/MemoryDataRegister_tb.vhd\))
	(_parameters tan)
	(_code 7f2c297e2c287f692c7c6d2427797b797e787b797e)
	(_ent
		(_time 1746896490133)
	)
	(_comp
		(MemoryDataRegister
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int data_in 0 0 14(_ent (_in))))
				(_port(_int data_out 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 29(_comp MemoryDataRegister)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(data_in))
			((data_out)(data_out))
		)
		(_use(_ent . MemoryDataRegister)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 1 0 22(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1713398881 1953722985 1818326560 2188661)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1931502689 1852793701 1635131492 560297324)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1869440333 1631877490 1699897716 1953720679 1948283493 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2520          1746899264711 Behavioral
(_unit VHDL(aluout_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899264712 2025.05.10 20:47:44)
	(_source(\../src/ALUout_tb.vhd\))
	(_parameters tan)
	(_code 9fcc9c909ac9ce89cf9d8ac4ca9ac9989b999d999e)
	(_ent
		(_time 1746896791987)
	)
	(_comp
		(ALUout
			(_object
				(_port(_int input 0 0 12(_ent (_in))))
				(_port(_int output 0 0 13(_ent (_out))))
				(_port(_int en -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int Clk -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 32(_comp ALUout)
		(_port
			((input)(input))
			((output)(output))
			((en)(en))
			((reset)(reset))
			((Clk)(Clk))
		)
		(_use(_ent . ALUout)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int input 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int output 1 0 22(_arch(_uni))))
		(_sig(_int en -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 25(_arch(_uni((i 2))))))
		(_cnst(_int CLK_PERIOD -2 0 27(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(4)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1953845024 544503152 544501614 1702061426 1869881460 1919253024 8559)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 1886284064 1864397941 1818435694 795566959 2190949)
		(33751555 33751555 33751555 33751555 50463490 50463490 50463490 50463490)
		(1818845510 979726965 1953845024 544503152 1851877475 543450471 1752459639 1030645024 8496)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 2003136032 1886284064 2192501)
		(1818845510 979726965 1953845024 544503152 544501614 1634036835 543450482 1914730850 1952805733 1702045728 1684959075 1701339936 556362595)
		(1867861057 1948284021 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2772          1746899264739 Behavioral
(_unit VHDL(instrreg_tb 0 5(behavioral 1 8))
	(_version vf5)
	(_time 1746899264740 2025.05.10 20:47:44)
	(_source(\../src/registers_tb.vhd\(\../src/InstrReg_tb.vhd\)))
	(_parameters tan)
	(_code beedb5eabee8e9a9bcb8ace5edb8bbb8b9bbe8b9ba)
	(_ent
		(_time 1746893218013)
	)
	(_comp
		(InstrReg
			(_object
				(_port(_int clk -1 1 12(_ent (_in))))
				(_port(_int reset -1 1 13(_ent (_in))))
				(_port(_int IRWrite -1 1 14(_ent (_in))))
				(_port(_int in_instruction 0 1 15(_ent (_in))))
				(_port(_int out_instruction 0 1 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 1 31(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IRWrite)(IRWrite))
			((in_instruction)(in_instruction))
			((out_instruction)(out_instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 1 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 1 21(_arch(_uni((i 2))))))
		(_sig(_int IRWrite -1 1 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_instruction 1 1 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_instruction 1 1 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 1 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 53(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50529027 33686018 33751555 50463490 33686275 33686018 50463491 33751811)
		(1818845510 979726965 1734693408 1702130537 1869357170 1684366433 1818326560 1998611829 544105832 1918325321 543519849 556802109)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1981834337 1702194273 1701345056 1380524142 1953067607 540876901 8497)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1751326834 1701277281 1769414756 1970235508 1380524148 1953067607 1852121189 1701601889 33)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1953721929 1734693490 1936028704 1852138100 1713399907 1936289385 543450472 1667462515 1718842213 2037148789 33)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1655          1746899264755 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vf5)
	(_time 1746899264756 2025.05.10 20:47:44)
	(_source(\../src/ALU .vhd\))
	(_parameters tan)
	(_code cd9ece98ca9b9cdbce9e8e9699cbcccb9ecac8cbcc)
	(_ent
		(_time 1746899264753)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_control 1 0 10(_ent(_in))))
		(_port(_int result 0 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(5))(_sens(0)(1)(2))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(5)))))
			(line__45(_arch 2 0 45(_assignment(_alias((result)(temp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000047 55 1039          1746899264785 behave
(_unit VHDL(alucontrol 0 4(behave 0 12))
	(_version vf5)
	(_time 1746899264786 2025.05.10 20:47:44)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code edbeeebeeabbbcfbedeeabb7e9eae9eaefebbbebbe)
	(_ent
		(_time 1746899264783)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_5_0 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ALUopcode 2 0 8(_ent(_out))))
		(_prcs
			(Alu_Control(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . behave 1 -1)
)
I 000047 55 2411          1746899264812 behave
(_unit VHDL(controlfsm 0 4(behave 0 18))
	(_version vf5)
	(_time 1746899264813 2025.05.10 20:47:44)
	(_source(\../src/controlfsm.vhd\))
	(_parameters tan)
	(_code fcaffdacf9abfdebf0f2eea6fbfaaffafafbfffaa8)
	(_ent
		(_time 1746899264810)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_31_26 0 0 7(_ent(_in))))
		(_port(_int RegDst -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int ALUSrcA -1 0 9(_ent(_out))))
		(_port(_int MemRead -1 0 9(_ent(_out))))
		(_port(_int MemWrite -1 0 10(_ent(_out))))
		(_port(_int MemtoReg -1 0 10(_ent(_out))))
		(_port(_int IorD -1 0 11(_ent(_out))))
		(_port(_int IRWrite -1 0 11(_ent(_out))))
		(_port(_int PCWrite -1 0 12(_ent(_out))))
		(_port(_int PCWriteCond -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 13(_ent(_out))))
		(_port(_int ALUSrcB 1 0 13(_ent(_out))))
		(_port(_int PCSource 1 0 14(_ent(_out))))
		(_sig(_int state -2 0 21(_arch(_uni))))
		(_sig(_int next_state -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int control_signals 2 0 41(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 27(_prcs(_trgt(16))(_sens(0)(1)(17))(_dssslsensitivity 2))))
			(logic_process(_arch 1 0 39(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(17))(_sens(2)(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 50463234 33686019 33686274)
		(33686018 33686018 33686018 33686275)
		(33686019 771)
		(33751555 771)
		(33686018 514)
		(50463234 514)
		(33686018 515)
		(33751554 514)
		(33751554 33686018 33686018 33686019)
		(50528770 33751554 33686018 33686019)
		(33751810 33686274 33686018 33686019)
		(33751554 33751555 33686018 33686019)
		(33751554 33686018 33751554 33686018)
		(33751811 33686018 33751554 33686018)
		(33751554 33686018 50463490 50463234)
		(33686018 33686018 33686019 33751811)
		(16843009 16843009 16843009 16843009)
	)
	(_model . behave 2 -1)
)
I 000051 55 755           1746899264842 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 16))
	(_version vf5)
	(_time 1746899264843 2025.05.10 20:47:44)
	(_source(\../src/Mux2 .vhd\))
	(_parameters tan)
	(_code 1c4f4b1a4a4a400f1f195847481b141f1e1a481b19)
	(_ent
		(_time 1746899264840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_port(_int mux_select -1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 755           1746899264869 Behavioral
(_unit VHDL(mux2_5 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746899264870 2025.05.10 20:47:44)
	(_source(\../src/Mux2_5.vhd\))
	(_parameters tan)
	(_code 3b686c3f6c6d6728383d7d646f3d6f3c3e3c333839)
	(_ent
		(_time 1746899264867)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int mux_select -1 0 9(_ent(_in))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1217          1746899264891 Behavioral
(_unit VHDL(mux3 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746899264892 2025.05.10 20:47:44)
	(_source(\../src/Mux3 .vhd\))
	(_parameters tan)
	(_code 4a191d491e1c165948450e111e4d4249494c1e4d4f)
	(_ent
		(_time 1746899264889)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int mux_out 2 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
			(line__25(_arch 1 0 25(_assignment(_alias((output)(mux_out)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1272          1746899264915 Behavioral
(_unit VHDL(mux4 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746899264916 2025.05.10 20:47:44)
	(_source(\../src/Mux4 .vhd\))
	(_parameters tan)
	(_code 6a393d6b3e3c36796f3e2e313e6d62696e6c3e6d6f)
	(_ent
		(_time 1746899264913)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_port(_int input_4 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 11(_ent(_in))))
		(_port(_int output 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int mux_out 2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__27(_arch 1 0 27(_assignment(_alias((output)(mux_out)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 797           1746899264941 Behavioral
(_unit VHDL(shiftleft 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746899264942 2025.05.10 20:47:44)
	(_source(\../src/ShiftLeft .vhd\))
	(_parameters tan)
	(_code 89db898788ded49f8e8f9dd38b8f8c8f8f8e8d8e8a)
	(_ent
		(_time 1746899264939)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 778           1746899264965 Behavioral
(_unit VHDL(shiftleft2 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746899264966 2025.05.10 20:47:44)
	(_source(\../src/ShiftLeft2 .vhd\))
	(_parameters tan)
	(_code 99cb999698cec48f9e9f8dc39b9f9c9f9f9e9d9a9b)
	(_ent
		(_time 1746899264963)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 7(_array -1((_dto i 25 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10(_array -1((_dto i 27 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 851           1746899264988 Behavioral
(_unit VHDL(signextend 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746899264989 2025.05.10 20:47:44)
	(_source(\../src/SignExtend .vhd\))
	(_parameters tan)
	(_code b8eab8ecb9efebaeecbcade3e1bfbcbebdbeedbebc)
	(_ent
		(_time 1746899264986)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2644          1746899416104 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746899416105 2025.05.10 20:50:16)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code fdf8a8adacaafdebafaeefa6a5fba9fbf8fba9fbab)
	(_ent
		(_time 1746899416102)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 8(_ent(_in))))
		(_port(_int write_en -1 0 9(_ent(_in))))
		(_port(_int read_en -1 0 10(_ent(_in))))
		(_port(_int write_data 0 0 11(_ent(_in))))
		(_port(_int read_data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 18(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 19(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 51(_prcs 0)))
		(_var(_int idx -2 0 68(_prcs 1)))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(6))(_sens(0)(1)(2)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__67(_arch 1 0 67(_prcs(_simple)(_trgt(5))(_sens(6)(1)(3))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 42(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1754          1746899420360 Behavioral
(_unit VHDL(ab_reg 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1746899420361 2025.05.10 20:50:20)
	(_source(\../src/AB_Reg.vhd\))
	(_parameters tan)
	(_code 9795949892c39580979582cdc19196919592c19095)
	(_ent
		(_time 1746891540950)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int in_A 0 0 9(_ent(_in))))
		(_port(_int in_B 0 0 10(_ent(_in))))
		(_port(_int in_ALUout 0 0 11(_ent(_in))))
		(_port(_int out_A 0 0 13(_ent(_out))))
		(_port(_int out_B 0 0 14(_ent(_out))))
		(_port(_int out_ALUout 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int register_array 0 20(_array 1((_to i 0 i 2)))))
		(_sig(_int regs 2 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8(2))(8(1))(8(0))(8))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((out_A)(regs(0))))(_trgt(5))(_sens(8(0))))))
			(line__35(_arch 2 0 35(_assignment(_alias((out_B)(regs(1))))(_trgt(6))(_sens(8(1))))))
			(line__36(_arch 3 0 36(_assignment(_alias((out_ALUout)(regs(2))))(_trgt(7))(_sens(8(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1211          1746899420376 Behavioral
(_unit VHDL(pcreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746899420377 2025.05.10 20:50:20)
	(_source(\../src/PCReg.vhd\))
	(_parameters tan)
	(_code a7a4a5f0a3f1f1b1a3f5b0fcf6a1a4a0a5a1a2a1a0)
	(_ent
		(_time 1746891544557)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int load_enable -1 0 10(_ent(_in))))
		(_port(_int pc_out 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2))(_dssslsensitivity 1)(_read(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((pc_out)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4120          1746899420390 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 20))
	(_version vf5)
	(_time 1746899420391 2025.05.10 20:50:20)
	(_source(\../src/Registers .vhd\))
	(_parameters tan)
	(_code b6b5b6e2b5e1e5a0bde0a5ede3b0b3b1b4b1b5b1b4)
	(_ent
		(_time 1746897864193)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int address_in_1 0 0 9(_ent(_in))))
		(_port(_int address_in_2 0 0 10(_ent(_in))))
		(_port(_int write_address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 1 0 12(_ent(_in))))
		(_port(_int write_enable -1 0 13(_ent(_in))))
		(_port(_int data_out_1 1 0 15(_ent(_out))))
		(_port(_int data_out_2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registers_array 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(9))(_sens(0)(1)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
			(line__37(_arch 1 0 37(_assignment(_trgt(7))(_sens(2)(9))(_mon))))
			(line__40(_arch 2 0 40(_assignment(_trgt(8))(_sens(3)(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2644          1746899420405 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746899420406 2025.05.10 20:50:20)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code c6c49093c591c6d09495d49d9ec092c0c3c092c090)
	(_ent
		(_time 1746899416101)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 8(_ent(_in))))
		(_port(_int write_en -1 0 9(_ent(_in))))
		(_port(_int read_en -1 0 10(_ent(_in))))
		(_port(_int write_data 0 0 11(_ent(_in))))
		(_port(_int read_data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 18(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 19(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 51(_prcs 0)))
		(_var(_int idx -2 0 68(_prcs 1)))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(6))(_sens(0)(1)(2)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__67(_arch 1 0 67(_prcs(_simple)(_trgt(5))(_sens(1)(3)(6))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 42(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1197          1746899420428 Behavioral
(_unit VHDL(memorydataregister 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746899420429 2025.05.10 20:50:20)
	(_source(\../src/MemoryDataRegister.vhd\))
	(_parameters tan)
	(_code e5e7b3b6e5b2e5f3b2b1f7bebde3e1e3e4e2e1e3e4)
	(_ent
		(_time 1746891547154)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int reg_mem_data 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_assignment(_alias((data_out)(reg_mem_data)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1247          1746899420442 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746899420443 2025.05.10 20:50:20)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code f5f7fea5a5a3a2e2f0a1e7aea6f3f0f3f2f3fcf3a0)
	(_ent
		(_time 1746891549200)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IRWrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 10(_ent(_in))))
		(_port(_int out_instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instr_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((out_instruction)(instr_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 1191          1746899420455 archReg
(_unit VHDL(aluout 0 5(archreg 0 15))
	(_version vf5)
	(_time 1746899420456 2025.05.10 20:50:20)
	(_source(\../src/ALUout.vhd\))
	(_parameters tan)
	(_code f5f7f6a5a3a3a4e3a2a6e0aea0f3f4f3a6f2f0f3a3)
	(_ent
		(_time 1746896658014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 8(_ent(_out))))
		(_port(_int en -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int Clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int regOut 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(4)(0)(2)(3))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((output)(regOut)))(_trgt(1))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . archReg 2 -1)
)
I 000051 55 2708          1746899420469 Behavioral
(_unit VHDL(memory_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899420470 2025.05.10 20:50:20)
	(_source(\../src/memory_tb.vhd\))
	(_parameters tan)
	(_code 0507520305520513550a175e5d0053020103070351)
	(_ent
		(_time 1746891893307)
	)
	(_comp
		(Memory
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset_n -1 0 14(_ent (_in))))
				(_port(_int addr 0 0 15(_ent (_in))))
				(_port(_int write_en -1 0 16(_ent (_in))))
				(_port(_int read_en -1 0 17(_ent (_in))))
				(_port(_int write_data 0 0 18(_ent (_in))))
				(_port(_int read_data 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 37(_comp Memory)
		(_port
			((clk)(clk))
			((reset_n)(reset_n))
			((addr)(addr))
			((write_en)(write_en))
			((read_en)(read_en))
			((write_data)(write_data))
			((read_data)(read_data))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((addr)(addr))
				((write_en)(write_en))
				((read_en)(read_en))
				((write_data)(write_data))
				((read_data)(read_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int reset_n -1 0 25(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int addr 1 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_en -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int read_en -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int write_data 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data 1 0 30(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1684104530 1952539680 1868832865 1847620453 1830843503 1751348321 1769109280 1852142708 1952539680 8545)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(544503119 1914725999 1701277281 1634038304 1768169572 1869488228 1701978228 1852994932 1919253024 8559)
		(1953719636 1668179298 1768300648 1752394094 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3518          1746899420484 Behavioral
(_unit VHDL(ab_reg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899420485 2025.05.10 20:50:20)
	(_source(\../src/ab_reg_tb.vhd\))
	(_parameters tan)
	(_code 14161613124016031143014e421142131012161215)
	(_ent
		(_time 1746892953008)
	)
	(_comp
		(AB_Reg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int in_A 0 0 15(_ent (_in))))
				(_port(_int in_B 0 0 16(_ent (_in))))
				(_port(_int in_ALUout 0 0 17(_ent (_in))))
				(_port(_int out_A 0 0 19(_ent (_out))))
				(_port(_int out_B 0 0 20(_ent (_out))))
				(_port(_int out_ALUout 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 41(_comp AB_Reg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((in_A)(in_A))
			((in_B)(in_B))
			((in_ALUout)(in_ALUout))
			((out_A)(out_A))
			((out_B)(out_B))
			((out_ALUout)(out_ALUout))
		)
		(_use(_ent . AB_Reg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_A 1 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_B 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_ALUout 1 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_A 1 0 32(_arch(_uni))))
		(_sig(_int out_B 1 0 33(_arch(_uni))))
		(_sig(_int out_ALUout 1 0 34(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771)
		(33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1768300658 544502642 1953067639 8549)
		(50463234 50463234 50463234 50463234 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 33751810 33751810 33751810 33751810)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1702043762 1684959075 1769109280 2188660)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1701978226 561276275)
		(1381974593 1411409765 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3757          1746899420499 Behavioral
(_unit VHDL(registers_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899420500 2025.05.10 20:50:20)
	(_source(\../src/registers_tb.vhd\))
	(_parameters tan)
	(_code 24272520257377322477377f712221232623272172)
	(_ent
		(_time 1746898053521)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int address_in_1 0 0 14(_ent (_in))))
				(_port(_int address_in_2 0 0 15(_ent (_in))))
				(_port(_int write_address 0 0 16(_ent (_in))))
				(_port(_int data_in 1 0 17(_ent (_in))))
				(_port(_int write_enable -1 0 18(_ent (_in))))
				(_port(_int data_out_1 1 0 19(_ent (_out))))
				(_port(_int data_out_2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 40(_comp Registers)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address_in_1)(address_in_1))
			((address_in_2)(address_in_2))
			((write_address)(write_address))
			((data_in)(data_in))
			((write_enable)(write_enable))
			((data_out_1)(data_out_1))
			((data_out_2)(data_out_2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int address_in_1 2 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int address_in_2 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_address 2 0 29(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_enable -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int data_out_1 3 0 32(_arch(_uni))))
		(_sig(_int data_out_2 3 0 33(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1702061394 1679833716 1600222305 1601467759 1869488177 1702502516 2191218)
		(1702061394 1679833716 1600222305 1601467759 1869488178 1702502516 2191218)
		(50529027 33686018 50529027 33686018 50529027 33686018 50529027 33686018)
		(1768383826 1919251571 1919253024 1869488239 1919950964 1667593327 543450484 1836020326 1769109280 2188660)
		(50463234 3)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1768383826 1919251571 1679831840 1847616617 1914729583 1767994469 1920409710 1702130793 1635131502 560297324)
		(50463490 2)
		(33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(1768383826 1919251571 540029216 1953067639 1634082917 1684368489 33)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409649 560426607)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409650 560426607)
		(1702127169 1701978226 980706675 1734693408 1702130537 540221554 544501614 1869768058 33)
		(1702127169 1701978226 980706675 1734693408 1702130537 808525938 1953459744 1919253024 8559)
		(1768383826 1919251571 1818846752 1702109285 1700951155 543712110 1768843622 1684367475 1668641568 1936942435 1819047270 8569)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2237          1746899420522 Behavioral
(_unit VHDL(pcreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899420523 2025.05.10 20:50:20)
	(_source(\../src/PCReg_tb.vhd\))
	(_parameters tan)
	(_code 43404041431515554342541a444447454144434540)
	(_ent
		(_time 1746893567788)
	)
	(_comp
		(PCReg
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc_in 0 0 14(_ent (_in))))
				(_port(_int load_enable -1 0 15(_ent (_in))))
				(_port(_int pc_out 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 31(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_in)(pc_in))
			((load_enable)(load_enable))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_in 1 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int load_enable -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int pc_out 1 0 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1814053712 1701077359 1752637540 1814064741 1600414063 1650552421 809330028 33)
		(1679835984 1847616617 1814066287 543449455 544695662 1970037110 8549)
		(50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018)
		(1663058768 1735287144 1998611557 544105832 1684107116 1634624863 1030057058 8496)
		(1847608144 1914729583 1952805733 33)
		(1699890000 1702109287 1700951155 543712110 1936941424 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2463          1746899420536 Behavioral
(_unit VHDL(memorydataregister_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899420537 2025.05.10 20:50:20)
	(_source(\../src/MemoryDataRegister_tb.vhd\))
	(_parameters tan)
	(_code 5351045055045345005041080b5557555254575552)
	(_ent
		(_time 1746896490133)
	)
	(_comp
		(MemoryDataRegister
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int data_in 0 0 14(_ent (_in))))
				(_port(_int data_out 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 29(_comp MemoryDataRegister)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(data_in))
			((data_out)(data_out))
		)
		(_use(_ent . MemoryDataRegister)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 1 0 22(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1713398881 1953722985 1818326560 2188661)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1931502689 1852793701 1635131492 560297324)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1869440333 1631877490 1699897716 1953720679 1948283493 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2520          1746899420551 Behavioral
(_unit VHDL(aluout_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899420552 2025.05.10 20:50:20)
	(_source(\../src/ALUout_tb.vhd\))
	(_parameters tan)
	(_code 626060623334337432607739376734656664606463)
	(_ent
		(_time 1746896791987)
	)
	(_comp
		(ALUout
			(_object
				(_port(_int input 0 0 12(_ent (_in))))
				(_port(_int output 0 0 13(_ent (_out))))
				(_port(_int en -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int Clk -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 32(_comp ALUout)
		(_port
			((input)(input))
			((output)(output))
			((en)(en))
			((reset)(reset))
			((Clk)(Clk))
		)
		(_use(_ent . ALUout)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int input 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int output 1 0 22(_arch(_uni))))
		(_sig(_int en -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 25(_arch(_uni((i 2))))))
		(_cnst(_int CLK_PERIOD -2 0 27(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(4)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1953845024 544503152 544501614 1702061426 1869881460 1919253024 8559)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 1886284064 1864397941 1818435694 795566959 2190949)
		(33751555 33751555 33751555 33751555 50463490 50463490 50463490 50463490)
		(1818845510 979726965 1953845024 544503152 1851877475 543450471 1752459639 1030645024 8496)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 2003136032 1886284064 2192501)
		(1818845510 979726965 1953845024 544503152 544501614 1634036835 543450482 1914730850 1952805733 1702045728 1684959075 1701339936 556362595)
		(1867861057 1948284021 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2772          1746899420566 Behavioral
(_unit VHDL(instrreg_tb 0 5(behavioral 1 8))
	(_version vf5)
	(_time 1746899420567 2025.05.10 20:50:20)
	(_source(\../src/registers_tb.vhd\(\../src/InstrReg_tb.vhd\)))
	(_parameters tan)
	(_code 727078732524256570746029217477747577247576)
	(_ent
		(_time 1746893218013)
	)
	(_comp
		(InstrReg
			(_object
				(_port(_int clk -1 1 12(_ent (_in))))
				(_port(_int reset -1 1 13(_ent (_in))))
				(_port(_int IRWrite -1 1 14(_ent (_in))))
				(_port(_int in_instruction 0 1 15(_ent (_in))))
				(_port(_int out_instruction 0 1 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 1 31(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IRWrite)(IRWrite))
			((in_instruction)(in_instruction))
			((out_instruction)(out_instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 1 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 1 21(_arch(_uni((i 2))))))
		(_sig(_int IRWrite -1 1 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_instruction 1 1 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_instruction 1 1 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 1 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 53(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50529027 33686018 33751555 50463490 33686275 33686018 50463491 33751811)
		(1818845510 979726965 1734693408 1702130537 1869357170 1684366433 1818326560 1998611829 544105832 1918325321 543519849 556802109)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1981834337 1702194273 1701345056 1380524142 1953067607 540876901 8497)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1751326834 1701277281 1769414756 1970235508 1380524148 1953067607 1852121189 1701601889 33)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1953721929 1734693490 1936028704 1852138100 1713399907 1936289385 543450472 1667462515 1718842213 2037148789 33)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1655          1746899420580 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vf5)
	(_time 1746899420581 2025.05.10 20:50:20)
	(_source(\../src/ALU .vhd\))
	(_parameters tan)
	(_code 727070732324236471213129267473742175777473)
	(_ent
		(_time 1746899264752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_control 1 0 10(_ent(_in))))
		(_port(_int result 0 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(5))(_sens(0)(1)(2))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(5)))))
			(line__45(_arch 2 0 45(_assignment(_alias((result)(temp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000047 55 1039          1746899420603 behave
(_unit VHDL(alucontrol 0 4(behave 0 12))
	(_version vf5)
	(_time 1746899420604 2025.05.10 20:50:20)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 9193939ec3c7c0879192d7cb959695969397c797c2)
	(_ent
		(_time 1746899264782)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_5_0 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ALUopcode 2 0 8(_ent(_out))))
		(_prcs
			(Alu_Control(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . behave 1 -1)
)
I 000047 55 2411          1746899420617 behave
(_unit VHDL(controlfsm 0 4(behave 0 18))
	(_version vf5)
	(_time 1746899420618 2025.05.10 20:50:20)
	(_source(\../src/controlfsm.vhd\))
	(_parameters tan)
	(_code a1a3a1f6f6f6a0b6adafb3fba6a7f2a7a7a6a2a7f5)
	(_ent
		(_time 1746899264809)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_31_26 0 0 7(_ent(_in))))
		(_port(_int RegDst -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int ALUSrcA -1 0 9(_ent(_out))))
		(_port(_int MemRead -1 0 9(_ent(_out))))
		(_port(_int MemWrite -1 0 10(_ent(_out))))
		(_port(_int MemtoReg -1 0 10(_ent(_out))))
		(_port(_int IorD -1 0 11(_ent(_out))))
		(_port(_int IRWrite -1 0 11(_ent(_out))))
		(_port(_int PCWrite -1 0 12(_ent(_out))))
		(_port(_int PCWriteCond -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 13(_ent(_out))))
		(_port(_int ALUSrcB 1 0 13(_ent(_out))))
		(_port(_int PCSource 1 0 14(_ent(_out))))
		(_sig(_int state -2 0 21(_arch(_uni))))
		(_sig(_int next_state -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int control_signals 2 0 41(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 27(_prcs(_trgt(16))(_sens(0)(1)(17))(_dssslsensitivity 2))))
			(logic_process(_arch 1 0 39(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(17))(_sens(2)(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 50463234 33686019 33686274)
		(33686018 33686018 33686018 33686275)
		(33686019 771)
		(33751555 771)
		(33686018 514)
		(50463234 514)
		(33686018 515)
		(33751554 514)
		(33751554 33686018 33686018 33686019)
		(50528770 33751554 33686018 33686019)
		(33751810 33686274 33686018 33686019)
		(33751554 33751555 33686018 33686019)
		(33751554 33686018 33751554 33686018)
		(33751811 33686018 33751554 33686018)
		(33751554 33686018 50463490 50463234)
		(33686018 33686018 33686019 33751811)
		(16843009 16843009 16843009 16843009)
	)
	(_model . behave 2 -1)
)
I 000047 55 14693         1746899420639 behave
(_unit VHDL(mips 0 5(behave 0 11))
	(_version vf5)
	(_time 1746899420640 2025.05.10 20:50:20)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code b0b2e7e4b9e6e4a7b3b7e7bfa9ebe1b7b3b6e4b6b9b7b0)
	(_ent
		(_time 1746899264837)
	)
	(_comp
		(ControlFSM
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int rst -1 0 26(_ent (_in))))
				(_port(_int instr_31_26 1 0 27(_ent (_in))))
				(_port(_int RegDst -1 0 28(_ent (_out))))
				(_port(_int RegWrite -1 0 28(_ent (_out))))
				(_port(_int ALUSrcA -1 0 29(_ent (_out))))
				(_port(_int MemRead -1 0 29(_ent (_out))))
				(_port(_int MemWrite -1 0 30(_ent (_out))))
				(_port(_int MemtoReg -1 0 30(_ent (_out))))
				(_port(_int IorD -1 0 31(_ent (_out))))
				(_port(_int IRWrite -1 0 31(_ent (_out))))
				(_port(_int PCWrite -1 0 32(_ent (_out))))
				(_port(_int PCWriteCond -1 0 32(_ent (_out))))
				(_port(_int ALUOp 2 0 33(_ent (_out))))
				(_port(_int ALUSrcB 2 0 33(_ent (_out))))
				(_port(_int PCSource 2 0 34(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int addr 0 0 16(_ent (_in))))
				(_port(_int write_en -1 0 17(_ent (_in))))
				(_port(_int read_en -1 0 18(_ent (_in))))
				(_port(_int write_data 0 0 19(_ent (_in))))
				(_port(_int read_data 0 0 20(_ent (_out))))
			)
		)
		(AB_Reg
			(_object
				(_port(_int clk -1 0 40(_ent (_in))))
				(_port(_int reset -1 0 41(_ent (_in))))
				(_port(_int in_A 3 0 42(_ent (_in))))
				(_port(_int in_B 3 0 43(_ent (_in))))
				(_port(_int in_ALUout 3 0 44(_ent (_in))))
				(_port(_int out_A 3 0 46(_ent (_out))))
				(_port(_int out_B 3 0 47(_ent (_out))))
				(_port(_int out_ALUout 3 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int input_1 4 0 54(_ent (_in))))
				(_port(_int input_2 4 0 55(_ent (_in))))
				(_port(_int ALU_control 5 0 56(_ent (_in))))
				(_port(_int result 4 0 58(_ent (_out))))
				(_port(_int zero -1 0 59(_ent (_out))))
			)
		)
		(ALUout
			(_object
				(_port(_int input 6 0 65(_ent (_in))))
				(_port(_int output 6 0 66(_ent (_out(_string \"00000000000000000000000000000000"\)))))
				(_port(_int en -1 0 67(_ent (_in))))
				(_port(_int reset -1 0 68(_ent (_in))))
				(_port(_int clk -1 0 69(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int instr_5_0 7 0 75(_ent (_in))))
				(_port(_int ALUOp 8 0 76(_ent (_in))))
				(_port(_int ALUopcode 9 0 77(_ent (_out))))
			)
		)
		(InstrReg
			(_object
				(_port(_int clk -1 0 83(_ent (_in))))
				(_port(_int reset -1 0 84(_ent (_in))))
				(_port(_int IRWrite -1 0 85(_ent (_in))))
				(_port(_int in_instruction 10 0 86(_ent (_in))))
				(_port(_int out_instruction 10 0 88(_ent (_out))))
			)
		)
		(MemoryDataRegister
			(_object
				(_port(_int clk -1 0 94(_ent (_in))))
				(_port(_int reset -1 0 95(_ent (_in))))
				(_port(_int data_in 11 0 96(_ent (_in))))
				(_port(_int data_out 11 0 97(_ent (_out))))
			)
		)
		(Mux2_5
			(_object
				(_port(_int input_1 12 0 103(_ent (_in))))
				(_port(_int input_2 12 0 104(_ent (_in))))
				(_port(_int mux_select -1 0 105(_ent (_in))))
				(_port(_int output 12 0 107(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_port(_int input_1 13 0 113(_ent (_in))))
				(_port(_int input_2 13 0 114(_ent (_in))))
				(_port(_int mux_select -1 0 115(_ent (_in))))
				(_port(_int output 13 0 116(_ent (_out))))
			)
		)
		(Mux4
			(_object
				(_port(_int input_1 14 0 122(_ent (_in))))
				(_port(_int input_2 14 0 123(_ent (_in))))
				(_port(_int input_3 14 0 124(_ent (_in))))
				(_port(_int input_4 14 0 125(_ent (_in))))
				(_port(_int mux_select 15 0 126(_ent (_in))))
				(_port(_int output 14 0 128(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 134(_ent (_in))))
				(_port(_int reset -1 0 135(_ent (_in))))
				(_port(_int address_in_1 16 0 136(_ent (_in))))
				(_port(_int address_in_2 16 0 137(_ent (_in))))
				(_port(_int write_address 16 0 138(_ent (_in))))
				(_port(_int data_in 17 0 139(_ent (_in))))
				(_port(_int write_enable -1 0 140(_ent (_in))))
				(_port(_int data_out_1 17 0 142(_ent (_out))))
				(_port(_int data_out_2 17 0 143(_ent (_out))))
			)
		)
		(PCReg
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int reset -1 0 150(_ent (_in))))
				(_port(_int pc_in 18 0 151(_ent (_in))))
				(_port(_int load_enable -1 0 152(_ent (_in))))
				(_port(_int pc_out 18 0 153(_ent (_out))))
			)
		)
		(ShiftLeft2
			(_object
				(_port(_int input 19 0 159(_ent (_in))))
				(_port(_int output 20 0 161(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port(_int input 21 0 167(_ent (_in))))
				(_port(_int output 22 0 169(_ent (_out))))
			)
		)
		(ShiftLeft
			(_object
				(_port(_int input 23 0 175(_ent (_in))))
				(_port(_int output 23 0 177(_ent (_out))))
			)
		)
		(Mux3
			(_object
				(_port(_int input_1 24 0 183(_ent (_in))))
				(_port(_int input_2 24 0 184(_ent (_in))))
				(_port(_int input_3 24 0 185(_ent (_in))))
				(_port(_int mux_select 25 0 186(_ent (_in))))
				(_port(_int output 24 0 188(_ent (_out))))
			)
		)
	)
	(_inst control_comp 0 202(_comp ControlFSM)
		(_port
			((clk)(clk))
			((rst)(rst))
			((instr_31_26)(instruction(d_31_26)))
			((RegDst)(RegDst))
			((RegWrite)(RegWrite))
			((ALUSrcA)(ALUSrcA))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((MemtoReg)(MemtoReg))
			((IorD)(IorD))
			((IRWrite)(IRWrite))
			((PCWrite)(PCWrite))
			((PCWriteCond)(PCWriteCond))
			((ALUOp)(ALUOp))
			((ALUSrcB)(ALUSrcB))
			((PCSource)(PCSource))
		)
		(_use(_ent . ControlFSM)
		)
	)
	(_inst memory_comp 0 215(_comp Memory)
		(_port
			((clk)(clk))
			((addr)(mem_address))
			((write_en)(MemWrite))
			((read_en)(MemRead))
			((write_data)(out_B))
			((read_data)(mem_read_data))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst ab_reg_comp 0 220(_comp AB_Reg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((in_A)(in_A))
			((in_B)(in_B))
			((in_ALUout)(alu_result))
			((out_A)(out_A))
			((out_B)(out_B))
			((out_ALUout)(out_ALUout))
		)
		(_use(_ent . AB_Reg)
		)
	)
	(_inst alu_comp 0 225(_comp ALU)
		(_port
			((input_1)(alu_input_1))
			((input_2)(alu_input_2))
			((ALU_control)(ALU_control))
			((result)(alu_result))
			((zero)(zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst aluout_comp 0 230(_comp ALUout)
		(_port
			((input)(alu_result))
			((output)(aluout_out))
			((en)(en))
			((reset)(rst))
			((clk)(clk))
		)
		(_use(_ent . ALUout)
		)
	)
	(_inst alucontrol_comp 0 235(_comp ALUControl)
		(_port
			((instr_5_0)(instruction(d_5_0)))
			((ALUOp)(ALUOp))
			((ALUopcode)(ALU_control))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst instrreg_comp 0 240(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((IRWrite)(IRWrite))
			((in_instruction)(mem_read_data))
			((out_instruction)(instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_inst memorydataregister_comp 0 245(_comp MemoryDataRegister)
		(_port
			((clk)(clk))
			((reset)(rst))
			((data_in)(mem_read_data))
			((data_out)(mem_data_out))
		)
		(_use(_ent . MemoryDataRegister)
		)
	)
	(_inst mux2_5_comp 0 250(_comp Mux2_5)
		(_port
			((input_1)(instruction(d_20_16)))
			((input_2)(instruction(d_15_11)))
			((mux_select)(RegDst))
			((output)(write_address))
		)
		(_use(_ent . Mux2_5)
		)
	)
	(_inst mux2_comp_0 0 256(_comp Mux2)
		(_port
			((input_1)(pc_out))
			((input_2)(aluout_out))
			((mux_select)(IorD))
			((output)(mem_address))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux2_comp_1 0 262(_comp Mux2)
		(_port
			((input_1)(aluout_out))
			((input_2)(mem_data_out))
			((mux_select)(MemtoReg))
			((output)(reg_write_data))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux2_comp_2 0 267(_comp Mux2)
		(_port
			((input_1)(pc_out))
			((input_2)(out_A))
			((mux_select)(ALUSrcA))
			((output)(alu_input_1))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux4_comp 0 272(_comp Mux4)
		(_port
			((input_1)(out_B))
			((input_2)(_string \"00000000000000000000000000000100"\))
			((input_3)(s_e_out))
			((input_4)(sl32_to_mux))
			((mux_select)(ALUSrcB))
			((output)(alu_input_2))
		)
		(_use(_ent . Mux4)
			(_port
				((input_1)(input_1))
				((input_2)(input_2))
				((input_3)(input_3))
				((input_4)(input_4))
				((mux_select)(mux_select))
				((output)(output))
			)
		)
	)
	(_inst registers_comp 0 278(_comp Registers)
		(_port
			((clk)(clk))
			((reset)(rst))
			((address_in_1)(instruction(d_25_21)))
			((address_in_2)(instruction(d_20_16)))
			((write_address)(write_address))
			((data_in)(reg_write_data))
			((write_enable)(en))
			((data_out_1)(in_A))
			((data_out_2)(in_B))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst pcreg_comp 0 285(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((pc_in)(pc_in))
			((load_enable)(pc_en))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_inst s_l_component 0 291(_comp ShiftLeft2)
		(_port
			((input)(instruction(d_25_0)))
			((output)(sl28_to_mux))
		)
		(_use(_ent . ShiftLeft2)
		)
	)
	(_inst signextend_comp 0 297(_comp SignExtend)
		(_port
			((input)(instruction(d_15_0)))
			((output)(s_e_out))
		)
		(_use(_ent . SignExtend)
		)
	)
	(_inst s_l_comp 0 303(_comp ShiftLeft)
		(_port
			((input)(s_e_out))
			((output)(sl32_to_mux))
		)
		(_use(_ent . ShiftLeft)
		)
	)
	(_inst mux3_comp 0 309(_comp Mux3)
		(_port
			((input_1)(alu_result))
			((input_2)(aluout_out))
			((input_3)(jump_add))
			((mux_select)(PCSource))
			((output)(pc_in))
		)
		(_use(_ent . Mux3)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int en -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 75(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 113(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 136(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 159(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 161(_array -1((_dto i 27 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 167(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 169(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 175(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 183(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 186(_array -1((_dto i 1 i 0)))))
		(_sig(_int zero -1 0 193(_arch(_uni))))
		(_sig(_int RegDst -1 0 193(_arch(_uni))))
		(_sig(_int RegWrite -1 0 193(_arch(_uni))))
		(_sig(_int ALUSrcA -1 0 193(_arch(_uni))))
		(_sig(_int MemRead -1 0 193(_arch(_uni))))
		(_sig(_int MemWrite -1 0 193(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 193(_arch(_uni))))
		(_sig(_int IorD -1 0 193(_arch(_uni))))
		(_sig(_int IRWrite -1 0 193(_arch(_uni))))
		(_sig(_int PCWrite -1 0 193(_arch(_uni))))
		(_sig(_int PCWriteCond -1 0 193(_arch(_uni))))
		(_sig(_int pc_en -1 0 193(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 194(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUSrcB 26 0 194(_arch(_uni))))
		(_sig(_int PCSource 26 0 194(_arch(_uni))))
		(_sig(_int ALUOp 26 0 194(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 196(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction 27 0 195(_arch(_uni))))
		(_sig(_int mem_address 27 0 195(_arch(_uni))))
		(_sig(_int mem_read_data 27 0 195(_arch(_uni))))
		(_sig(_int in_A 27 0 195(_arch(_uni))))
		(_sig(_int in_B 27 0 195(_arch(_uni))))
		(_sig(_int out_A 27 0 195(_arch(_uni))))
		(_sig(_int out_B 27 0 195(_arch(_uni))))
		(_sig(_int out_ALUout 27 0 195(_arch(_uni))))
		(_sig(_int alu_result 27 0 195(_arch(_uni))))
		(_sig(_int alu_input_1 27 0 195(_arch(_uni))))
		(_sig(_int alu_input_2 27 0 195(_arch(_uni))))
		(_sig(_int aluout_out 27 0 195(_arch(_uni))))
		(_sig(_int reg_write_data 27 0 196(_arch(_uni))))
		(_sig(_int mem_data_out 27 0 196(_arch(_uni))))
		(_sig(_int pc_out 27 0 196(_arch(_uni))))
		(_sig(_int s_e_out 27 0 196(_arch(_uni))))
		(_sig(_int sl32_to_mux 27 0 196(_arch(_uni))))
		(_sig(_int pc_in 27 0 196(_arch(_uni))))
		(_sig(_int jump_add 27 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 197(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_control 28 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 198(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_address 29 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 199(_array -1((_dto i 27 i 0)))))
		(_sig(_int sl28_to_mux 30 0 199(_arch(_uni))))
		(_prcs
			(line__284(_arch 0 0 284(_assignment(_trgt(14))(_sens(3)(12)(13)))))
			(line__308(_arch 1 0 308(_assignment(_alias((jump_add)(pc_out(d_31_28))(sl28_to_mux)))(_trgt(36))(_sens(32(d_31_28))(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behave 2 -1)
)
I 000051 55 755           1746899420667 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 16))
	(_version vf5)
	(_time 1746899420668 2025.05.10 20:50:20)
	(_source(\../src/Mux2 .vhd\))
	(_parameters tan)
	(_code d0d28783d5868cc3d3d5948b84d7d8d3d2d684d7d5)
	(_ent
		(_time 1746899264839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_port(_int mux_select -1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 755           1746899420680 Behavioral
(_unit VHDL(mux2_5 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746899420681 2025.05.10 20:50:20)
	(_source(\../src/Mux2_5.vhd\))
	(_parameters tan)
	(_code dfdd888c8c8983ccdcd999808bd98bd8dad8d7dcdd)
	(_ent
		(_time 1746899264866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int mux_select -1 0 9(_ent(_in))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1217          1746899420692 Behavioral
(_unit VHDL(mux3 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746899420693 2025.05.10 20:50:20)
	(_source(\../src/Mux3 .vhd\))
	(_parameters tan)
	(_code efedb8bdbcb9b3fcede0abb4bbe8e7ecece9bbe8ea)
	(_ent
		(_time 1746899264888)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int mux_out 2 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
			(line__25(_arch 1 0 25(_assignment(_alias((output)(mux_out)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1272          1746899420705 Behavioral
(_unit VHDL(mux4 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746899420706 2025.05.10 20:50:20)
	(_source(\../src/Mux4 .vhd\))
	(_parameters tan)
	(_code efedb8bdbcb9b3fceabbabb4bbe8e7ecebe9bbe8ea)
	(_ent
		(_time 1746899264912)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_port(_int input_4 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 11(_ent(_in))))
		(_port(_int output 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int mux_out 2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__27(_arch 1 0 27(_assignment(_alias((output)(mux_out)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 797           1746899420719 Behavioral
(_unit VHDL(shiftleft 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746899420720 2025.05.10 20:50:20)
	(_source(\../src/ShiftLeft .vhd\))
	(_parameters tan)
	(_code fffcffafa1a8a2e9f8f9eba5fdf9faf9f9f8fbf8fc)
	(_ent
		(_time 1746899264938)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 778           1746899420732 Behavioral
(_unit VHDL(shiftleft2 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746899420733 2025.05.10 20:50:20)
	(_source(\../src/ShiftLeft2 .vhd\))
	(_parameters tan)
	(_code 0e0d09085359531809081a540c080b0808090a0d0c)
	(_ent
		(_time 1746899264962)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 7(_array -1((_dto i 25 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10(_array -1((_dto i 27 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 851           1746899420744 Behavioral
(_unit VHDL(signextend 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746899420745 2025.05.10 20:50:20)
	(_source(\../src/SignExtend .vhd\))
	(_parameters tan)
	(_code 1e1d191942494d084a1a0b4547191a181b184b181a)
	(_ent
		(_time 1746899264985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2708          1746899475615 Behavioral
(_unit VHDL(memory_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899475616 2025.05.10 20:51:15)
	(_source(\../src/memory_tb.vhd\))
	(_parameters tan)
	(_code 797e7c78752e796f29766b22217c2f7e7d7f7b7f2d)
	(_ent
		(_time 1746891893307)
	)
	(_comp
		(Memory
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset_n -1 0 14(_ent (_in))))
				(_port(_int addr 0 0 15(_ent (_in))))
				(_port(_int write_en -1 0 16(_ent (_in))))
				(_port(_int read_en -1 0 17(_ent (_in))))
				(_port(_int write_data 0 0 18(_ent (_in))))
				(_port(_int read_data 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 37(_comp Memory)
		(_port
			((clk)(clk))
			((reset_n)(reset_n))
			((addr)(addr))
			((write_en)(write_en))
			((read_en)(read_en))
			((write_data)(write_data))
			((read_data)(read_data))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((addr)(addr))
				((write_en)(write_en))
				((read_en)(read_en))
				((write_data)(write_data))
				((read_data)(read_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int reset_n -1 0 25(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int addr 1 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_en -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int read_en -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int write_data 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data 1 0 30(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1684104530 1952539680 1868832865 1847620453 1830843503 1751348321 1769109280 1852142708 1952539680 8545)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(544503119 1914725999 1701277281 1634038304 1768169572 1869488228 1701978228 1852994932 1919253024 8559)
		(1953719636 1668179298 1768300648 1752394094 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2688          1746899484384 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746899484385 2025.05.10 20:51:24)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code b6b3b1e2b5e1b6a0e4e4a4edeeb0e2b0b3b0e2b0e0)
	(_ent
		(_time 1746899484382)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_port(_int write_en -1 0 10(_ent(_in))))
		(_port(_int read_en -1 0 11(_ent(_in))))
		(_port(_int write_data 0 0 12(_ent(_in))))
		(_port(_int read_data 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 19(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 20(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 43(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 52(_prcs 0)))
		(_var(_int idx -2 0 69(_prcs 1)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_trgt(7))(_sens(0)(2)(3)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__68(_arch 1 0 68(_prcs(_simple)(_trgt(6))(_sens(7)(2)(4))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 43(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1754          1746899488777 Behavioral
(_unit VHDL(ab_reg 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1746899488778 2025.05.10 20:51:28)
	(_source(\../src/AB_Reg.vhd\))
	(_parameters tan)
	(_code dddf888f8b89dfcadddfc8878bdbdcdbdfd88bdadf)
	(_ent
		(_time 1746891540950)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int in_A 0 0 9(_ent(_in))))
		(_port(_int in_B 0 0 10(_ent(_in))))
		(_port(_int in_ALUout 0 0 11(_ent(_in))))
		(_port(_int out_A 0 0 13(_ent(_out))))
		(_port(_int out_B 0 0 14(_ent(_out))))
		(_port(_int out_ALUout 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int register_array 0 20(_array 1((_to i 0 i 2)))))
		(_sig(_int regs 2 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8(2))(8(1))(8(0))(8))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((out_A)(regs(0))))(_trgt(5))(_sens(8(0))))))
			(line__35(_arch 2 0 35(_assignment(_alias((out_B)(regs(1))))(_trgt(6))(_sens(8(1))))))
			(line__36(_arch 3 0 36(_assignment(_alias((out_ALUout)(regs(2))))(_trgt(7))(_sens(8(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1211          1746899488793 Behavioral
(_unit VHDL(pcreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746899488794 2025.05.10 20:51:28)
	(_source(\../src/PCReg.vhd\))
	(_parameters tan)
	(_code edeeb9bebabbbbfbe9bffab6bcebeeeaefebe8ebea)
	(_ent
		(_time 1746891544557)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int load_enable -1 0 10(_ent(_in))))
		(_port(_int pc_out 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2))(_dssslsensitivity 1)(_read(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((pc_out)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4120          1746899488807 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 20))
	(_version vf5)
	(_time 1746899488808 2025.05.10 20:51:28)
	(_source(\../src/Registers .vhd\))
	(_parameters tan)
	(_code fcffaaacaaabafeaf7aaefa7a9faf9fbfefbfffbfe)
	(_ent
		(_time 1746897864193)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int address_in_1 0 0 9(_ent(_in))))
		(_port(_int address_in_2 0 0 10(_ent(_in))))
		(_port(_int write_address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 1 0 12(_ent(_in))))
		(_port(_int write_enable -1 0 13(_ent(_in))))
		(_port(_int data_out_1 1 0 15(_ent(_out))))
		(_port(_int data_out_2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registers_array 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(9))(_sens(0)(1)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
			(line__37(_arch 1 0 37(_assignment(_trgt(7))(_sens(2)(9))(_mon))))
			(line__40(_arch 2 0 40(_assignment(_trgt(8))(_sens(3)(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2688          1746899488822 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746899488823 2025.05.10 20:51:28)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 0c0e0d0a5a5b0c1a5e5e1e57540a580a090a580a5a)
	(_ent
		(_time 1746899484381)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_port(_int write_en -1 0 10(_ent(_in))))
		(_port(_int read_en -1 0 11(_ent(_in))))
		(_port(_int write_data 0 0 12(_ent(_in))))
		(_port(_int read_data 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 19(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 20(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 43(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 52(_prcs 0)))
		(_var(_int idx -2 0 69(_prcs 1)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_trgt(7))(_sens(0)(2)(3)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__68(_arch 1 0 68(_prcs(_simple)(_trgt(6))(_sens(2)(4)(7))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 43(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1197          1746899488843 Behavioral
(_unit VHDL(memorydataregister 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746899488844 2025.05.10 20:51:28)
	(_source(\../src/MemoryDataRegister.vhd\))
	(_parameters tan)
	(_code 1c1e1d1b4a4b1c0a4b480e47441a181a1d1b181a1d)
	(_ent
		(_time 1746891547154)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int reg_mem_data 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_assignment(_alias((data_out)(reg_mem_data)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1247          1746899488857 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746899488858 2025.05.10 20:51:28)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code 2b29772f2c7d7c3c2e7f3970782d2e2d2c2d222d7e)
	(_ent
		(_time 1746891549200)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IRWrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 10(_ent(_in))))
		(_port(_int out_instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instr_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((out_instruction)(instr_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 1191          1746899488870 archReg
(_unit VHDL(aluout 0 5(archreg 0 15))
	(_version vf5)
	(_time 1746899488871 2025.05.10 20:51:28)
	(_source(\../src/ALUout.vhd\))
	(_parameters tan)
	(_code 3b396f3e3a6d6a2d6c682e606e3d3a3d683c3e3d6d)
	(_ent
		(_time 1746896658014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 8(_ent(_out))))
		(_port(_int en -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int Clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int regOut 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(4)(0)(2)(3))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((output)(regOut)))(_trgt(1))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . archReg 2 -1)
)
I 000051 55 2515          1746899488884 Behavioral
(_unit VHDL(memory_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899488885 2025.05.10 20:51:28)
	(_source(\../src/memory_tb.vhd\))
	(_parameters tan)
	(_code 4a484b481e1d4a5c1a455811124f1c4d4e4c484c1e)
	(_ent
		(_time 1746891893307)
	)
	(_comp
		(Memory
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset_n -1 0 14(_ent (_in))))
				(_port(_int addr 0 0 15(_ent (_in))))
				(_port(_int write_en -1 0 16(_ent (_in))))
				(_port(_int read_en -1 0 17(_ent (_in))))
				(_port(_int write_data 0 0 18(_ent (_in))))
				(_port(_int read_data 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 37(_comp Memory)
		(_port
			((clk)(clk))
			((reset_n)(reset_n))
			((addr)(addr))
			((write_en)(write_en))
			((read_en)(read_en))
			((write_data)(write_data))
			((read_data)(read_data))
		)
		(_use(_ent . Memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int reset_n -1 0 25(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int addr 1 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_en -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int read_en -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int write_data 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data 1 0 30(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1684104530 1952539680 1868832865 1847620453 1830843503 1751348321 1769109280 1852142708 1952539680 8545)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(544503119 1914725999 1701277281 1634038304 1768169572 1869488228 1701978228 1852994932 1919253024 8559)
		(1953719636 1668179298 1768300648 1752394094 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3518          1746899488898 Behavioral
(_unit VHDL(ab_reg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899488899 2025.05.10 20:51:28)
	(_source(\../src/ab_reg_tb.vhd\))
	(_parameters tan)
	(_code 5a580e59090e584d5f0d4f000c5f0c5d5e5c585c5b)
	(_ent
		(_time 1746892953008)
	)
	(_comp
		(AB_Reg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int in_A 0 0 15(_ent (_in))))
				(_port(_int in_B 0 0 16(_ent (_in))))
				(_port(_int in_ALUout 0 0 17(_ent (_in))))
				(_port(_int out_A 0 0 19(_ent (_out))))
				(_port(_int out_B 0 0 20(_ent (_out))))
				(_port(_int out_ALUout 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 41(_comp AB_Reg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((in_A)(in_A))
			((in_B)(in_B))
			((in_ALUout)(in_ALUout))
			((out_A)(out_A))
			((out_B)(out_B))
			((out_ALUout)(out_ALUout))
		)
		(_use(_ent . AB_Reg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_A 1 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_B 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_ALUout 1 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_A 1 0 32(_arch(_uni))))
		(_sig(_int out_B 1 0 33(_arch(_uni))))
		(_sig(_int out_ALUout 1 0 34(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771)
		(33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1768300658 544502642 1953067639 8549)
		(50463234 50463234 50463234 50463234 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 33751810 33751810 33751810 33751810)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1702043762 1684959075 1769109280 2188660)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1701978226 561276275)
		(1381974593 1411409765 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3757          1746899488913 Behavioral
(_unit VHDL(registers_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899488914 2025.05.10 20:51:28)
	(_source(\../src/registers_tb.vhd\))
	(_parameters tan)
	(_code 6a693d6a3e3d397c6a3979313f6c6f6d686d696f3c)
	(_ent
		(_time 1746898053521)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int address_in_1 0 0 14(_ent (_in))))
				(_port(_int address_in_2 0 0 15(_ent (_in))))
				(_port(_int write_address 0 0 16(_ent (_in))))
				(_port(_int data_in 1 0 17(_ent (_in))))
				(_port(_int write_enable -1 0 18(_ent (_in))))
				(_port(_int data_out_1 1 0 19(_ent (_out))))
				(_port(_int data_out_2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 40(_comp Registers)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address_in_1)(address_in_1))
			((address_in_2)(address_in_2))
			((write_address)(write_address))
			((data_in)(data_in))
			((write_enable)(write_enable))
			((data_out_1)(data_out_1))
			((data_out_2)(data_out_2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int address_in_1 2 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int address_in_2 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_address 2 0 29(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_enable -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int data_out_1 3 0 32(_arch(_uni))))
		(_sig(_int data_out_2 3 0 33(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1702061394 1679833716 1600222305 1601467759 1869488177 1702502516 2191218)
		(1702061394 1679833716 1600222305 1601467759 1869488178 1702502516 2191218)
		(50529027 33686018 50529027 33686018 50529027 33686018 50529027 33686018)
		(1768383826 1919251571 1919253024 1869488239 1919950964 1667593327 543450484 1836020326 1769109280 2188660)
		(50463234 3)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1768383826 1919251571 1679831840 1847616617 1914729583 1767994469 1920409710 1702130793 1635131502 560297324)
		(50463490 2)
		(33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(1768383826 1919251571 540029216 1953067639 1634082917 1684368489 33)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409649 560426607)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409650 560426607)
		(1702127169 1701978226 980706675 1734693408 1702130537 540221554 544501614 1869768058 33)
		(1702127169 1701978226 980706675 1734693408 1702130537 808525938 1953459744 1919253024 8559)
		(1768383826 1919251571 1818846752 1702109285 1700951155 543712110 1768843622 1684367475 1668641568 1936942435 1819047270 8569)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2237          1746899488936 Behavioral
(_unit VHDL(pcreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899488937 2025.05.10 20:51:28)
	(_source(\../src/PCReg_tb.vhd\))
	(_parameters tan)
	(_code 797a2c78732f2f6f79786e207e7e7d7f7b7e797f7a)
	(_ent
		(_time 1746893567788)
	)
	(_comp
		(PCReg
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc_in 0 0 14(_ent (_in))))
				(_port(_int load_enable -1 0 15(_ent (_in))))
				(_port(_int pc_out 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 31(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_in)(pc_in))
			((load_enable)(load_enable))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_in 1 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int load_enable -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int pc_out 1 0 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1814053712 1701077359 1752637540 1814064741 1600414063 1650552421 809330028 33)
		(1679835984 1847616617 1814066287 543449455 544695662 1970037110 8549)
		(50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018)
		(1663058768 1735287144 1998611557 544105832 1684107116 1634624863 1030057058 8496)
		(1847608144 1914729583 1952805733 33)
		(1699890000 1702109287 1700951155 543712110 1936941424 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2463          1746899488951 Behavioral
(_unit VHDL(memorydataregister_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899488952 2025.05.10 20:51:28)
	(_source(\../src/MemoryDataRegister_tb.vhd\))
	(_parameters tan)
	(_code 898b888785de899fda8a9bd2d18f8d8f888e8d8f88)
	(_ent
		(_time 1746896490133)
	)
	(_comp
		(MemoryDataRegister
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int data_in 0 0 14(_ent (_in))))
				(_port(_int data_out 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 29(_comp MemoryDataRegister)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(data_in))
			((data_out)(data_out))
		)
		(_use(_ent . MemoryDataRegister)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 1 0 22(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1713398881 1953722985 1818326560 2188661)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1931502689 1852793701 1635131492 560297324)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1869440333 1631877490 1699897716 1953720679 1948283493 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2520          1746899488965 Behavioral
(_unit VHDL(aluout_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899488966 2025.05.10 20:51:28)
	(_source(\../src/ALUout_tb.vhd\))
	(_parameters tan)
	(_code 999bcd96c3cfc88fc99b8cc2cc9ccf9e9d9f9b9f98)
	(_ent
		(_time 1746896791987)
	)
	(_comp
		(ALUout
			(_object
				(_port(_int input 0 0 12(_ent (_in))))
				(_port(_int output 0 0 13(_ent (_out))))
				(_port(_int en -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int Clk -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 32(_comp ALUout)
		(_port
			((input)(input))
			((output)(output))
			((en)(en))
			((reset)(reset))
			((Clk)(Clk))
		)
		(_use(_ent . ALUout)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int input 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int output 1 0 22(_arch(_uni))))
		(_sig(_int en -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 25(_arch(_uni((i 2))))))
		(_cnst(_int CLK_PERIOD -2 0 27(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(4)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1953845024 544503152 544501614 1702061426 1869881460 1919253024 8559)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 1886284064 1864397941 1818435694 795566959 2190949)
		(33751555 33751555 33751555 33751555 50463490 50463490 50463490 50463490)
		(1818845510 979726965 1953845024 544503152 1851877475 543450471 1752459639 1030645024 8496)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 2003136032 1886284064 2192501)
		(1818845510 979726965 1953845024 544503152 544501614 1634036835 543450482 1914730850 1952805733 1702045728 1684959075 1701339936 556362595)
		(1867861057 1948284021 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2772          1746899488980 Behavioral
(_unit VHDL(instrreg_tb 0 5(behavioral 1 8))
	(_version vf5)
	(_time 1746899488981 2025.05.10 20:51:28)
	(_source(\../src/registers_tb.vhd\(\../src/InstrReg_tb.vhd\)))
	(_parameters tan)
	(_code a8aaf4fff5feffbfaaaebaf3fbaeadaeafadfeafac)
	(_ent
		(_time 1746893218013)
	)
	(_comp
		(InstrReg
			(_object
				(_port(_int clk -1 1 12(_ent (_in))))
				(_port(_int reset -1 1 13(_ent (_in))))
				(_port(_int IRWrite -1 1 14(_ent (_in))))
				(_port(_int in_instruction 0 1 15(_ent (_in))))
				(_port(_int out_instruction 0 1 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 1 31(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IRWrite)(IRWrite))
			((in_instruction)(in_instruction))
			((out_instruction)(out_instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 1 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 1 21(_arch(_uni((i 2))))))
		(_sig(_int IRWrite -1 1 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_instruction 1 1 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_instruction 1 1 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 1 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 53(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50529027 33686018 33751555 50463490 33686275 33686018 50463491 33751811)
		(1818845510 979726965 1734693408 1702130537 1869357170 1684366433 1818326560 1998611829 544105832 1918325321 543519849 556802109)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1981834337 1702194273 1701345056 1380524142 1953067607 540876901 8497)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1751326834 1701277281 1769414756 1970235508 1380524148 1953067607 1852121189 1701601889 33)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1953721929 1734693490 1936028704 1852138100 1713399907 1936289385 543450472 1667462515 1718842213 2037148789 33)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1655          1746899488996 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vf5)
	(_time 1746899488997 2025.05.10 20:51:28)
	(_source(\../src/ALU .vhd\))
	(_parameters tan)
	(_code b8baecece3eee9aebbebfbe3ecbeb9beebbfbdbeb9)
	(_ent
		(_time 1746899264752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_control 1 0 10(_ent(_in))))
		(_port(_int result 0 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(5))(_sens(0)(1)(2))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(5)))))
			(line__45(_arch 2 0 45(_assignment(_alias((result)(temp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000047 55 1039          1746899489018 behave
(_unit VHDL(alucontrol 0 4(behave 0 12))
	(_version vf5)
	(_time 1746899489019 2025.05.10 20:51:29)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code c7c59392939196d1c7c4819dc3c0c3c0c5c191c194)
	(_ent
		(_time 1746899264782)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_5_0 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ALUopcode 2 0 8(_ent(_out))))
		(_prcs
			(Alu_Control(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . behave 1 -1)
)
I 000047 55 2411          1746899489032 behave
(_unit VHDL(controlfsm 0 4(behave 0 18))
	(_version vf5)
	(_time 1746899489033 2025.05.10 20:51:29)
	(_source(\../src/controlfsm.vhd\))
	(_parameters tan)
	(_code d7d581858680d6c0dbd9c58dd0d184d1d1d0d4d183)
	(_ent
		(_time 1746899264809)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_31_26 0 0 7(_ent(_in))))
		(_port(_int RegDst -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int ALUSrcA -1 0 9(_ent(_out))))
		(_port(_int MemRead -1 0 9(_ent(_out))))
		(_port(_int MemWrite -1 0 10(_ent(_out))))
		(_port(_int MemtoReg -1 0 10(_ent(_out))))
		(_port(_int IorD -1 0 11(_ent(_out))))
		(_port(_int IRWrite -1 0 11(_ent(_out))))
		(_port(_int PCWrite -1 0 12(_ent(_out))))
		(_port(_int PCWriteCond -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 13(_ent(_out))))
		(_port(_int ALUSrcB 1 0 13(_ent(_out))))
		(_port(_int PCSource 1 0 14(_ent(_out))))
		(_sig(_int state -2 0 21(_arch(_uni))))
		(_sig(_int next_state -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int control_signals 2 0 41(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 27(_prcs(_trgt(16))(_sens(0)(1)(17))(_dssslsensitivity 2))))
			(logic_process(_arch 1 0 39(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(17))(_sens(2)(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 50463234 33686019 33686274)
		(33686018 33686018 33686018 33686275)
		(33686019 771)
		(33751555 771)
		(33686018 514)
		(50463234 514)
		(33686018 515)
		(33751554 514)
		(33751554 33686018 33686018 33686019)
		(50528770 33751554 33686018 33686019)
		(33751810 33686274 33686018 33686019)
		(33751554 33751555 33686018 33686019)
		(33751554 33686018 33751554 33686018)
		(33751811 33686018 33751554 33686018)
		(33751554 33686018 50463490 50463234)
		(33686018 33686018 33686019 33751811)
		(16843009 16843009 16843009 16843009)
	)
	(_model . behave 2 -1)
)
I 000051 55 755           1746899489057 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 16))
	(_version vf5)
	(_time 1746899489058 2025.05.10 20:51:29)
	(_source(\../src/Mux2 .vhd\))
	(_parameters tan)
	(_code f6f4f7a7f5a0aae5f5f3b2ada2f1fef5f4f0a2f1f3)
	(_ent
		(_time 1746899264839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_port(_int mux_select -1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 755           1746899489070 Behavioral
(_unit VHDL(mux2_5 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746899489071 2025.05.10 20:51:29)
	(_source(\../src/Mux2_5.vhd\))
	(_parameters tan)
	(_code 0604040105505a15050040595200520103010e0504)
	(_ent
		(_time 1746899264866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int mux_select -1 0 9(_ent(_in))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1217          1746899489083 Behavioral
(_unit VHDL(mux3 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746899489084 2025.05.10 20:51:29)
	(_source(\../src/Mux3 .vhd\))
	(_parameters tan)
	(_code 1614141015404a051419524d42111e151510421113)
	(_ent
		(_time 1746899264888)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int mux_out 2 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
			(line__25(_arch 1 0 25(_assignment(_alias((output)(mux_out)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1272          1746899489096 Behavioral
(_unit VHDL(mux4 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746899489097 2025.05.10 20:51:29)
	(_source(\../src/Mux4 .vhd\))
	(_parameters tan)
	(_code 1614141015404a051342524d42111e151210421113)
	(_ent
		(_time 1746899264912)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_port(_int input_4 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 11(_ent(_in))))
		(_port(_int output 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int mux_out 2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__27(_arch 1 0 27(_assignment(_alias((output)(mux_out)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 797           1746899489110 Behavioral
(_unit VHDL(shiftleft 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746899489111 2025.05.10 20:51:29)
	(_source(\../src/ShiftLeft .vhd\))
	(_parameters tan)
	(_code 25267021287278332223317f272320232322212226)
	(_ent
		(_time 1746899264938)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 778           1746899489123 Behavioral
(_unit VHDL(shiftleft2 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746899489124 2025.05.10 20:51:29)
	(_source(\../src/ShiftLeft2 .vhd\))
	(_parameters tan)
	(_code 35366030386268233233216f373330333332313637)
	(_ent
		(_time 1746899264962)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 7(_array -1((_dto i 25 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10(_array -1((_dto i 27 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 851           1746899489136 Behavioral
(_unit VHDL(signextend 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746899489137 2025.05.10 20:51:29)
	(_source(\../src/SignExtend .vhd\))
	(_parameters tan)
	(_code 44471146491317521040511f1d4340424142114240)
	(_ent
		(_time 1746899264985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1754          1746899501742 Behavioral
(_unit VHDL(ab_reg 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1746899501743 2025.05.10 20:51:41)
	(_source(\../src/AB_Reg.vhd\))
	(_parameters tan)
	(_code 8688878882d28491868493dcd08087808483d08184)
	(_ent
		(_time 1746891540950)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int in_A 0 0 9(_ent(_in))))
		(_port(_int in_B 0 0 10(_ent(_in))))
		(_port(_int in_ALUout 0 0 11(_ent(_in))))
		(_port(_int out_A 0 0 13(_ent(_out))))
		(_port(_int out_B 0 0 14(_ent(_out))))
		(_port(_int out_ALUout 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int register_array 0 20(_array 1((_to i 0 i 2)))))
		(_sig(_int regs 2 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8(2))(8(1))(8(0))(8))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((out_A)(regs(0))))(_trgt(5))(_sens(8(0))))))
			(line__35(_arch 2 0 35(_assignment(_alias((out_B)(regs(1))))(_trgt(6))(_sens(8(1))))))
			(line__36(_arch 3 0 36(_assignment(_alias((out_ALUout)(regs(2))))(_trgt(7))(_sens(8(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1211          1746899501758 Behavioral
(_unit VHDL(pcreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746899501759 2025.05.10 20:51:41)
	(_source(\../src/PCReg.vhd\))
	(_parameters tan)
	(_code 959a959a93c3c38391c782cec49396929793909392)
	(_ent
		(_time 1746891544557)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int load_enable -1 0 10(_ent(_in))))
		(_port(_int pc_out 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2))(_dssslsensitivity 1)(_read(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((pc_out)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4120          1746899501772 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 20))
	(_version vf5)
	(_time 1746899501773 2025.05.10 20:51:41)
	(_source(\../src/Registers .vhd\))
	(_parameters tan)
	(_code a5aaa7f2a5f2f6b3aef3b6fef0a3a0a2a7a2a6a2a7)
	(_ent
		(_time 1746897864193)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int address_in_1 0 0 9(_ent(_in))))
		(_port(_int address_in_2 0 0 10(_ent(_in))))
		(_port(_int write_address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 1 0 12(_ent(_in))))
		(_port(_int write_enable -1 0 13(_ent(_in))))
		(_port(_int data_out_1 1 0 15(_ent(_out))))
		(_port(_int data_out_2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registers_array 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(9))(_sens(0)(1)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
			(line__37(_arch 1 0 37(_assignment(_trgt(7))(_sens(2)(9))(_mon))))
			(line__40(_arch 2 0 40(_assignment(_trgt(8))(_sens(3)(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2688          1746899501787 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746899501788 2025.05.10 20:51:41)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code b5bbe1e1b5e2b5a3e7e7a7eeedb3e1b3b0b3e1b3e3)
	(_ent
		(_time 1746899484381)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset_n -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_port(_int write_en -1 0 10(_ent(_in))))
		(_port(_int read_en -1 0 11(_ent(_in))))
		(_port(_int write_data 0 0 12(_ent(_in))))
		(_port(_int read_data 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 19(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 20(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 43(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 52(_prcs 0)))
		(_var(_int idx -2 0 69(_prcs 1)))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_trgt(7))(_sens(0)(2)(3)(5(d_7_0))(5(d_15_8))(5(d_23_16))(5(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__68(_arch 1 0 68(_prcs(_simple)(_trgt(6))(_sens(2)(4)(7))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 43(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1197          1746899501816 Behavioral
(_unit VHDL(memorydataregister 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746899501817 2025.05.10 20:51:41)
	(_source(\../src/MemoryDataRegister.vhd\))
	(_parameters tan)
	(_code d4da8086d583d4c28380c68f8cd2d0d2d5d3d0d2d5)
	(_ent
		(_time 1746891547154)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int reg_mem_data 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_assignment(_alias((data_out)(reg_mem_data)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1247          1746899501829 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746899501830 2025.05.10 20:51:41)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code d4dadd86858283c3d180c68f87d2d1d2d3d2ddd281)
	(_ent
		(_time 1746891549200)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IRWrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 10(_ent(_in))))
		(_port(_int out_instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instr_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((out_instruction)(instr_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 1191          1746899501843 archReg
(_unit VHDL(aluout 0 5(archreg 0 15))
	(_version vf5)
	(_time 1746899501844 2025.05.10 20:51:41)
	(_source(\../src/ALUout.vhd\))
	(_parameters tan)
	(_code e4eae5b7b3b2b5f2b3b7f1bfb1e2e5e2b7e3e1e2b2)
	(_ent
		(_time 1746896658014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 8(_ent(_out))))
		(_port(_int en -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int Clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int regOut 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(4)(0)(2)(3))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((output)(regOut)))(_trgt(1))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . archReg 2 -1)
)
I 000051 55 2515          1746899501857 Behavioral
(_unit VHDL(memory_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899501858 2025.05.10 20:51:41)
	(_source(\../src/memory_tb.vhd\))
	(_parameters tan)
	(_code f3fda7a3f5a4f3e5a3fce1a8abf6a5f4f7f5f1f5a7)
	(_ent
		(_time 1746891893307)
	)
	(_comp
		(Memory
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset_n -1 0 14(_ent (_in))))
				(_port(_int addr 0 0 15(_ent (_in))))
				(_port(_int write_en -1 0 16(_ent (_in))))
				(_port(_int read_en -1 0 17(_ent (_in))))
				(_port(_int write_data 0 0 18(_ent (_in))))
				(_port(_int read_data 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 37(_comp Memory)
		(_port
			((clk)(clk))
			((reset_n)(reset_n))
			((addr)(addr))
			((write_en)(write_en))
			((read_en)(read_en))
			((write_data)(write_data))
			((read_data)(read_data))
		)
		(_use(_ent . Memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int reset_n -1 0 25(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int addr 1 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_en -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int read_en -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int write_data 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data 1 0 30(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1684104530 1952539680 1868832865 1847620453 1830843503 1751348321 1769109280 1852142708 1952539680 8545)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(544503119 1914725999 1701277281 1634038304 1768169572 1869488228 1701978228 1852994932 1919253024 8559)
		(1953719636 1668179298 1768300648 1752394094 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3518          1746899501872 Behavioral
(_unit VHDL(ab_reg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899501873 2025.05.10 20:51:41)
	(_source(\../src/ab_reg_tb.vhd\))
	(_parameters tan)
	(_code 030d03050257011406541659550655040705010502)
	(_ent
		(_time 1746892953008)
	)
	(_comp
		(AB_Reg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int in_A 0 0 15(_ent (_in))))
				(_port(_int in_B 0 0 16(_ent (_in))))
				(_port(_int in_ALUout 0 0 17(_ent (_in))))
				(_port(_int out_A 0 0 19(_ent (_out))))
				(_port(_int out_B 0 0 20(_ent (_out))))
				(_port(_int out_ALUout 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 41(_comp AB_Reg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((in_A)(in_A))
			((in_B)(in_B))
			((in_ALUout)(in_ALUout))
			((out_A)(out_A))
			((out_B)(out_B))
			((out_ALUout)(out_ALUout))
		)
		(_use(_ent . AB_Reg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_A 1 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_B 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_ALUout 1 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_A 1 0 32(_arch(_uni))))
		(_sig(_int out_B 1 0 33(_arch(_uni))))
		(_sig(_int out_ALUout 1 0 34(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771)
		(33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1768300658 544502642 1953067639 8549)
		(50463234 50463234 50463234 50463234 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 33751810 33751810 33751810 33751810)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1702043762 1684959075 1769109280 2188660)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1701978226 561276275)
		(1381974593 1411409765 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3757          1746899501886 Behavioral
(_unit VHDL(registers_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899501887 2025.05.10 20:51:41)
	(_source(\../src/registers_tb.vhd\))
	(_parameters tan)
	(_code 121d11151545410412410149471417151015111744)
	(_ent
		(_time 1746898053521)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int address_in_1 0 0 14(_ent (_in))))
				(_port(_int address_in_2 0 0 15(_ent (_in))))
				(_port(_int write_address 0 0 16(_ent (_in))))
				(_port(_int data_in 1 0 17(_ent (_in))))
				(_port(_int write_enable -1 0 18(_ent (_in))))
				(_port(_int data_out_1 1 0 19(_ent (_out))))
				(_port(_int data_out_2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 40(_comp Registers)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address_in_1)(address_in_1))
			((address_in_2)(address_in_2))
			((write_address)(write_address))
			((data_in)(data_in))
			((write_enable)(write_enable))
			((data_out_1)(data_out_1))
			((data_out_2)(data_out_2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int address_in_1 2 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int address_in_2 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_address 2 0 29(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_enable -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int data_out_1 3 0 32(_arch(_uni))))
		(_sig(_int data_out_2 3 0 33(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1702061394 1679833716 1600222305 1601467759 1869488177 1702502516 2191218)
		(1702061394 1679833716 1600222305 1601467759 1869488178 1702502516 2191218)
		(50529027 33686018 50529027 33686018 50529027 33686018 50529027 33686018)
		(1768383826 1919251571 1919253024 1869488239 1919950964 1667593327 543450484 1836020326 1769109280 2188660)
		(50463234 3)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1768383826 1919251571 1679831840 1847616617 1914729583 1767994469 1920409710 1702130793 1635131502 560297324)
		(50463490 2)
		(33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(1768383826 1919251571 540029216 1953067639 1634082917 1684368489 33)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409649 560426607)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409650 560426607)
		(1702127169 1701978226 980706675 1734693408 1702130537 540221554 544501614 1869768058 33)
		(1702127169 1701978226 980706675 1734693408 1702130537 808525938 1953459744 1919253024 8559)
		(1768383826 1919251571 1818846752 1702109285 1700951155 543712110 1768843622 1684367475 1668641568 1936942435 1819047270 8569)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2237          1746899501913 Behavioral
(_unit VHDL(pcreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899501914 2025.05.10 20:51:41)
	(_source(\../src/PCReg_tb.vhd\))
	(_parameters tan)
	(_code 323d3337336464243233256b353536343035323431)
	(_ent
		(_time 1746893567788)
	)
	(_comp
		(PCReg
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc_in 0 0 14(_ent (_in))))
				(_port(_int load_enable -1 0 15(_ent (_in))))
				(_port(_int pc_out 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 31(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_in)(pc_in))
			((load_enable)(load_enable))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_in 1 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int load_enable -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int pc_out 1 0 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1814053712 1701077359 1752637540 1814064741 1600414063 1650552421 809330028 33)
		(1679835984 1847616617 1814066287 543449455 544695662 1970037110 8549)
		(50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018)
		(1663058768 1735287144 1998611557 544105832 1684107116 1634624863 1030057058 8496)
		(1847608144 1914729583 1952805733 33)
		(1699890000 1702109287 1700951155 543712110 1936941424 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2463          1746899501929 Behavioral
(_unit VHDL(memorydataregister_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899501930 2025.05.10 20:51:41)
	(_source(\../src/MemoryDataRegister_tb.vhd\))
	(_parameters tan)
	(_code 414f1443451641571242531a194745474046454740)
	(_ent
		(_time 1746896490133)
	)
	(_comp
		(MemoryDataRegister
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int data_in 0 0 14(_ent (_in))))
				(_port(_int data_out 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 29(_comp MemoryDataRegister)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(data_in))
			((data_out)(data_out))
		)
		(_use(_ent . MemoryDataRegister)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 1 0 22(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1713398881 1953722985 1818326560 2188661)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1931502689 1852793701 1635131492 560297324)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1869440333 1631877490 1699897716 1953720679 1948283493 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2520          1746899501945 Behavioral
(_unit VHDL(aluout_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746899501946 2025.05.10 20:51:41)
	(_source(\../src/ALUout_tb.vhd\))
	(_parameters tan)
	(_code 515f5152030700470153440a045407565557535750)
	(_ent
		(_time 1746896791987)
	)
	(_comp
		(ALUout
			(_object
				(_port(_int input 0 0 12(_ent (_in))))
				(_port(_int output 0 0 13(_ent (_out))))
				(_port(_int en -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int Clk -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 32(_comp ALUout)
		(_port
			((input)(input))
			((output)(output))
			((en)(en))
			((reset)(reset))
			((Clk)(Clk))
		)
		(_use(_ent . ALUout)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int input 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int output 1 0 22(_arch(_uni))))
		(_sig(_int en -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 25(_arch(_uni((i 2))))))
		(_cnst(_int CLK_PERIOD -2 0 27(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(4)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1953845024 544503152 544501614 1702061426 1869881460 1919253024 8559)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 1886284064 1864397941 1818435694 795566959 2190949)
		(33751555 33751555 33751555 33751555 50463490 50463490 50463490 50463490)
		(1818845510 979726965 1953845024 544503152 1851877475 543450471 1752459639 1030645024 8496)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 2003136032 1886284064 2192501)
		(1818845510 979726965 1953845024 544503152 544501614 1634036835 543450482 1914730850 1952805733 1702045728 1684959075 1701339936 556362595)
		(1867861057 1948284021 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2772          1746899501960 Behavioral
(_unit VHDL(instrreg_tb 0 5(behavioral 1 8))
	(_version vf5)
	(_time 1746899501961 2025.05.10 20:51:41)
	(_source(\../src/registers_tb.vhd\(\../src/InstrReg_tb.vhd\)))
	(_parameters tan)
	(_code 616f6961353736766367733a326764676664376665)
	(_ent
		(_time 1746893218013)
	)
	(_comp
		(InstrReg
			(_object
				(_port(_int clk -1 1 12(_ent (_in))))
				(_port(_int reset -1 1 13(_ent (_in))))
				(_port(_int IRWrite -1 1 14(_ent (_in))))
				(_port(_int in_instruction 0 1 15(_ent (_in))))
				(_port(_int out_instruction 0 1 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 1 31(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IRWrite)(IRWrite))
			((in_instruction)(in_instruction))
			((out_instruction)(out_instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 1 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 1 21(_arch(_uni((i 2))))))
		(_sig(_int IRWrite -1 1 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_instruction 1 1 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_instruction 1 1 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 1 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 53(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50529027 33686018 33751555 50463490 33686275 33686018 50463491 33751811)
		(1818845510 979726965 1734693408 1702130537 1869357170 1684366433 1818326560 1998611829 544105832 1918325321 543519849 556802109)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1981834337 1702194273 1701345056 1380524142 1953067607 540876901 8497)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1751326834 1701277281 1769414756 1970235508 1380524148 1953067607 1852121189 1701601889 33)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1953721929 1734693490 1936028704 1852138100 1713399907 1936289385 543450472 1667462515 1718842213 2037148789 33)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1655          1746899501978 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vf5)
	(_time 1746899501979 2025.05.10 20:51:41)
	(_source(\../src/ALU .vhd\))
	(_parameters tan)
	(_code 707e7071232621667323332b247671762377757671)
	(_ent
		(_time 1746899264752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_control 1 0 10(_ent(_in))))
		(_port(_int result 0 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(5))(_sens(0)(1)(2))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(5)))))
			(line__45(_arch 2 0 45(_assignment(_alias((result)(temp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000047 55 1039          1746899502004 behave
(_unit VHDL(alucontrol 0 4(behave 0 12))
	(_version vf5)
	(_time 1746899502005 2025.05.10 20:51:42)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 8f818f818ad9de998f8cc9d58b888b888d89d989dc)
	(_ent
		(_time 1746899264782)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_5_0 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ALUopcode 2 0 8(_ent(_out))))
		(_prcs
			(Alu_Control(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . behave 1 -1)
)
I 000047 55 2411          1746899502020 behave
(_unit VHDL(controlfsm 0 4(behave 0 18))
	(_version vf5)
	(_time 1746899502021 2025.05.10 20:51:42)
	(_source(\../src/controlfsm.vhd\))
	(_parameters tan)
	(_code 9f919d909fc89e8893918dc59899cc9999989c99cb)
	(_ent
		(_time 1746899264809)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_31_26 0 0 7(_ent(_in))))
		(_port(_int RegDst -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int ALUSrcA -1 0 9(_ent(_out))))
		(_port(_int MemRead -1 0 9(_ent(_out))))
		(_port(_int MemWrite -1 0 10(_ent(_out))))
		(_port(_int MemtoReg -1 0 10(_ent(_out))))
		(_port(_int IorD -1 0 11(_ent(_out))))
		(_port(_int IRWrite -1 0 11(_ent(_out))))
		(_port(_int PCWrite -1 0 12(_ent(_out))))
		(_port(_int PCWriteCond -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 13(_ent(_out))))
		(_port(_int ALUSrcB 1 0 13(_ent(_out))))
		(_port(_int PCSource 1 0 14(_ent(_out))))
		(_sig(_int state -2 0 21(_arch(_uni))))
		(_sig(_int next_state -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int control_signals 2 0 41(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 27(_prcs(_trgt(16))(_sens(0)(1)(17))(_dssslsensitivity 2))))
			(logic_process(_arch 1 0 39(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(17))(_sens(2)(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 50463234 33686019 33686274)
		(33686018 33686018 33686018 33686275)
		(33686019 771)
		(33751555 771)
		(33686018 514)
		(50463234 514)
		(33686018 515)
		(33751554 514)
		(33751554 33686018 33686018 33686019)
		(50528770 33751554 33686018 33686019)
		(33751810 33686274 33686018 33686019)
		(33751554 33751555 33686018 33686019)
		(33751554 33686018 33751554 33686018)
		(33751811 33686018 33751554 33686018)
		(33751554 33686018 50463490 50463234)
		(33686018 33686018 33686019 33751811)
		(16843009 16843009 16843009 16843009)
	)
	(_model . behave 2 -1)
)
I 000051 55 755           1746899502047 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 16))
	(_version vf5)
	(_time 1746899502048 2025.05.10 20:51:42)
	(_source(\../src/Mux2 .vhd\))
	(_parameters tan)
	(_code afa1faf9fcf9f3bcacaaebf4fba8a7acada9fba8aa)
	(_ent
		(_time 1746899264839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_port(_int mux_select -1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 755           1746899502059 Behavioral
(_unit VHDL(mux2_5 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746899502060 2025.05.10 20:51:42)
	(_source(\../src/Mux2_5.vhd\))
	(_parameters tan)
	(_code beb0ebebeee8e2adbdb8f8e1eab8eab9bbb9b6bdbc)
	(_ent
		(_time 1746899264866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int mux_select -1 0 9(_ent(_in))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1217          1746899502072 Behavioral
(_unit VHDL(mux3 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746899502073 2025.05.10 20:51:42)
	(_source(\../src/Mux3 .vhd\))
	(_parameters tan)
	(_code cec09b9a9e9892ddccc18a959ac9c6cdcdc89ac9cb)
	(_ent
		(_time 1746899264888)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int mux_out 2 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
			(line__25(_arch 1 0 25(_assignment(_alias((output)(mux_out)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1272          1746899502085 Behavioral
(_unit VHDL(mux4 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746899502086 2025.05.10 20:51:42)
	(_source(\../src/Mux4 .vhd\))
	(_parameters tan)
	(_code ded08b8d8e8882cddb8a9a858ad9d6dddad88ad9db)
	(_ent
		(_time 1746899264912)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_port(_int input_4 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 11(_ent(_in))))
		(_port(_int output 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int mux_out 2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__27(_arch 1 0 27(_assignment(_alias((output)(mux_out)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 797           1746899502098 Behavioral
(_unit VHDL(shiftleft 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746899502099 2025.05.10 20:51:42)
	(_source(\../src/ShiftLeft .vhd\))
	(_parameters tan)
	(_code ede2efbeb1bab0fbeaebf9b7efebe8ebebeae9eaee)
	(_ent
		(_time 1746899264938)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 778           1746899502111 Behavioral
(_unit VHDL(shiftleft2 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746899502112 2025.05.10 20:51:42)
	(_source(\../src/ShiftLeft2 .vhd\))
	(_parameters tan)
	(_code ede2efbeb1bab0fbeaebf9b7efebe8ebebeae9eeef)
	(_ent
		(_time 1746899264962)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 7(_array -1((_dto i 25 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10(_array -1((_dto i 27 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 851           1746899502125 Behavioral
(_unit VHDL(signextend 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746899502126 2025.05.10 20:51:42)
	(_source(\../src/SignExtend .vhd\))
	(_parameters tan)
	(_code fdf2ffada0aaaeeba9f9e8a6a4faf9fbf8fba8fbf9)
	(_ent
		(_time 1746899264985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1754          1746901304059 Behavioral
(_unit VHDL(ab_reg 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1746901304060 2025.05.10 21:21:44)
	(_source(\../src/AB_Reg.vhd\))
	(_parameters tan)
	(_code cec8cf9b999accd9ceccdb9498c8cfc8cccb98c9cc)
	(_ent
		(_time 1746891540950)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int in_A 0 0 9(_ent(_in))))
		(_port(_int in_B 0 0 10(_ent(_in))))
		(_port(_int in_ALUout 0 0 11(_ent(_in))))
		(_port(_int out_A 0 0 13(_ent(_out))))
		(_port(_int out_B 0 0 14(_ent(_out))))
		(_port(_int out_ALUout 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int register_array 0 20(_array 1((_to i 0 i 2)))))
		(_sig(_int regs 2 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8(2))(8(1))(8(0))(8))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((out_A)(regs(0))))(_trgt(5))(_sens(8(0))))))
			(line__35(_arch 2 0 35(_assignment(_alias((out_B)(regs(1))))(_trgt(6))(_sens(8(1))))))
			(line__36(_arch 3 0 36(_assignment(_alias((out_ALUout)(regs(2))))(_trgt(7))(_sens(8(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1211          1746901304076 Behavioral
(_unit VHDL(pcreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746901304077 2025.05.10 21:21:44)
	(_source(\../src/PCReg.vhd\))
	(_parameters tan)
	(_code ded9de8c888888c8da8cc9858fd8ddd9dcd8dbd8d9)
	(_ent
		(_time 1746891544557)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int load_enable -1 0 10(_ent(_in))))
		(_port(_int pc_out 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2))(_dssslsensitivity 1)(_read(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((pc_out)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4120          1746901304090 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 20))
	(_version vf5)
	(_time 1746901304091 2025.05.10 21:21:44)
	(_source(\../src/Registers .vhd\))
	(_parameters tan)
	(_code eee9ecbdbeb9bdf8e5b8fdb5bbe8ebe9ece9ede9ec)
	(_ent
		(_time 1746897864193)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int address_in_1 0 0 9(_ent(_in))))
		(_port(_int address_in_2 0 0 10(_ent(_in))))
		(_port(_int write_address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 1 0 12(_ent(_in))))
		(_port(_int write_enable -1 0 13(_ent(_in))))
		(_port(_int data_out_1 1 0 15(_ent(_out))))
		(_port(_int data_out_2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registers_array 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(9))(_sens(0)(1)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
			(line__37(_arch 1 0 37(_assignment(_trgt(7))(_sens(2)(9))(_mon))))
			(line__40(_arch 2 0 40(_assignment(_trgt(8))(_sens(3)(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2644          1746901304105 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746901304106 2025.05.10 21:21:44)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code fdfba9adacaafdebafaeefa6a5fba9fbf8fba9fbab)
	(_ent
		(_time 1746901304103)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 8(_ent(_in))))
		(_port(_int write_en -1 0 9(_ent(_in))))
		(_port(_int read_en -1 0 10(_ent(_in))))
		(_port(_int write_data 0 0 11(_ent(_in))))
		(_port(_int read_data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 18(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 19(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 51(_prcs 0)))
		(_var(_int idx -2 0 68(_prcs 1)))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(6))(_sens(0)(1)(2)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__67(_arch 1 0 67(_prcs(_simple)(_trgt(5))(_sens(1)(3)(6))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 42(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1197          1746901304132 Behavioral
(_unit VHDL(memorydataregister 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746901304133 2025.05.10 21:21:44)
	(_source(\../src/MemoryDataRegister.vhd\))
	(_parameters tan)
	(_code 1c1a491b4a4b1c0a4b480e47441a181a1d1b181a1d)
	(_ent
		(_time 1746891547154)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int reg_mem_data 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_assignment(_alias((data_out)(reg_mem_data)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1247          1746901304145 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746901304146 2025.05.10 21:21:44)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code 2c2a24282a7a7b3b29783e777f2a292a2b2a252a79)
	(_ent
		(_time 1746891549200)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_port(_int IRWrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 10(_ent(_in))))
		(_port(_int out_instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instr_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 1)(_read(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((out_instruction)(instr_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 1191          1746901304159 archReg
(_unit VHDL(aluout 0 5(archreg 0 15))
	(_version vf5)
	(_time 1746901304160 2025.05.10 21:21:44)
	(_source(\../src/ALUout.vhd\))
	(_parameters tan)
	(_code 2c2a2c282c7a7d3a7b7f3977792a2d2a7f2b292a7a)
	(_ent
		(_time 1746896658014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 8(_ent(_out))))
		(_port(_int en -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in))))
		(_port(_int Clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int regOut 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(4)(0)(2)(3))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((output)(regOut)))(_trgt(1))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . archReg 2 -1)
)
I 000051 55 2708          1746901304178 Behavioral
(_unit VHDL(memory_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746901304179 2025.05.10 21:21:44)
	(_source(\../src/memory_tb.vhd\))
	(_parameters tan)
	(_code 4b4d1e491c1c4b5d1b445910134e1d4c4f4d494d1f)
	(_ent
		(_time 1746891893307)
	)
	(_comp
		(Memory
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset_n -1 0 14(_ent (_in))))
				(_port(_int addr 0 0 15(_ent (_in))))
				(_port(_int write_en -1 0 16(_ent (_in))))
				(_port(_int read_en -1 0 17(_ent (_in))))
				(_port(_int write_data 0 0 18(_ent (_in))))
				(_port(_int read_data 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 37(_comp Memory)
		(_port
			((clk)(clk))
			((reset_n)(reset_n))
			((addr)(addr))
			((write_en)(write_en))
			((read_en)(read_en))
			((write_data)(write_data))
			((read_data)(read_data))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((addr)(addr))
				((write_en)(write_en))
				((read_en)(read_en))
				((write_data)(write_data))
				((read_data)(read_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int reset_n -1 0 25(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int addr 1 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_en -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int read_en -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int write_data 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data 1 0 30(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1684104530 1952539680 1868832865 1847620453 1830843503 1751348321 1769109280 1852142708 1952539680 8545)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(544503119 1914725999 1701277281 1634038304 1768169572 1869488228 1701978228 1852994932 1919253024 8559)
		(1953719636 1668179298 1768300648 1752394094 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3518          1746901304193 Behavioral
(_unit VHDL(ab_reg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746901304194 2025.05.10 21:21:44)
	(_source(\../src/ab_reg_tb.vhd\))
	(_parameters tan)
	(_code 5b5d5b580b0f594c5e0c4e010d5e0d5c5f5d595d5a)
	(_ent
		(_time 1746892953008)
	)
	(_comp
		(AB_Reg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int in_A 0 0 15(_ent (_in))))
				(_port(_int in_B 0 0 16(_ent (_in))))
				(_port(_int in_ALUout 0 0 17(_ent (_in))))
				(_port(_int out_A 0 0 19(_ent (_out))))
				(_port(_int out_B 0 0 20(_ent (_out))))
				(_port(_int out_ALUout 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 41(_comp AB_Reg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((in_A)(in_A))
			((in_B)(in_B))
			((in_ALUout)(in_ALUout))
			((out_A)(out_A))
			((out_B)(out_B))
			((out_ALUout)(out_ALUout))
		)
		(_use(_ent . AB_Reg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_A 1 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_B 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_ALUout 1 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_A 1 0 32(_arch(_uni))))
		(_sig(_int out_B 1 0 33(_arch(_uni))))
		(_sig(_int out_ALUout 1 0 34(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771)
		(33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1768300658 544502642 1953067639 8549)
		(50463234 50463234 50463234 50463234 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 33751810 33751810 33751810 33751810)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1702043762 1684959075 1769109280 2188660)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1701978226 561276275)
		(1381974593 1411409765 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3757          1746901304214 Behavioral
(_unit VHDL(registers_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746901304215 2025.05.10 21:21:44)
	(_source(\../src/registers_tb.vhd\))
	(_parameters tan)
	(_code 6b6c686b3c3c387d6b3878303e6d6e6c696c686e3d)
	(_ent
		(_time 1746898053521)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int address_in_1 0 0 14(_ent (_in))))
				(_port(_int address_in_2 0 0 15(_ent (_in))))
				(_port(_int write_address 0 0 16(_ent (_in))))
				(_port(_int data_in 1 0 17(_ent (_in))))
				(_port(_int write_enable -1 0 18(_ent (_in))))
				(_port(_int data_out_1 1 0 19(_ent (_out))))
				(_port(_int data_out_2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 40(_comp Registers)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address_in_1)(address_in_1))
			((address_in_2)(address_in_2))
			((write_address)(write_address))
			((data_in)(data_in))
			((write_enable)(write_enable))
			((data_out_1)(data_out_1))
			((data_out_2)(data_out_2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int address_in_1 2 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int address_in_2 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_address 2 0 29(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_enable -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int data_out_1 3 0 32(_arch(_uni))))
		(_sig(_int data_out_2 3 0 33(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1702061394 1679833716 1600222305 1601467759 1869488177 1702502516 2191218)
		(1702061394 1679833716 1600222305 1601467759 1869488178 1702502516 2191218)
		(50529027 33686018 50529027 33686018 50529027 33686018 50529027 33686018)
		(1768383826 1919251571 1919253024 1869488239 1919950964 1667593327 543450484 1836020326 1769109280 2188660)
		(50463234 3)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1768383826 1919251571 1679831840 1847616617 1914729583 1767994469 1920409710 1702130793 1635131502 560297324)
		(50463490 2)
		(33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(1768383826 1919251571 540029216 1953067639 1634082917 1684368489 33)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409649 560426607)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409650 560426607)
		(1702127169 1701978226 980706675 1734693408 1702130537 540221554 544501614 1869768058 33)
		(1702127169 1701978226 980706675 1734693408 1702130537 808525938 1953459744 1919253024 8559)
		(1768383826 1919251571 1818846752 1702109285 1700951155 543712110 1768843622 1684367475 1668641568 1936942435 1819047270 8569)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2237          1746901304237 Behavioral
(_unit VHDL(pcreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746901304238 2025.05.10 21:21:44)
	(_source(\../src/PCReg_tb.vhd\))
	(_parameters tan)
	(_code 7a7d7b7b282c2c6c7a7b6d237d7d7e7c787d7a7c79)
	(_ent
		(_time 1746893567788)
	)
	(_comp
		(PCReg
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc_in 0 0 14(_ent (_in))))
				(_port(_int load_enable -1 0 15(_ent (_in))))
				(_port(_int pc_out 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 31(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_in)(pc_in))
			((load_enable)(load_enable))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_in 1 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int load_enable -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int pc_out 1 0 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1814053712 1701077359 1752637540 1814064741 1600414063 1650552421 809330028 33)
		(1679835984 1847616617 1814066287 543449455 544695662 1970037110 8549)
		(50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018)
		(1663058768 1735287144 1998611557 544105832 1684107116 1634624863 1030057058 8496)
		(1847608144 1914729583 1952805733 33)
		(1699890000 1702109287 1700951155 543712110 1936941424 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2463          1746901304252 Behavioral
(_unit VHDL(memorydataregister_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746901304253 2025.05.10 21:21:44)
	(_source(\../src/MemoryDataRegister_tb.vhd\))
	(_parameters tan)
	(_code 8a8cdf84dedd8a9cd98998d1d28c8e8c8b8d8e8c8b)
	(_ent
		(_time 1746896490133)
	)
	(_comp
		(MemoryDataRegister
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int data_in 0 0 14(_ent (_in))))
				(_port(_int data_out 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 29(_comp MemoryDataRegister)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(data_in))
			((data_out)(data_out))
		)
		(_use(_ent . MemoryDataRegister)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 1 0 22(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1713398881 1953722985 1818326560 2188661)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1931502689 1852793701 1635131492 560297324)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1869440333 1631877490 1699897716 1953720679 1948283493 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2520          1746901304267 Behavioral
(_unit VHDL(aluout_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746901304268 2025.05.10 21:21:44)
	(_source(\../src/ALUout_tb.vhd\))
	(_parameters tan)
	(_code 999f9996c3cfc88fc99b8cc2cc9ccf9e9d9f9b9f98)
	(_ent
		(_time 1746896791987)
	)
	(_comp
		(ALUout
			(_object
				(_port(_int input 0 0 12(_ent (_in))))
				(_port(_int output 0 0 13(_ent (_out))))
				(_port(_int en -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int Clk -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 32(_comp ALUout)
		(_port
			((input)(input))
			((output)(output))
			((en)(en))
			((reset)(reset))
			((Clk)(Clk))
		)
		(_use(_ent . ALUout)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int input 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int output 1 0 22(_arch(_uni))))
		(_sig(_int en -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 25(_arch(_uni((i 2))))))
		(_cnst(_int CLK_PERIOD -2 0 27(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(4)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1953845024 544503152 544501614 1702061426 1869881460 1919253024 8559)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 1886284064 1864397941 1818435694 795566959 2190949)
		(33751555 33751555 33751555 33751555 50463490 50463490 50463490 50463490)
		(1818845510 979726965 1953845024 544503152 1851877475 543450471 1752459639 1030645024 8496)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 2003136032 1886284064 2192501)
		(1818845510 979726965 1953845024 544503152 544501614 1634036835 543450482 1914730850 1952805733 1702045728 1684959075 1701339936 556362595)
		(1867861057 1948284021 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2772          1746901304288 Behavioral
(_unit VHDL(instrreg_tb 0 5(behavioral 1 8))
	(_version vf5)
	(_time 1746901304289 2025.05.10 21:21:44)
	(_source(\../src/registers_tb.vhd\(\../src/InstrReg_tb.vhd\)))
	(_parameters tan)
	(_code b9bfb1ede5efeeaebbbfabe2eabfbcbfbebcefbebd)
	(_ent
		(_time 1746893218013)
	)
	(_comp
		(InstrReg
			(_object
				(_port(_int clk -1 1 12(_ent (_in))))
				(_port(_int reset -1 1 13(_ent (_in))))
				(_port(_int IRWrite -1 1 14(_ent (_in))))
				(_port(_int in_instruction 0 1 15(_ent (_in))))
				(_port(_int out_instruction 0 1 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 1 31(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IRWrite)(IRWrite))
			((in_instruction)(in_instruction))
			((out_instruction)(out_instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 1 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 1 21(_arch(_uni((i 2))))))
		(_sig(_int IRWrite -1 1 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_instruction 1 1 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_instruction 1 1 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 1 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 53(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50529027 33686018 33751555 50463490 33686275 33686018 50463491 33751811)
		(1818845510 979726965 1734693408 1702130537 1869357170 1684366433 1818326560 1998611829 544105832 1918325321 543519849 556802109)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1981834337 1702194273 1701345056 1380524142 1953067607 540876901 8497)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1751326834 1701277281 1769414756 1970235508 1380524148 1953067607 1852121189 1701601889 33)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1953721929 1734693490 1936028704 1852138100 1713399907 1936289385 543450472 1667462515 1718842213 2037148789 33)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1655          1746901304304 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vf5)
	(_time 1746901304305 2025.05.10 21:21:44)
	(_source(\../src/ALU .vhd\))
	(_parameters tan)
	(_code c8cec89d939e99decb9b8b939ccec9ce9bcfcdcec9)
	(_ent
		(_time 1746899264752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_control 1 0 10(_ent(_in))))
		(_port(_int result 0 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(5))(_sens(0)(1)(2))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(5)))))
			(line__45(_arch 2 0 45(_assignment(_alias((result)(temp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000047 55 1039          1746901304326 behave
(_unit VHDL(alucontrol 0 4(behave 0 12))
	(_version vf5)
	(_time 1746901304327 2025.05.10 21:21:44)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code d8ded88a838e89ced8db9e82dcdfdcdfdade8ede8b)
	(_ent
		(_time 1746899264782)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_5_0 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ALUopcode 2 0 8(_ent(_out))))
		(_prcs
			(Alu_Control(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . behave 1 -1)
)
I 000047 55 2411          1746901304340 behave
(_unit VHDL(controlfsm 0 4(behave 0 18))
	(_version vf5)
	(_time 1746901304341 2025.05.10 21:21:44)
	(_source(\../src/controlfsm.vhd\))
	(_parameters tan)
	(_code e8eeeabbb6bfe9ffe4e6fab2efeebbeeeeefebeebc)
	(_ent
		(_time 1746899264809)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_31_26 0 0 7(_ent(_in))))
		(_port(_int RegDst -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int ALUSrcA -1 0 9(_ent(_out))))
		(_port(_int MemRead -1 0 9(_ent(_out))))
		(_port(_int MemWrite -1 0 10(_ent(_out))))
		(_port(_int MemtoReg -1 0 10(_ent(_out))))
		(_port(_int IorD -1 0 11(_ent(_out))))
		(_port(_int IRWrite -1 0 11(_ent(_out))))
		(_port(_int PCWrite -1 0 12(_ent(_out))))
		(_port(_int PCWriteCond -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 13(_ent(_out))))
		(_port(_int ALUSrcB 1 0 13(_ent(_out))))
		(_port(_int PCSource 1 0 14(_ent(_out))))
		(_sig(_int state -2 0 21(_arch(_uni))))
		(_sig(_int next_state -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int control_signals 2 0 41(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 27(_prcs(_trgt(16))(_sens(0)(1)(17))(_dssslsensitivity 2))))
			(logic_process(_arch 1 0 39(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(17))(_sens(2)(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 50463234 33686019 33686274)
		(33686018 33686018 33686018 33686275)
		(33686019 771)
		(33751555 771)
		(33686018 514)
		(50463234 514)
		(33686018 515)
		(33751554 514)
		(33751554 33686018 33686018 33686019)
		(50528770 33751554 33686018 33686019)
		(33751810 33686274 33686018 33686019)
		(33751554 33751555 33686018 33686019)
		(33751554 33686018 33751554 33686018)
		(33751811 33686018 33751554 33686018)
		(33751554 33686018 50463490 50463234)
		(33686018 33686018 33686019 33751811)
		(16843009 16843009 16843009 16843009)
	)
	(_model . behave 2 -1)
)
I 000047 55 14693         1746901304369 behave
(_unit VHDL(mips 0 5(behave 0 11))
	(_version vf5)
	(_time 1746901304370 2025.05.10 21:21:44)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 0701510109515310040050081e5c5600040153010e0007)
	(_ent
		(_time 1746899264837)
	)
	(_comp
		(ControlFSM
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int rst -1 0 26(_ent (_in))))
				(_port(_int instr_31_26 1 0 27(_ent (_in))))
				(_port(_int RegDst -1 0 28(_ent (_out))))
				(_port(_int RegWrite -1 0 28(_ent (_out))))
				(_port(_int ALUSrcA -1 0 29(_ent (_out))))
				(_port(_int MemRead -1 0 29(_ent (_out))))
				(_port(_int MemWrite -1 0 30(_ent (_out))))
				(_port(_int MemtoReg -1 0 30(_ent (_out))))
				(_port(_int IorD -1 0 31(_ent (_out))))
				(_port(_int IRWrite -1 0 31(_ent (_out))))
				(_port(_int PCWrite -1 0 32(_ent (_out))))
				(_port(_int PCWriteCond -1 0 32(_ent (_out))))
				(_port(_int ALUOp 2 0 33(_ent (_out))))
				(_port(_int ALUSrcB 2 0 33(_ent (_out))))
				(_port(_int PCSource 2 0 34(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int addr 0 0 16(_ent (_in))))
				(_port(_int write_en -1 0 17(_ent (_in))))
				(_port(_int read_en -1 0 18(_ent (_in))))
				(_port(_int write_data 0 0 19(_ent (_in))))
				(_port(_int read_data 0 0 20(_ent (_out))))
			)
		)
		(AB_Reg
			(_object
				(_port(_int clk -1 0 40(_ent (_in))))
				(_port(_int reset -1 0 41(_ent (_in))))
				(_port(_int in_A 3 0 42(_ent (_in))))
				(_port(_int in_B 3 0 43(_ent (_in))))
				(_port(_int in_ALUout 3 0 44(_ent (_in))))
				(_port(_int out_A 3 0 46(_ent (_out))))
				(_port(_int out_B 3 0 47(_ent (_out))))
				(_port(_int out_ALUout 3 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int input_1 4 0 54(_ent (_in))))
				(_port(_int input_2 4 0 55(_ent (_in))))
				(_port(_int ALU_control 5 0 56(_ent (_in))))
				(_port(_int result 4 0 58(_ent (_out))))
				(_port(_int zero -1 0 59(_ent (_out))))
			)
		)
		(ALUout
			(_object
				(_port(_int input 6 0 65(_ent (_in))))
				(_port(_int output 6 0 66(_ent (_out(_string \"00000000000000000000000000000000"\)))))
				(_port(_int en -1 0 67(_ent (_in))))
				(_port(_int reset -1 0 68(_ent (_in))))
				(_port(_int clk -1 0 69(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int instr_5_0 7 0 75(_ent (_in))))
				(_port(_int ALUOp 8 0 76(_ent (_in))))
				(_port(_int ALUopcode 9 0 77(_ent (_out))))
			)
		)
		(InstrReg
			(_object
				(_port(_int clk -1 0 83(_ent (_in))))
				(_port(_int reset -1 0 84(_ent (_in))))
				(_port(_int IRWrite -1 0 85(_ent (_in))))
				(_port(_int in_instruction 10 0 86(_ent (_in))))
				(_port(_int out_instruction 10 0 88(_ent (_out))))
			)
		)
		(MemoryDataRegister
			(_object
				(_port(_int clk -1 0 94(_ent (_in))))
				(_port(_int reset -1 0 95(_ent (_in))))
				(_port(_int data_in 11 0 96(_ent (_in))))
				(_port(_int data_out 11 0 97(_ent (_out))))
			)
		)
		(Mux2_5
			(_object
				(_port(_int input_1 12 0 103(_ent (_in))))
				(_port(_int input_2 12 0 104(_ent (_in))))
				(_port(_int mux_select -1 0 105(_ent (_in))))
				(_port(_int output 12 0 107(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_port(_int input_1 13 0 113(_ent (_in))))
				(_port(_int input_2 13 0 114(_ent (_in))))
				(_port(_int mux_select -1 0 115(_ent (_in))))
				(_port(_int output 13 0 116(_ent (_out))))
			)
		)
		(Mux4
			(_object
				(_port(_int input_1 14 0 122(_ent (_in))))
				(_port(_int input_2 14 0 123(_ent (_in))))
				(_port(_int input_3 14 0 124(_ent (_in))))
				(_port(_int input_4 14 0 125(_ent (_in))))
				(_port(_int mux_select 15 0 126(_ent (_in))))
				(_port(_int output 14 0 128(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 134(_ent (_in))))
				(_port(_int reset -1 0 135(_ent (_in))))
				(_port(_int address_in_1 16 0 136(_ent (_in))))
				(_port(_int address_in_2 16 0 137(_ent (_in))))
				(_port(_int write_address 16 0 138(_ent (_in))))
				(_port(_int data_in 17 0 139(_ent (_in))))
				(_port(_int write_enable -1 0 140(_ent (_in))))
				(_port(_int data_out_1 17 0 142(_ent (_out))))
				(_port(_int data_out_2 17 0 143(_ent (_out))))
			)
		)
		(PCReg
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int reset -1 0 150(_ent (_in))))
				(_port(_int pc_in 18 0 151(_ent (_in))))
				(_port(_int load_enable -1 0 152(_ent (_in))))
				(_port(_int pc_out 18 0 153(_ent (_out))))
			)
		)
		(ShiftLeft2
			(_object
				(_port(_int input 19 0 159(_ent (_in))))
				(_port(_int output 20 0 161(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port(_int input 21 0 167(_ent (_in))))
				(_port(_int output 22 0 169(_ent (_out))))
			)
		)
		(ShiftLeft
			(_object
				(_port(_int input 23 0 175(_ent (_in))))
				(_port(_int output 23 0 177(_ent (_out))))
			)
		)
		(Mux3
			(_object
				(_port(_int input_1 24 0 183(_ent (_in))))
				(_port(_int input_2 24 0 184(_ent (_in))))
				(_port(_int input_3 24 0 185(_ent (_in))))
				(_port(_int mux_select 25 0 186(_ent (_in))))
				(_port(_int output 24 0 188(_ent (_out))))
			)
		)
	)
	(_inst control_comp 0 202(_comp ControlFSM)
		(_port
			((clk)(clk))
			((rst)(rst))
			((instr_31_26)(instruction(d_31_26)))
			((RegDst)(RegDst))
			((RegWrite)(RegWrite))
			((ALUSrcA)(ALUSrcA))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((MemtoReg)(MemtoReg))
			((IorD)(IorD))
			((IRWrite)(IRWrite))
			((PCWrite)(PCWrite))
			((PCWriteCond)(PCWriteCond))
			((ALUOp)(ALUOp))
			((ALUSrcB)(ALUSrcB))
			((PCSource)(PCSource))
		)
		(_use(_ent . ControlFSM)
		)
	)
	(_inst memory_comp 0 215(_comp Memory)
		(_port
			((clk)(clk))
			((addr)(mem_address))
			((write_en)(MemWrite))
			((read_en)(MemRead))
			((write_data)(out_B))
			((read_data)(mem_read_data))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst ab_reg_comp 0 220(_comp AB_Reg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((in_A)(in_A))
			((in_B)(in_B))
			((in_ALUout)(alu_result))
			((out_A)(out_A))
			((out_B)(out_B))
			((out_ALUout)(out_ALUout))
		)
		(_use(_ent . AB_Reg)
		)
	)
	(_inst alu_comp 0 225(_comp ALU)
		(_port
			((input_1)(alu_input_1))
			((input_2)(alu_input_2))
			((ALU_control)(ALU_control))
			((result)(alu_result))
			((zero)(zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst aluout_comp 0 230(_comp ALUout)
		(_port
			((input)(alu_result))
			((output)(aluout_out))
			((en)(en))
			((reset)(rst))
			((clk)(clk))
		)
		(_use(_ent . ALUout)
		)
	)
	(_inst alucontrol_comp 0 235(_comp ALUControl)
		(_port
			((instr_5_0)(instruction(d_5_0)))
			((ALUOp)(ALUOp))
			((ALUopcode)(ALU_control))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst instrreg_comp 0 240(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((IRWrite)(IRWrite))
			((in_instruction)(mem_read_data))
			((out_instruction)(instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_inst memorydataregister_comp 0 245(_comp MemoryDataRegister)
		(_port
			((clk)(clk))
			((reset)(rst))
			((data_in)(mem_read_data))
			((data_out)(mem_data_out))
		)
		(_use(_ent . MemoryDataRegister)
		)
	)
	(_inst mux2_5_comp 0 250(_comp Mux2_5)
		(_port
			((input_1)(instruction(d_20_16)))
			((input_2)(instruction(d_15_11)))
			((mux_select)(RegDst))
			((output)(write_address))
		)
		(_use(_ent . Mux2_5)
		)
	)
	(_inst mux2_comp_0 0 256(_comp Mux2)
		(_port
			((input_1)(pc_out))
			((input_2)(aluout_out))
			((mux_select)(IorD))
			((output)(mem_address))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux2_comp_1 0 262(_comp Mux2)
		(_port
			((input_1)(aluout_out))
			((input_2)(mem_data_out))
			((mux_select)(MemtoReg))
			((output)(reg_write_data))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux2_comp_2 0 267(_comp Mux2)
		(_port
			((input_1)(pc_out))
			((input_2)(out_A))
			((mux_select)(ALUSrcA))
			((output)(alu_input_1))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux4_comp 0 272(_comp Mux4)
		(_port
			((input_1)(out_B))
			((input_2)(_string \"00000000000000000000000000000100"\))
			((input_3)(s_e_out))
			((input_4)(sl32_to_mux))
			((mux_select)(ALUSrcB))
			((output)(alu_input_2))
		)
		(_use(_ent . Mux4)
			(_port
				((input_1)(input_1))
				((input_2)(input_2))
				((input_3)(input_3))
				((input_4)(input_4))
				((mux_select)(mux_select))
				((output)(output))
			)
		)
	)
	(_inst registers_comp 0 278(_comp Registers)
		(_port
			((clk)(clk))
			((reset)(rst))
			((address_in_1)(instruction(d_25_21)))
			((address_in_2)(instruction(d_20_16)))
			((write_address)(write_address))
			((data_in)(reg_write_data))
			((write_enable)(en))
			((data_out_1)(in_A))
			((data_out_2)(in_B))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst pcreg_comp 0 285(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((pc_in)(pc_in))
			((load_enable)(pc_en))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_inst s_l_component 0 291(_comp ShiftLeft2)
		(_port
			((input)(instruction(d_25_0)))
			((output)(sl28_to_mux))
		)
		(_use(_ent . ShiftLeft2)
		)
	)
	(_inst signextend_comp 0 297(_comp SignExtend)
		(_port
			((input)(instruction(d_15_0)))
			((output)(s_e_out))
		)
		(_use(_ent . SignExtend)
		)
	)
	(_inst s_l_comp 0 303(_comp ShiftLeft)
		(_port
			((input)(s_e_out))
			((output)(sl32_to_mux))
		)
		(_use(_ent . ShiftLeft)
		)
	)
	(_inst mux3_comp 0 309(_comp Mux3)
		(_port
			((input_1)(alu_result))
			((input_2)(aluout_out))
			((input_3)(jump_add))
			((mux_select)(PCSource))
			((output)(pc_in))
		)
		(_use(_ent . Mux3)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int en -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 75(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 113(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 136(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 159(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 161(_array -1((_dto i 27 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 167(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 169(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 175(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 183(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 186(_array -1((_dto i 1 i 0)))))
		(_sig(_int zero -1 0 193(_arch(_uni))))
		(_sig(_int RegDst -1 0 193(_arch(_uni))))
		(_sig(_int RegWrite -1 0 193(_arch(_uni))))
		(_sig(_int ALUSrcA -1 0 193(_arch(_uni))))
		(_sig(_int MemRead -1 0 193(_arch(_uni))))
		(_sig(_int MemWrite -1 0 193(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 193(_arch(_uni))))
		(_sig(_int IorD -1 0 193(_arch(_uni))))
		(_sig(_int IRWrite -1 0 193(_arch(_uni))))
		(_sig(_int PCWrite -1 0 193(_arch(_uni))))
		(_sig(_int PCWriteCond -1 0 193(_arch(_uni))))
		(_sig(_int pc_en -1 0 193(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 194(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUSrcB 26 0 194(_arch(_uni))))
		(_sig(_int PCSource 26 0 194(_arch(_uni))))
		(_sig(_int ALUOp 26 0 194(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 196(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction 27 0 195(_arch(_uni))))
		(_sig(_int mem_address 27 0 195(_arch(_uni))))
		(_sig(_int mem_read_data 27 0 195(_arch(_uni))))
		(_sig(_int in_A 27 0 195(_arch(_uni))))
		(_sig(_int in_B 27 0 195(_arch(_uni))))
		(_sig(_int out_A 27 0 195(_arch(_uni))))
		(_sig(_int out_B 27 0 195(_arch(_uni))))
		(_sig(_int out_ALUout 27 0 195(_arch(_uni))))
		(_sig(_int alu_result 27 0 195(_arch(_uni))))
		(_sig(_int alu_input_1 27 0 195(_arch(_uni))))
		(_sig(_int alu_input_2 27 0 195(_arch(_uni))))
		(_sig(_int aluout_out 27 0 195(_arch(_uni))))
		(_sig(_int reg_write_data 27 0 196(_arch(_uni))))
		(_sig(_int mem_data_out 27 0 196(_arch(_uni))))
		(_sig(_int pc_out 27 0 196(_arch(_uni))))
		(_sig(_int s_e_out 27 0 196(_arch(_uni))))
		(_sig(_int sl32_to_mux 27 0 196(_arch(_uni))))
		(_sig(_int pc_in 27 0 196(_arch(_uni))))
		(_sig(_int jump_add 27 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 197(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_control 28 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 198(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_address 29 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 199(_array -1((_dto i 27 i 0)))))
		(_sig(_int sl28_to_mux 30 0 199(_arch(_uni))))
		(_prcs
			(line__284(_arch 0 0 284(_assignment(_trgt(14))(_sens(3)(12)(13)))))
			(line__308(_arch 1 0 308(_assignment(_alias((jump_add)(pc_out(d_31_28))(sl28_to_mux)))(_trgt(36))(_sens(32(d_31_28))(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behave 2 -1)
)
I 000051 55 755           1746901304393 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 16))
	(_version vf5)
	(_time 1746901304394 2025.05.10 21:21:44)
	(_source(\../src/Mux2 .vhd\))
	(_parameters tan)
	(_code 1610401015404a051513524d42111e151410421113)
	(_ent
		(_time 1746899264839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_port(_int mux_select -1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 755           1746901304407 Behavioral
(_unit VHDL(mux2_5 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746901304408 2025.05.10 21:21:44)
	(_source(\../src/Mux2_5.vhd\))
	(_parameters tan)
	(_code 2620702325707a35252060797220722123212e2524)
	(_ent
		(_time 1746899264866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int mux_select -1 0 9(_ent(_in))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1217          1746901304419 Behavioral
(_unit VHDL(mux3 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746901304420 2025.05.10 21:21:44)
	(_source(\../src/Mux3 .vhd\))
	(_parameters tan)
	(_code 3630603235606a253439726d62313e353530623133)
	(_ent
		(_time 1746899264888)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int mux_out 2 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
			(line__25(_arch 1 0 25(_assignment(_alias((output)(mux_out)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1272          1746901304433 Behavioral
(_unit VHDL(mux4 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746901304434 2025.05.10 21:21:44)
	(_source(\../src/Mux4 .vhd\))
	(_parameters tan)
	(_code 45431346451319564011011e11424d464143114240)
	(_ent
		(_time 1746899264912)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_port(_int input_4 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 11(_ent(_in))))
		(_port(_int output 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int mux_out 2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__27(_arch 1 0 27(_assignment(_alias((output)(mux_out)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 797           1746901304446 Behavioral
(_unit VHDL(shiftleft 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746901304447 2025.05.10 21:21:44)
	(_source(\../src/ShiftLeft .vhd\))
	(_parameters tan)
	(_code 55525456580208435253410f575350535352515256)
	(_ent
		(_time 1746899264938)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 778           1746901304459 Behavioral
(_unit VHDL(shiftleft2 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746901304460 2025.05.10 21:21:44)
	(_source(\../src/ShiftLeft2 .vhd\))
	(_parameters tan)
	(_code 65626465683238736263713f676360636362616667)
	(_ent
		(_time 1746899264962)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 7(_array -1((_dto i 25 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10(_array -1((_dto i 27 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 851           1746901304471 Behavioral
(_unit VHDL(signextend 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746901304472 2025.05.10 21:21:44)
	(_source(\../src/SignExtend .vhd\))
	(_parameters tan)
	(_code 65626465693236733161703e3c6261636063306361)
	(_ent
		(_time 1746899264985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1219          1746901333928 Behavioral
(_unit VHDL(pcreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746901333929 2025.05.10 21:22:13)
	(_source(\../src/PCReg.vhd\))
	(_parameters tan)
	(_code 8181848f83d7d79785d396dad08782868387848786)
	(_ent
		(_time 1746891544557)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int load_enable -1 0 10(_ent(_in))))
		(_port(_int pc_out 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2))(_dssslsensitivity 2)(_read(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((pc_out)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1205          1746901364214 Behavioral
(_unit VHDL(memorydataregister 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746901364215 2025.05.10 21:22:44)
	(_source(\../src/MemoryDataRegister.vhd\))
	(_parameters tan)
	(_code cb98cd9e9c9ccbdd9c9fd99093cdcfcdcacccfcdca)
	(_ent
		(_time 1746891547154)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int reg_mem_data 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
			(line__27(_arch 1 0 27(_assignment(_alias((data_out)(reg_mem_data)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1255          1746901384815 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746901384816 2025.05.10 21:23:04)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code 3c3966393a6a6b2b39682e676f3a393a3b3a353a69)
	(_ent
		(_time 1746891549200)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int IRWrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 10(_ent(_in))))
		(_port(_int out_instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instr_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 2)(_read(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((out_instruction)(instr_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 1199          1746901400205 archReg
(_unit VHDL(aluout 0 5(archreg 0 15))
	(_version vf5)
	(_time 1746901400206 2025.05.10 21:23:20)
	(_source(\../src/ALUout.vhd\))
	(_parameters tan)
	(_code 5b5a52585a0d0a4d0c084e000e5d5a5d085c5e5d0d)
	(_ent
		(_time 1746896658014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 8(_ent(_out))))
		(_port(_int en -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int Clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int regOut 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(3)(4)(0)(2))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_assignment(_alias((output)(regOut)))(_trgt(1))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . archReg 2 -1)
)
I 000048 55 1199          1746901439402 archReg
(_unit VHDL(aluout 0 5(archreg 0 15))
	(_version vf5)
	(_time 1746901439403 2025.05.10 21:23:59)
	(_source(\../src/ALUout.vhd\))
	(_parameters tan)
	(_code 7e797e7f78282f68292d6b252b787f782d797b7828)
	(_ent
		(_time 1746896658014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 8(_ent(_out))))
		(_port(_int en -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int Clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int regOut 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(3)(4)(0)(2))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_assignment(_alias((output)(regOut)))(_trgt(1))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . archReg 2 -1)
)
I 000051 55 1754          1746901443784 Behavioral
(_unit VHDL(ab_reg 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1746901443785 2025.05.10 21:24:03)
	(_source(\../src/AB_Reg.vhd\))
	(_parameters tan)
	(_code a5a1a6f2a2f1a7b2a5a7b0fff3a3a4a3a7a0f3a2a7)
	(_ent
		(_time 1746891540950)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int in_A 0 0 9(_ent(_in))))
		(_port(_int in_B 0 0 10(_ent(_in))))
		(_port(_int in_ALUout 0 0 11(_ent(_in))))
		(_port(_int out_A 0 0 13(_ent(_out))))
		(_port(_int out_B 0 0 14(_ent(_out))))
		(_port(_int out_ALUout 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int register_array 0 20(_array 1((_to i 0 i 2)))))
		(_sig(_int regs 2 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8(2))(8(1))(8(0))(8))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((out_A)(regs(0))))(_trgt(5))(_sens(8(0))))))
			(line__35(_arch 2 0 35(_assignment(_alias((out_B)(regs(1))))(_trgt(6))(_sens(8(1))))))
			(line__36(_arch 3 0 36(_assignment(_alias((out_ALUout)(regs(2))))(_trgt(7))(_sens(8(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1219          1746901443800 Behavioral
(_unit VHDL(pcreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746901443801 2025.05.10 21:24:03)
	(_source(\../src/PCReg.vhd\))
	(_parameters tan)
	(_code b4b1b6e0b3e2e2a2b0e6a3efe5b2b7b3b6b2b1b2b3)
	(_ent
		(_time 1746891544557)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int load_enable -1 0 10(_ent(_in))))
		(_port(_int pc_out 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2))(_dssslsensitivity 2)(_read(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((pc_out)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4120          1746901443822 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 20))
	(_version vf5)
	(_time 1746901443823 2025.05.10 21:24:03)
	(_source(\../src/Registers .vhd\))
	(_parameters tan)
	(_code c4c1c491c59397d2cf92d79f91c2c1c3c6c3c7c3c6)
	(_ent
		(_time 1746897864193)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int address_in_1 0 0 9(_ent(_in))))
		(_port(_int address_in_2 0 0 10(_ent(_in))))
		(_port(_int write_address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 1 0 12(_ent(_in))))
		(_port(_int write_enable -1 0 13(_ent(_in))))
		(_port(_int data_out_1 1 0 15(_ent(_out))))
		(_port(_int data_out_2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registers_array 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(9))(_sens(0)(1)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
			(line__37(_arch 1 0 37(_assignment(_trgt(7))(_sens(2)(9))(_mon))))
			(line__40(_arch 2 0 40(_assignment(_trgt(8))(_sens(3)(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2644          1746901443836 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746901443837 2025.05.10 21:24:03)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code d4d08286d583d4c28687c68f8cd280d2d1d280d282)
	(_ent
		(_time 1746901304102)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 8(_ent(_in))))
		(_port(_int write_en -1 0 9(_ent(_in))))
		(_port(_int read_en -1 0 10(_ent(_in))))
		(_port(_int write_data 0 0 11(_ent(_in))))
		(_port(_int read_data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 18(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 19(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 51(_prcs 0)))
		(_var(_int idx -2 0 68(_prcs 1)))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(6))(_sens(0)(1)(2)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__67(_arch 1 0 67(_prcs(_simple)(_trgt(5))(_sens(1)(3)(6))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 42(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1205          1746901443858 Behavioral
(_unit VHDL(memorydataregister 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746901443859 2025.05.10 21:24:03)
	(_source(\../src/MemoryDataRegister.vhd\))
	(_parameters tan)
	(_code e3e7b5b0e5b4e3f5b4b7f1b8bbe5e7e5e2e4e7e5e2)
	(_ent
		(_time 1746891547154)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int reg_mem_data 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
			(line__27(_arch 1 0 27(_assignment(_alias((data_out)(reg_mem_data)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1255          1746901443879 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746901443880 2025.05.10 21:24:03)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code 0206080455545515075610595104070405040b0457)
	(_ent
		(_time 1746891549200)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int IRWrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 10(_ent(_in))))
		(_port(_int out_instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instr_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 2)(_read(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((out_instruction)(instr_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 1199          1746901443899 archReg
(_unit VHDL(aluout 0 5(archreg 0 15))
	(_version vf5)
	(_time 1746901443900 2025.05.10 21:24:03)
	(_source(\../src/ALUout.vhd\))
	(_parameters tan)
	(_code 121610154344430445410749471413144115171444)
	(_ent
		(_time 1746896658014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 8(_ent(_out))))
		(_port(_int en -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int Clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int regOut 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(3)(4)(0)(2))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_assignment(_alias((output)(regOut)))(_trgt(1))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . archReg 2 -1)
)
I 000051 55 2708          1746901443920 Behavioral
(_unit VHDL(memory_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746901443921 2025.05.10 21:24:03)
	(_source(\../src/memory_tb.vhd\))
	(_parameters tan)
	(_code 2226752625752234722d30797a2774252624202476)
	(_ent
		(_time 1746891893307)
	)
	(_comp
		(Memory
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset_n -1 0 14(_ent (_in))))
				(_port(_int addr 0 0 15(_ent (_in))))
				(_port(_int write_en -1 0 16(_ent (_in))))
				(_port(_int read_en -1 0 17(_ent (_in))))
				(_port(_int write_data 0 0 18(_ent (_in))))
				(_port(_int read_data 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 37(_comp Memory)
		(_port
			((clk)(clk))
			((reset_n)(reset_n))
			((addr)(addr))
			((write_en)(write_en))
			((read_en)(read_en))
			((write_data)(write_data))
			((read_data)(read_data))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((addr)(addr))
				((write_en)(write_en))
				((read_en)(read_en))
				((write_data)(write_data))
				((read_data)(read_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int reset_n -1 0 25(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int addr 1 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_en -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int read_en -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int write_data 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data 1 0 30(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1684104530 1952539680 1868832865 1847620453 1830843503 1751348321 1769109280 1852142708 1952539680 8545)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(544503119 1914725999 1701277281 1634038304 1768169572 1869488228 1701978228 1852994932 1919253024 8559)
		(1953719636 1668179298 1768300648 1752394094 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3518          1746901443935 Behavioral
(_unit VHDL(ab_reg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746901443936 2025.05.10 21:24:03)
	(_source(\../src/ab_reg_tb.vhd\))
	(_parameters tan)
	(_code 31353334326533263466246b673467363537333730)
	(_ent
		(_time 1746892953008)
	)
	(_comp
		(AB_Reg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int in_A 0 0 15(_ent (_in))))
				(_port(_int in_B 0 0 16(_ent (_in))))
				(_port(_int in_ALUout 0 0 17(_ent (_in))))
				(_port(_int out_A 0 0 19(_ent (_out))))
				(_port(_int out_B 0 0 20(_ent (_out))))
				(_port(_int out_ALUout 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 41(_comp AB_Reg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((in_A)(in_A))
			((in_B)(in_B))
			((in_ALUout)(in_ALUout))
			((out_A)(out_A))
			((out_B)(out_B))
			((out_ALUout)(out_ALUout))
		)
		(_use(_ent . AB_Reg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_A 1 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_B 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_ALUout 1 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_A 1 0 32(_arch(_uni))))
		(_sig(_int out_B 1 0 33(_arch(_uni))))
		(_sig(_int out_ALUout 1 0 34(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771)
		(33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1768300658 544502642 1953067639 8549)
		(50463234 50463234 50463234 50463234 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 33751810 33751810 33751810 33751810)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1702043762 1684959075 1769109280 2188660)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1701978226 561276275)
		(1381974593 1411409765 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3757          1746901443949 Behavioral
(_unit VHDL(registers_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746901443950 2025.05.10 21:24:03)
	(_source(\../src/registers_tb.vhd\))
	(_parameters tan)
	(_code 41444043451612574112521a144744464346424417)
	(_ent
		(_time 1746898053521)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int address_in_1 0 0 14(_ent (_in))))
				(_port(_int address_in_2 0 0 15(_ent (_in))))
				(_port(_int write_address 0 0 16(_ent (_in))))
				(_port(_int data_in 1 0 17(_ent (_in))))
				(_port(_int write_enable -1 0 18(_ent (_in))))
				(_port(_int data_out_1 1 0 19(_ent (_out))))
				(_port(_int data_out_2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 40(_comp Registers)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address_in_1)(address_in_1))
			((address_in_2)(address_in_2))
			((write_address)(write_address))
			((data_in)(data_in))
			((write_enable)(write_enable))
			((data_out_1)(data_out_1))
			((data_out_2)(data_out_2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int address_in_1 2 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int address_in_2 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_address 2 0 29(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_enable -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int data_out_1 3 0 32(_arch(_uni))))
		(_sig(_int data_out_2 3 0 33(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1702061394 1679833716 1600222305 1601467759 1869488177 1702502516 2191218)
		(1702061394 1679833716 1600222305 1601467759 1869488178 1702502516 2191218)
		(50529027 33686018 50529027 33686018 50529027 33686018 50529027 33686018)
		(1768383826 1919251571 1919253024 1869488239 1919950964 1667593327 543450484 1836020326 1769109280 2188660)
		(50463234 3)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1768383826 1919251571 1679831840 1847616617 1914729583 1767994469 1920409710 1702130793 1635131502 560297324)
		(50463490 2)
		(33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(1768383826 1919251571 540029216 1953067639 1634082917 1684368489 33)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409649 560426607)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409650 560426607)
		(1702127169 1701978226 980706675 1734693408 1702130537 540221554 544501614 1869768058 33)
		(1702127169 1701978226 980706675 1734693408 1702130537 808525938 1953459744 1919253024 8559)
		(1768383826 1919251571 1818846752 1702109285 1700951155 543712110 1768843622 1684367475 1668641568 1936942435 1819047270 8569)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2237          1746901443971 Behavioral
(_unit VHDL(pcreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746901443972 2025.05.10 21:24:03)
	(_source(\../src/PCReg_tb.vhd\))
	(_parameters tan)
	(_code 515452525307074751504608565655575356515752)
	(_ent
		(_time 1746893567788)
	)
	(_comp
		(PCReg
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc_in 0 0 14(_ent (_in))))
				(_port(_int load_enable -1 0 15(_ent (_in))))
				(_port(_int pc_out 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 31(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_in)(pc_in))
			((load_enable)(load_enable))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_in 1 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int load_enable -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int pc_out 1 0 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1814053712 1701077359 1752637540 1814064741 1600414063 1650552421 809330028 33)
		(1679835984 1847616617 1814066287 543449455 544695662 1970037110 8549)
		(50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018)
		(1663058768 1735287144 1998611557 544105832 1684107116 1634624863 1030057058 8496)
		(1847608144 1914729583 1952805733 33)
		(1699890000 1702109287 1700951155 543712110 1936941424 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2463          1746901443985 Behavioral
(_unit VHDL(memorydataregister_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746901443986 2025.05.10 21:24:03)
	(_source(\../src/MemoryDataRegister_tb.vhd\))
	(_parameters tan)
	(_code 60643760653760763363723b386664666167646661)
	(_ent
		(_time 1746896490133)
	)
	(_comp
		(MemoryDataRegister
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int data_in 0 0 14(_ent (_in))))
				(_port(_int data_out 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 29(_comp MemoryDataRegister)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(data_in))
			((data_out)(data_out))
		)
		(_use(_ent . MemoryDataRegister)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 1 0 22(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1713398881 1953722985 1818326560 2188661)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1931502689 1852793701 1635131492 560297324)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1869440333 1631877490 1699897716 1953720679 1948283493 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2520          1746901444000 Behavioral
(_unit VHDL(aluout_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746901444001 2025.05.10 21:24:03)
	(_source(\../src/ALUout_tb.vhd\))
	(_parameters tan)
	(_code 70747271232621662072652b257526777476727671)
	(_ent
		(_time 1746896791987)
	)
	(_comp
		(ALUout
			(_object
				(_port(_int input 0 0 12(_ent (_in))))
				(_port(_int output 0 0 13(_ent (_out))))
				(_port(_int en -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int Clk -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 32(_comp ALUout)
		(_port
			((input)(input))
			((output)(output))
			((en)(en))
			((reset)(reset))
			((Clk)(Clk))
		)
		(_use(_ent . ALUout)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int input 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int output 1 0 22(_arch(_uni))))
		(_sig(_int en -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 25(_arch(_uni((i 2))))))
		(_cnst(_int CLK_PERIOD -2 0 27(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(4)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1953845024 544503152 544501614 1702061426 1869881460 1919253024 8559)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 1886284064 1864397941 1818435694 795566959 2190949)
		(33751555 33751555 33751555 33751555 50463490 50463490 50463490 50463490)
		(1818845510 979726965 1953845024 544503152 1851877475 543450471 1752459639 1030645024 8496)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 2003136032 1886284064 2192501)
		(1818845510 979726965 1953845024 544503152 544501614 1634036835 543450482 1914730850 1952805733 1702045728 1684959075 1701339936 556362595)
		(1867861057 1948284021 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2772          1746901444020 Behavioral
(_unit VHDL(instrreg_tb 0 5(behavioral 1 8))
	(_version vf5)
	(_time 1746901444021 2025.05.10 21:24:04)
	(_source(\../src/registers_tb.vhd\(\../src/InstrReg_tb.vhd\)))
	(_parameters tan)
	(_code 8f8b85818cd9d8988d899dd4dc898a89888ad9888b)
	(_ent
		(_time 1746893218013)
	)
	(_comp
		(InstrReg
			(_object
				(_port(_int clk -1 1 12(_ent (_in))))
				(_port(_int reset -1 1 13(_ent (_in))))
				(_port(_int IRWrite -1 1 14(_ent (_in))))
				(_port(_int in_instruction 0 1 15(_ent (_in))))
				(_port(_int out_instruction 0 1 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 1 31(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IRWrite)(IRWrite))
			((in_instruction)(in_instruction))
			((out_instruction)(out_instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 1 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 1 21(_arch(_uni((i 2))))))
		(_sig(_int IRWrite -1 1 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_instruction 1 1 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_instruction 1 1 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 1 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 53(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50529027 33686018 33751555 50463490 33686275 33686018 50463491 33751811)
		(1818845510 979726965 1734693408 1702130537 1869357170 1684366433 1818326560 1998611829 544105832 1918325321 543519849 556802109)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1981834337 1702194273 1701345056 1380524142 1953067607 540876901 8497)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1751326834 1701277281 1769414756 1970235508 1380524148 1953067607 1852121189 1701601889 33)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1953721929 1734693490 1936028704 1852138100 1713399907 1936289385 543450472 1667462515 1718842213 2037148789 33)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1655          1746901444035 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vf5)
	(_time 1746901444036 2025.05.10 21:24:04)
	(_source(\../src/ALU .vhd\))
	(_parameters tan)
	(_code 9f9b9d909ac9ce899cccdcc4cb999e99cc989a999e)
	(_ent
		(_time 1746899264752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_control 1 0 10(_ent(_in))))
		(_port(_int result 0 0 13(_ent(_out))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(5))(_sens(0)(1)(2))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(5)))))
			(line__45(_arch 2 0 45(_assignment(_alias((result)(temp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000047 55 1039          1746901444059 behave
(_unit VHDL(alucontrol 0 4(behave 0 12))
	(_version vf5)
	(_time 1746901444060 2025.05.10 21:24:04)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code aeaaacf9a8f8ffb8aeade8f4aaa9aaa9aca8f8a8fd)
	(_ent
		(_time 1746899264782)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_5_0 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ALUopcode 2 0 8(_ent(_out))))
		(_prcs
			(Alu_Control(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . behave 1 -1)
)
I 000047 55 2411          1746901444072 behave
(_unit VHDL(controlfsm 0 4(behave 0 18))
	(_version vf5)
	(_time 1746901444073 2025.05.10 21:24:04)
	(_source(\../src/controlfsm.vhd\))
	(_parameters tan)
	(_code bebabeeabde9bfa9b2b0ace4b9b8edb8b8b9bdb8ea)
	(_ent
		(_time 1746899264809)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_31_26 0 0 7(_ent(_in))))
		(_port(_int RegDst -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int ALUSrcA -1 0 9(_ent(_out))))
		(_port(_int MemRead -1 0 9(_ent(_out))))
		(_port(_int MemWrite -1 0 10(_ent(_out))))
		(_port(_int MemtoReg -1 0 10(_ent(_out))))
		(_port(_int IorD -1 0 11(_ent(_out))))
		(_port(_int IRWrite -1 0 11(_ent(_out))))
		(_port(_int PCWrite -1 0 12(_ent(_out))))
		(_port(_int PCWriteCond -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 13(_ent(_out))))
		(_port(_int ALUSrcB 1 0 13(_ent(_out))))
		(_port(_int PCSource 1 0 14(_ent(_out))))
		(_sig(_int state -2 0 21(_arch(_uni))))
		(_sig(_int next_state -2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_var(_int control_signals 2 0 41(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 27(_prcs(_trgt(16))(_sens(0)(1)(17))(_dssslsensitivity 2))))
			(logic_process(_arch 1 0 39(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(17))(_sens(2)(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 50463234 33686019 33686274)
		(33686018 33686018 33686018 33686275)
		(33686019 771)
		(33751555 771)
		(33686018 514)
		(50463234 514)
		(33686018 515)
		(33751554 514)
		(33751554 33686018 33686018 33686019)
		(50528770 33751554 33686018 33686019)
		(33751810 33686274 33686018 33686019)
		(33751554 33751555 33686018 33686019)
		(33751554 33686018 33751554 33686018)
		(33751811 33686018 33751554 33686018)
		(33751554 33686018 50463490 50463234)
		(33686018 33686018 33686019 33751811)
		(16843009 16843009 16843009 16843009)
	)
	(_model . behave 2 -1)
)
I 000047 55 14693         1746901444095 behave
(_unit VHDL(mips 0 5(behave 0 11))
	(_version vf5)
	(_time 1746901444096 2025.05.10 21:24:04)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code ceca999b92989ad9cdc999c1d7959fc9cdc89ac8c7c9ce)
	(_ent
		(_time 1746899264837)
	)
	(_comp
		(ControlFSM
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int rst -1 0 26(_ent (_in))))
				(_port(_int instr_31_26 1 0 27(_ent (_in))))
				(_port(_int RegDst -1 0 28(_ent (_out))))
				(_port(_int RegWrite -1 0 28(_ent (_out))))
				(_port(_int ALUSrcA -1 0 29(_ent (_out))))
				(_port(_int MemRead -1 0 29(_ent (_out))))
				(_port(_int MemWrite -1 0 30(_ent (_out))))
				(_port(_int MemtoReg -1 0 30(_ent (_out))))
				(_port(_int IorD -1 0 31(_ent (_out))))
				(_port(_int IRWrite -1 0 31(_ent (_out))))
				(_port(_int PCWrite -1 0 32(_ent (_out))))
				(_port(_int PCWriteCond -1 0 32(_ent (_out))))
				(_port(_int ALUOp 2 0 33(_ent (_out))))
				(_port(_int ALUSrcB 2 0 33(_ent (_out))))
				(_port(_int PCSource 2 0 34(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int addr 0 0 16(_ent (_in))))
				(_port(_int write_en -1 0 17(_ent (_in))))
				(_port(_int read_en -1 0 18(_ent (_in))))
				(_port(_int write_data 0 0 19(_ent (_in))))
				(_port(_int read_data 0 0 20(_ent (_out))))
			)
		)
		(AB_Reg
			(_object
				(_port(_int clk -1 0 40(_ent (_in))))
				(_port(_int reset -1 0 41(_ent (_in))))
				(_port(_int in_A 3 0 42(_ent (_in))))
				(_port(_int in_B 3 0 43(_ent (_in))))
				(_port(_int in_ALUout 3 0 44(_ent (_in))))
				(_port(_int out_A 3 0 46(_ent (_out))))
				(_port(_int out_B 3 0 47(_ent (_out))))
				(_port(_int out_ALUout 3 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int input_1 4 0 54(_ent (_in))))
				(_port(_int input_2 4 0 55(_ent (_in))))
				(_port(_int ALU_control 5 0 56(_ent (_in))))
				(_port(_int result 4 0 58(_ent (_out))))
				(_port(_int zero -1 0 59(_ent (_out))))
			)
		)
		(ALUout
			(_object
				(_port(_int input 6 0 65(_ent (_in))))
				(_port(_int output 6 0 66(_ent (_out(_string \"00000000000000000000000000000000"\)))))
				(_port(_int en -1 0 67(_ent (_in))))
				(_port(_int reset -1 0 68(_ent (_in))))
				(_port(_int clk -1 0 69(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int instr_5_0 7 0 75(_ent (_in))))
				(_port(_int ALUOp 8 0 76(_ent (_in))))
				(_port(_int ALUopcode 9 0 77(_ent (_out))))
			)
		)
		(InstrReg
			(_object
				(_port(_int clk -1 0 83(_ent (_in))))
				(_port(_int reset -1 0 84(_ent (_in))))
				(_port(_int IRWrite -1 0 85(_ent (_in))))
				(_port(_int in_instruction 10 0 86(_ent (_in))))
				(_port(_int out_instruction 10 0 88(_ent (_out))))
			)
		)
		(MemoryDataRegister
			(_object
				(_port(_int clk -1 0 94(_ent (_in))))
				(_port(_int reset -1 0 95(_ent (_in))))
				(_port(_int data_in 11 0 96(_ent (_in))))
				(_port(_int data_out 11 0 97(_ent (_out))))
			)
		)
		(Mux2_5
			(_object
				(_port(_int input_1 12 0 103(_ent (_in))))
				(_port(_int input_2 12 0 104(_ent (_in))))
				(_port(_int mux_select -1 0 105(_ent (_in))))
				(_port(_int output 12 0 107(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_port(_int input_1 13 0 113(_ent (_in))))
				(_port(_int input_2 13 0 114(_ent (_in))))
				(_port(_int mux_select -1 0 115(_ent (_in))))
				(_port(_int output 13 0 116(_ent (_out))))
			)
		)
		(Mux4
			(_object
				(_port(_int input_1 14 0 122(_ent (_in))))
				(_port(_int input_2 14 0 123(_ent (_in))))
				(_port(_int input_3 14 0 124(_ent (_in))))
				(_port(_int input_4 14 0 125(_ent (_in))))
				(_port(_int mux_select 15 0 126(_ent (_in))))
				(_port(_int output 14 0 128(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 134(_ent (_in))))
				(_port(_int reset -1 0 135(_ent (_in))))
				(_port(_int address_in_1 16 0 136(_ent (_in))))
				(_port(_int address_in_2 16 0 137(_ent (_in))))
				(_port(_int write_address 16 0 138(_ent (_in))))
				(_port(_int data_in 17 0 139(_ent (_in))))
				(_port(_int write_enable -1 0 140(_ent (_in))))
				(_port(_int data_out_1 17 0 142(_ent (_out))))
				(_port(_int data_out_2 17 0 143(_ent (_out))))
			)
		)
		(PCReg
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int reset -1 0 150(_ent (_in))))
				(_port(_int pc_in 18 0 151(_ent (_in))))
				(_port(_int load_enable -1 0 152(_ent (_in))))
				(_port(_int pc_out 18 0 153(_ent (_out))))
			)
		)
		(ShiftLeft2
			(_object
				(_port(_int input 19 0 159(_ent (_in))))
				(_port(_int output 20 0 161(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port(_int input 21 0 167(_ent (_in))))
				(_port(_int output 22 0 169(_ent (_out))))
			)
		)
		(ShiftLeft
			(_object
				(_port(_int input 23 0 175(_ent (_in))))
				(_port(_int output 23 0 177(_ent (_out))))
			)
		)
		(Mux3
			(_object
				(_port(_int input_1 24 0 183(_ent (_in))))
				(_port(_int input_2 24 0 184(_ent (_in))))
				(_port(_int input_3 24 0 185(_ent (_in))))
				(_port(_int mux_select 25 0 186(_ent (_in))))
				(_port(_int output 24 0 188(_ent (_out))))
			)
		)
	)
	(_inst control_comp 0 202(_comp ControlFSM)
		(_port
			((clk)(clk))
			((rst)(rst))
			((instr_31_26)(instruction(d_31_26)))
			((RegDst)(RegDst))
			((RegWrite)(RegWrite))
			((ALUSrcA)(ALUSrcA))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((MemtoReg)(MemtoReg))
			((IorD)(IorD))
			((IRWrite)(IRWrite))
			((PCWrite)(PCWrite))
			((PCWriteCond)(PCWriteCond))
			((ALUOp)(ALUOp))
			((ALUSrcB)(ALUSrcB))
			((PCSource)(PCSource))
		)
		(_use(_ent . ControlFSM)
		)
	)
	(_inst memory_comp 0 215(_comp Memory)
		(_port
			((clk)(clk))
			((addr)(mem_address))
			((write_en)(MemWrite))
			((read_en)(MemRead))
			((write_data)(out_B))
			((read_data)(mem_read_data))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst ab_reg_comp 0 220(_comp AB_Reg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((in_A)(in_A))
			((in_B)(in_B))
			((in_ALUout)(alu_result))
			((out_A)(out_A))
			((out_B)(out_B))
			((out_ALUout)(out_ALUout))
		)
		(_use(_ent . AB_Reg)
		)
	)
	(_inst alu_comp 0 225(_comp ALU)
		(_port
			((input_1)(alu_input_1))
			((input_2)(alu_input_2))
			((ALU_control)(ALU_control))
			((result)(alu_result))
			((zero)(zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst aluout_comp 0 230(_comp ALUout)
		(_port
			((input)(alu_result))
			((output)(aluout_out))
			((en)(en))
			((reset)(rst))
			((clk)(clk))
		)
		(_use(_ent . ALUout)
		)
	)
	(_inst alucontrol_comp 0 235(_comp ALUControl)
		(_port
			((instr_5_0)(instruction(d_5_0)))
			((ALUOp)(ALUOp))
			((ALUopcode)(ALU_control))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst instrreg_comp 0 240(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((IRWrite)(IRWrite))
			((in_instruction)(mem_read_data))
			((out_instruction)(instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_inst memorydataregister_comp 0 245(_comp MemoryDataRegister)
		(_port
			((clk)(clk))
			((reset)(rst))
			((data_in)(mem_read_data))
			((data_out)(mem_data_out))
		)
		(_use(_ent . MemoryDataRegister)
		)
	)
	(_inst mux2_5_comp 0 250(_comp Mux2_5)
		(_port
			((input_1)(instruction(d_20_16)))
			((input_2)(instruction(d_15_11)))
			((mux_select)(RegDst))
			((output)(write_address))
		)
		(_use(_ent . Mux2_5)
		)
	)
	(_inst mux2_comp_0 0 256(_comp Mux2)
		(_port
			((input_1)(pc_out))
			((input_2)(aluout_out))
			((mux_select)(IorD))
			((output)(mem_address))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux2_comp_1 0 262(_comp Mux2)
		(_port
			((input_1)(aluout_out))
			((input_2)(mem_data_out))
			((mux_select)(MemtoReg))
			((output)(reg_write_data))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux2_comp_2 0 267(_comp Mux2)
		(_port
			((input_1)(pc_out))
			((input_2)(out_A))
			((mux_select)(ALUSrcA))
			((output)(alu_input_1))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux4_comp 0 272(_comp Mux4)
		(_port
			((input_1)(out_B))
			((input_2)(_string \"00000000000000000000000000000100"\))
			((input_3)(s_e_out))
			((input_4)(sl32_to_mux))
			((mux_select)(ALUSrcB))
			((output)(alu_input_2))
		)
		(_use(_ent . Mux4)
			(_port
				((input_1)(input_1))
				((input_2)(input_2))
				((input_3)(input_3))
				((input_4)(input_4))
				((mux_select)(mux_select))
				((output)(output))
			)
		)
	)
	(_inst registers_comp 0 278(_comp Registers)
		(_port
			((clk)(clk))
			((reset)(rst))
			((address_in_1)(instruction(d_25_21)))
			((address_in_2)(instruction(d_20_16)))
			((write_address)(write_address))
			((data_in)(reg_write_data))
			((write_enable)(en))
			((data_out_1)(in_A))
			((data_out_2)(in_B))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst pcreg_comp 0 285(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((pc_in)(pc_in))
			((load_enable)(pc_en))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_inst s_l_component 0 291(_comp ShiftLeft2)
		(_port
			((input)(instruction(d_25_0)))
			((output)(sl28_to_mux))
		)
		(_use(_ent . ShiftLeft2)
		)
	)
	(_inst signextend_comp 0 297(_comp SignExtend)
		(_port
			((input)(instruction(d_15_0)))
			((output)(s_e_out))
		)
		(_use(_ent . SignExtend)
		)
	)
	(_inst s_l_comp 0 303(_comp ShiftLeft)
		(_port
			((input)(s_e_out))
			((output)(sl32_to_mux))
		)
		(_use(_ent . ShiftLeft)
		)
	)
	(_inst mux3_comp 0 309(_comp Mux3)
		(_port
			((input_1)(alu_result))
			((input_2)(aluout_out))
			((input_3)(jump_add))
			((mux_select)(PCSource))
			((output)(pc_in))
		)
		(_use(_ent . Mux3)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int en -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 75(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 113(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 136(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 159(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 161(_array -1((_dto i 27 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 167(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 169(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 175(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 183(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 186(_array -1((_dto i 1 i 0)))))
		(_sig(_int zero -1 0 193(_arch(_uni))))
		(_sig(_int RegDst -1 0 193(_arch(_uni))))
		(_sig(_int RegWrite -1 0 193(_arch(_uni))))
		(_sig(_int ALUSrcA -1 0 193(_arch(_uni))))
		(_sig(_int MemRead -1 0 193(_arch(_uni))))
		(_sig(_int MemWrite -1 0 193(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 193(_arch(_uni))))
		(_sig(_int IorD -1 0 193(_arch(_uni))))
		(_sig(_int IRWrite -1 0 193(_arch(_uni))))
		(_sig(_int PCWrite -1 0 193(_arch(_uni))))
		(_sig(_int PCWriteCond -1 0 193(_arch(_uni))))
		(_sig(_int pc_en -1 0 193(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 194(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUSrcB 26 0 194(_arch(_uni))))
		(_sig(_int PCSource 26 0 194(_arch(_uni))))
		(_sig(_int ALUOp 26 0 194(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 196(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction 27 0 195(_arch(_uni))))
		(_sig(_int mem_address 27 0 195(_arch(_uni))))
		(_sig(_int mem_read_data 27 0 195(_arch(_uni))))
		(_sig(_int in_A 27 0 195(_arch(_uni))))
		(_sig(_int in_B 27 0 195(_arch(_uni))))
		(_sig(_int out_A 27 0 195(_arch(_uni))))
		(_sig(_int out_B 27 0 195(_arch(_uni))))
		(_sig(_int out_ALUout 27 0 195(_arch(_uni))))
		(_sig(_int alu_result 27 0 195(_arch(_uni))))
		(_sig(_int alu_input_1 27 0 195(_arch(_uni))))
		(_sig(_int alu_input_2 27 0 195(_arch(_uni))))
		(_sig(_int aluout_out 27 0 195(_arch(_uni))))
		(_sig(_int reg_write_data 27 0 196(_arch(_uni))))
		(_sig(_int mem_data_out 27 0 196(_arch(_uni))))
		(_sig(_int pc_out 27 0 196(_arch(_uni))))
		(_sig(_int s_e_out 27 0 196(_arch(_uni))))
		(_sig(_int sl32_to_mux 27 0 196(_arch(_uni))))
		(_sig(_int pc_in 27 0 196(_arch(_uni))))
		(_sig(_int jump_add 27 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 197(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_control 28 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 198(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_address 29 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 199(_array -1((_dto i 27 i 0)))))
		(_sig(_int sl28_to_mux 30 0 199(_arch(_uni))))
		(_prcs
			(line__284(_arch 0 0 284(_assignment(_trgt(14))(_sens(3)(12)(13)))))
			(line__308(_arch 1 0 308(_assignment(_alias((jump_add)(pc_out(d_31_28))(sl28_to_mux)))(_trgt(36))(_sens(32(d_31_28))(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behave 2 -1)
)
I 000051 55 755           1746901444110 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 16))
	(_version vf5)
	(_time 1746901444111 2025.05.10 21:24:04)
	(_source(\../src/Mux2 .vhd\))
	(_parameters tan)
	(_code ddd98a8e8c8b81ceded8998689dad5dedfdb89dad8)
	(_ent
		(_time 1746899264839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_port(_int mux_select -1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 755           1746901444123 Behavioral
(_unit VHDL(mux2_5 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746901444124 2025.05.10 21:24:04)
	(_source(\../src/Mux2_5.vhd\))
	(_parameters tan)
	(_code ede9babfbcbbb1feeeebabb2b9ebb9eae8eae5eeef)
	(_ent
		(_time 1746899264866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int mux_select -1 0 9(_ent(_in))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1217          1746901444139 Behavioral
(_unit VHDL(mux3 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746901444140 2025.05.10 21:24:04)
	(_source(\../src/Mux3 .vhd\))
	(_parameters tan)
	(_code fcf8abadaaaaa0effef3b8a7a8fbf4fffffaa8fbf9)
	(_ent
		(_time 1746899264888)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int mux_out 2 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(5))(_sens(0)(1)(2)(3)))))
			(line__25(_arch 1 0 25(_assignment(_alias((output)(mux_out)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1272          1746901444154 Behavioral
(_unit VHDL(mux4 0 5(behavioral 0 17))
	(_version vf5)
	(_time 1746901444155 2025.05.10 21:24:04)
	(_source(\../src/Mux4 .vhd\))
	(_parameters tan)
	(_code 0c085c0b5a5a501f09584857580b040f080a580b09)
	(_ent
		(_time 1746899264912)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_port(_int input_4 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 11(_ent(_in))))
		(_port(_int output 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int mux_out 2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)))))
			(line__27(_arch 1 0 27(_assignment(_alias((output)(mux_out)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 797           1746901444168 Behavioral
(_unit VHDL(shiftleft 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746901444169 2025.05.10 21:24:04)
	(_source(\../src/ShiftLeft .vhd\))
	(_parameters tan)
	(_code 1c191b1b474b410a1b1a08461e1a191a1a1b181b1f)
	(_ent
		(_time 1746899264938)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 778           1746901444180 Behavioral
(_unit VHDL(shiftleft2 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746901444181 2025.05.10 21:24:04)
	(_source(\../src/ShiftLeft2 .vhd\))
	(_parameters tan)
	(_code 2b2e2c2f717c763d2c2d3f71292d2e2d2d2c2f2829)
	(_ent
		(_time 1746899264962)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 7(_array -1((_dto i 25 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10(_array -1((_dto i 27 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 851           1746901444192 Behavioral
(_unit VHDL(signextend 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746901444193 2025.05.10 21:24:04)
	(_source(\../src/SignExtend .vhd\))
	(_parameters tan)
	(_code 3b3e3c3e606c682d6f3f2e60623c3f3d3e3d6e3d3f)
	(_ent
		(_time 1746899264985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 2425          1746901871638 behave
(_unit VHDL(controlfsm 0 4(behave 0 18))
	(_version vf5)
	(_time 1746901871639 2025.05.10 21:31:11)
	(_source(\../src/controlfsm.vhd\))
	(_parameters tan)
	(_code e8bfe2bbb6bfe9ffebeafab2efeebbeeeeefebeebc)
	(_ent
		(_time 1746899264809)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_31_26 0 0 7(_ent(_in))))
		(_port(_int RegDst -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int ALUSrcA -1 0 9(_ent(_out))))
		(_port(_int MemRead -1 0 9(_ent(_out))))
		(_port(_int MemWrite -1 0 10(_ent(_out))))
		(_port(_int MemtoReg -1 0 10(_ent(_out))))
		(_port(_int IorD -1 0 11(_ent(_out))))
		(_port(_int IRWrite -1 0 11(_ent(_out))))
		(_port(_int PCWrite -1 0 12(_ent(_out))))
		(_port(_int PCWriteCond -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 13(_ent(_out))))
		(_port(_int ALUSrcB 1 0 13(_ent(_out))))
		(_port(_int PCSource 1 0 14(_ent(_out))))
		(_sig(_int state -2 0 19(_arch(_uni((i 0))))))
		(_sig(_int next_state -2 0 19(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_var(_int control_signals 2 0 34(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 23(_prcs(_trgt(16))(_sens(0)(1)(17))(_dssslsensitivity 2))))
			(logic_process(_arch 1 0 33(_prcs(_simple)(_trgt(17)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(16)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 50463234 33686019 33686274)
		(33686018 33686018 33686018 33686275)
		(33686019 771)
		(33751555 771)
		(33686018 514)
		(50463234 514)
		(33686018 515)
		(33751554 514)
		(33751554 33686018 33686018 33686019)
		(50528770 33751554 33686018 33686019)
		(33751810 33686274 33686018 33686019)
		(33751554 33751555 33686018 33686019)
		(33751554 33686018 33751554 33686018)
		(33751811 33686018 33751554 33686018)
		(33751554 33686018 50463490 50463234)
		(33686018 33686018 33686019 33751811)
		(16843009 16843009 16843009 16843009)
	)
	(_model . behave 2 -1)
)
I 000047 55 2425          1746901873616 behave
(_unit VHDL(controlfsm 0 4(behave 0 18))
	(_version vf5)
	(_time 1746901873617 2025.05.10 21:31:13)
	(_source(\../src/controlfsm.vhd\))
	(_parameters tan)
	(_code a9fdabfef6fea8beaaabbbf3aeaffaafafaeaaaffd)
	(_ent
		(_time 1746899264809)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_31_26 0 0 7(_ent(_in))))
		(_port(_int RegDst -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int ALUSrcA -1 0 9(_ent(_out))))
		(_port(_int MemRead -1 0 9(_ent(_out))))
		(_port(_int MemWrite -1 0 10(_ent(_out))))
		(_port(_int MemtoReg -1 0 10(_ent(_out))))
		(_port(_int IorD -1 0 11(_ent(_out))))
		(_port(_int IRWrite -1 0 11(_ent(_out))))
		(_port(_int PCWrite -1 0 12(_ent(_out))))
		(_port(_int PCWriteCond -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 13(_ent(_out))))
		(_port(_int ALUSrcB 1 0 13(_ent(_out))))
		(_port(_int PCSource 1 0 14(_ent(_out))))
		(_sig(_int state -2 0 19(_arch(_uni((i 0))))))
		(_sig(_int next_state -2 0 19(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_var(_int control_signals 2 0 34(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 23(_prcs(_trgt(16))(_sens(0)(1)(17))(_dssslsensitivity 2))))
			(logic_process(_arch 1 0 33(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(17))(_sens(2)(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 50463234 33686019 33686274)
		(33686018 33686018 33686018 33686275)
		(33686019 771)
		(33751555 771)
		(33686018 514)
		(50463234 514)
		(33686018 515)
		(33751554 514)
		(33751554 33686018 33686018 33686019)
		(50528770 33751554 33686018 33686019)
		(33751810 33686274 33686018 33686019)
		(33751554 33751555 33686018 33686019)
		(33751554 33686018 33751554 33686018)
		(33751811 33686018 33751554 33686018)
		(33751554 33686018 50463490 50463234)
		(33686018 33686018 33686019 33751811)
		(16843009 16843009 16843009 16843009)
	)
	(_model . behave 2 -1)
)
I 000051 55 755           1746901892654 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vf5)
	(_time 1746901892655 2025.05.10 21:31:32)
	(_source(\../src/Mux2 .vhd\))
	(_parameters tan)
	(_code 0050070705565c130305445b540708030206540705)
	(_ent
		(_time 1746899264839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_port(_int mux_select -1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 755           1746901908196 Behavioral
(_unit VHDL(mux2_5 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746901908197 2025.05.10 21:31:48)
	(_source(\../src/Mux2_5.vhd\))
	(_parameters tan)
	(_code bbbee7eeecede7a8b8bdfde4efbdefbcbebcb3b8b9)
	(_ent
		(_time 1746899264866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int mux_select -1 0 9(_ent(_in))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1000          1746901923070 Behavioral
(_unit VHDL(mux3 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746901923071 2025.05.10 21:32:03)
	(_source(\../src/Mux3 .vhd\))
	(_parameters tan)
	(_code d6d78085d5808ac5d4d6928d82d1ded5d5d082d1d3)
	(_ent
		(_time 1746899264888)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1055          1746901939196 Behavioral
(_unit VHDL(mux4 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746901939197 2025.05.10 21:32:19)
	(_source(\../src/Mux4 .vhd\))
	(_parameters tan)
	(_code d3878680d5858fc0d6dd978887d4dbd0d7d587d4d6)
	(_ent
		(_time 1746899264912)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_port(_int input_4 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 11(_ent(_in))))
		(_port(_int output 0 0 14(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1550          1746901986516 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746901986517 2025.05.10 21:33:06)
	(_source(\../src/ALU .vhd\))
	(_parameters tan)
	(_code a3a3f3f4f3f5f2b5a0a4e0f8f7a5a2a5f0a4a6a5a2)
	(_ent
		(_time 1746901798176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_control 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(5))(_sens(0)(1)(2))(_mon))))
			(line__31(_arch 1 0 31(_assignment(_trgt(4))(_sens(5)))))
			(line__32(_arch 2 0 32(_assignment(_alias((result)(temp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1070          1746902250859 Behavioral
(_unit VHDL(tb_mips 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746902250860 2025.05.10 21:37:30)
	(_source(\../src/tb_MIBS.vhd\))
	(_parameters tan)
	(_code 3b3b3c3e6b6f392d6b3b22606a3c383c3f3d393e6d)
	(_ent
		(_time 1746902250857)
	)
	(_comp
		(MIPS
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int en -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 27(_comp MIPS)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(en))
		)
		(_use(_ent . MIPS)
		)
	)
	(_object
		(_sig(_int clk -1 0 11(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 12(_arch(_uni((i 3))))))
		(_sig(_int en -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 47(_prcs(_wait_for)(_trgt(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543452741 1931503215 1819635049 1869182049 110)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1754          1746902304906 Behavioral
(_unit VHDL(ab_reg 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1746902304907 2025.05.10 21:38:24)
	(_source(\../src/AB_Reg.vhd\))
	(_parameters tan)
	(_code 5a585d59090e584d5a584f000c5c5b5c585f0c5d58)
	(_ent
		(_time 1746891540950)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int in_A 0 0 9(_ent(_in))))
		(_port(_int in_B 0 0 10(_ent(_in))))
		(_port(_int in_ALUout 0 0 11(_ent(_in))))
		(_port(_int out_A 0 0 13(_ent(_out))))
		(_port(_int out_B 0 0 14(_ent(_out))))
		(_port(_int out_ALUout 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int register_array 0 20(_array 1((_to i 0 i 2)))))
		(_sig(_int regs 2 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8(2))(8(1))(8(0))(8))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((out_A)(regs(0))))(_trgt(5))(_sens(8(0))))))
			(line__35(_arch 2 0 35(_assignment(_alias((out_B)(regs(1))))(_trgt(6))(_sens(8(1))))))
			(line__36(_arch 3 0 36(_assignment(_alias((out_ALUout)(regs(2))))(_trgt(7))(_sens(8(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 1219          1746902304924 Behavioral
(_unit VHDL(pcreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746902304925 2025.05.10 21:38:24)
	(_source(\../src/PCReg.vhd\))
	(_parameters tan)
	(_code 6a696c6a383c3c7c6e387d313b6c696d686c6f6c6d)
	(_ent
		(_time 1746891544557)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int load_enable -1 0 10(_ent(_in))))
		(_port(_int pc_out 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2))(_dssslsensitivity 2)(_read(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((pc_out)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4120          1746902304939 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 20))
	(_version vf5)
	(_time 1746902304940 2025.05.10 21:38:24)
	(_source(\../src/Registers .vhd\))
	(_parameters tan)
	(_code 797a7d78752e2a6f722f6a222c7f7c7e7b7e7a7e7b)
	(_ent
		(_time 1746897864193)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int address_in_1 0 0 9(_ent(_in))))
		(_port(_int address_in_2 0 0 10(_ent(_in))))
		(_port(_int write_address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 1 0 12(_ent(_in))))
		(_port(_int write_enable -1 0 13(_ent(_in))))
		(_port(_int data_out_1 1 0 15(_ent(_out))))
		(_port(_int data_out_2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registers_array 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(9))(_sens(0)(1)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
			(line__37(_arch 1 0 37(_assignment(_trgt(7))(_sens(2)(9))(_mon))))
			(line__40(_arch 2 0 40(_assignment(_trgt(8))(_sens(3)(9))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2644          1746902304953 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746902304954 2025.05.10 21:38:24)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 898bdb8785de899fdbda9bd2d18fdd8f8c8fdd8fdf)
	(_ent
		(_time 1746901304102)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 8(_ent(_in))))
		(_port(_int write_en -1 0 9(_ent(_in))))
		(_port(_int read_en -1 0 10(_ent(_in))))
		(_port(_int write_data 0 0 11(_ent(_in))))
		(_port(_int read_data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 18(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 19(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 51(_prcs 0)))
		(_var(_int idx -2 0 68(_prcs 1)))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(6))(_sens(0)(1)(2)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__67(_arch 1 0 67(_prcs(_simple)(_trgt(5))(_sens(1)(3)(6))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 42(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1205          1746902304976 Behavioral
(_unit VHDL(memorydataregister 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746902304977 2025.05.10 21:38:24)
	(_source(\../src/MemoryDataRegister.vhd\))
	(_parameters tan)
	(_code a8aafaffa5ffa8befffcbaf3f0aeacaea9afacaea9)
	(_ent
		(_time 1746891547154)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int reg_mem_data 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
			(line__27(_arch 1 0 27(_assignment(_alias((data_out)(reg_mem_data)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1255          1746902304990 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746902304991 2025.05.10 21:38:24)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code b8bab7ece5eeefafbdecaae3ebbebdbebfbeb1beed)
	(_ent
		(_time 1746891549200)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int IRWrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 10(_ent(_in))))
		(_port(_int out_instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instr_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 2)(_read(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((out_instruction)(instr_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000048 55 1199          1746902305003 archReg
(_unit VHDL(aluout 0 5(archreg 0 15))
	(_version vf5)
	(_time 1746902305004 2025.05.10 21:38:25)
	(_source(\../src/ALUout.vhd\))
	(_parameters tan)
	(_code b8babfece3eee9aeefebade3edbeb9beebbfbdbeee)
	(_ent
		(_time 1746896658014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 8(_ent(_out))))
		(_port(_int en -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int Clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int regOut 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(3)(4)(0)(2))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_assignment(_alias((output)(regOut)))(_trgt(1))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . archReg 2 -1)
)
I 000051 55 2708          1746902305018 Behavioral
(_unit VHDL(memory_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746902305019 2025.05.10 21:38:25)
	(_source(\../src/memory_tb.vhd\))
	(_parameters tan)
	(_code c7c59592c590c7d197c8d59c9fc291c0c3c1c5c193)
	(_ent
		(_time 1746891893307)
	)
	(_comp
		(Memory
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset_n -1 0 14(_ent (_in))))
				(_port(_int addr 0 0 15(_ent (_in))))
				(_port(_int write_en -1 0 16(_ent (_in))))
				(_port(_int read_en -1 0 17(_ent (_in))))
				(_port(_int write_data 0 0 18(_ent (_in))))
				(_port(_int read_data 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 37(_comp Memory)
		(_port
			((clk)(clk))
			((reset_n)(reset_n))
			((addr)(addr))
			((write_en)(write_en))
			((read_en)(read_en))
			((write_data)(write_data))
			((read_data)(read_data))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset_n)(reset_n))
				((addr)(addr))
				((write_en)(write_en))
				((read_en)(read_en))
				((write_data)(write_data))
				((read_data)(read_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int reset_n -1 0 25(_arch(_uni((i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int addr 1 0 26(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_en -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int read_en -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int write_data 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data 1 0 30(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 49(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)(3)(4)(5))(_mon)(_read(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1684104530 1952539680 1868832865 1847620453 1830843503 1751348321 1769109280 1852142708 1952539680 8545)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(544503119 1914725999 1701277281 1634038304 1768169572 1869488228 1701978228 1852994932 1919253024 8559)
		(1953719636 1668179298 1768300648 1752394094 2188389)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 3518          1746902305033 Behavioral
(_unit VHDL(ab_reg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746902305034 2025.05.10 21:38:25)
	(_source(\../src/ab_reg_tb.vhd\))
	(_parameters tan)
	(_code d7d5d085d283d5c0d280c28d81d281d0d3d1d5d1d6)
	(_ent
		(_time 1746892953008)
	)
	(_comp
		(AB_Reg
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int in_A 0 0 15(_ent (_in))))
				(_port(_int in_B 0 0 16(_ent (_in))))
				(_port(_int in_ALUout 0 0 17(_ent (_in))))
				(_port(_int out_A 0 0 19(_ent (_out))))
				(_port(_int out_B 0 0 20(_ent (_out))))
				(_port(_int out_ALUout 0 0 21(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 41(_comp AB_Reg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((in_A)(in_A))
			((in_B)(in_B))
			((in_ALUout)(in_ALUout))
			((out_A)(out_A))
			((out_B)(out_B))
			((out_ALUout)(out_ALUout))
		)
		(_use(_ent . AB_Reg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_A 1 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_B 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int in_ALUout 1 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_A 1 0 32(_arch(_uni))))
		(_sig(_int out_B 1 0 33(_arch(_uni))))
		(_sig(_int out_ALUout 1 0 34(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751555 33751555 33751555 33751555 33751555 33751555 33751555 33751555)
		(50528771 50528771 50528771 50528771 50528771 50528771 50528771 50528771)
		(33686275 33686275 33686275 33686275 33686275 33686275 33686275 33686275)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1919510048 1998615667 1702127986 33)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1768300658 544502642 1953067639 8549)
		(50463234 50463234 50463234 50463234 33751554 33751554 33751554 33751554)
		(50528770 50528770 50528770 50528770 33686274 33686274 33686274 33686274)
		(50463490 50463490 50463490 50463490 33751810 33751810 33751810 33751810)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1667592992 543452783 1953067639 8549)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1702043762 1684959075 1769109280 2188660)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1601467759 1768759361 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1768759362 1952542067 1629513827 1919251558 1936028192 2192485)
		(1601467759 1867861057 1830843509 1634562921 543712116 1702127201 1701978226 561276275)
		(1381974593 1411409765 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 3757          1746902305056 Behavioral
(_unit VHDL(registers_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746902305057 2025.05.10 21:38:25)
	(_source(\../src/registers_tb.vhd\))
	(_parameters tan)
	(_code f6f5f2a6f5a1a5e0f6a5e5ada3f0f3f1f4f1f5f3a0)
	(_ent
		(_time 1746898053521)
	)
	(_comp
		(Registers
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int address_in_1 0 0 14(_ent (_in))))
				(_port(_int address_in_2 0 0 15(_ent (_in))))
				(_port(_int write_address 0 0 16(_ent (_in))))
				(_port(_int data_in 1 0 17(_ent (_in))))
				(_port(_int write_enable -1 0 18(_ent (_in))))
				(_port(_int data_out_1 1 0 19(_ent (_out))))
				(_port(_int data_out_2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 40(_comp Registers)
		(_port
			((clk)(clk))
			((reset)(reset))
			((address_in_1)(address_in_1))
			((address_in_2)(address_in_2))
			((write_address)(write_address))
			((data_in)(data_in))
			((write_enable)(write_enable))
			((data_out_1)(data_out_1))
			((data_out_2)(data_out_2))
		)
		(_use(_ent . Registers)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 14(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 26(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 27(_array -1((_dto i 4 i 0)))))
		(_sig(_int address_in_1 2 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int address_in_2 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_address 2 0 29(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 30(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_enable -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int data_out_1 3 0 32(_arch(_uni))))
		(_sig(_int data_out_2 3 0 33(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5)(6))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1702061394 1679833716 1600222305 1601467759 1869488177 1702502516 2191218)
		(1702061394 1679833716 1600222305 1601467759 1869488178 1702502516 2191218)
		(50529027 33686018 50529027 33686018 50529027 33686018 50529027 33686018)
		(1768383826 1919251571 1919253024 1869488239 1919950964 1667593327 543450484 1836020326 1769109280 2188660)
		(50463234 3)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1768383826 1919251571 1679831840 1847616617 1914729583 1767994469 1920409710 1702130793 1635131502 560297324)
		(50463490 2)
		(33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(1768383826 1919251571 540029216 1953067639 1634082917 1684368489 33)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409649 560426607)
		(1818326340 1634038304 1679833700 1600222305 1601467759 1920409650 560426607)
		(1702127169 1701978226 980706675 1734693408 1702130537 540221554 544501614 1869768058 33)
		(1702127169 1701978226 980706675 1734693408 1702130537 808525938 1953459744 1919253024 8559)
		(1768383826 1919251571 1818846752 1702109285 1700951155 543712110 1768843622 1684367475 1668641568 1936942435 1819047270 8569)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 2237          1746902305078 Behavioral
(_unit VHDL(pcreg_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746902305079 2025.05.10 21:38:25)
	(_source(\../src/PCReg_tb.vhd\))
	(_parameters tan)
	(_code 06050100035050100607115f010102000401060005)
	(_ent
		(_time 1746893567788)
	)
	(_comp
		(PCReg
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc_in 0 0 14(_ent (_in))))
				(_port(_int load_enable -1 0 15(_ent (_in))))
				(_port(_int pc_out 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 31(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_in)(pc_in))
			((load_enable)(load_enable))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 22(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_in 1 0 22(_arch(_uni((_others(i 2)))))))
		(_sig(_int load_enable -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int pc_out 1 0 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 52(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1814053712 1701077359 1752637540 1814064741 1600414063 1650552421 809330028 33)
		(1679835984 1847616617 1814066287 543449455 544695662 1970037110 8549)
		(50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018)
		(1663058768 1735287144 1998611557 544105832 1684107116 1634624863 1030057058 8496)
		(1847608144 1914729583 1952805733 33)
		(1699890000 1702109287 1700951155 543712110 1936941424 2188389)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 2463          1746902305093 Behavioral
(_unit VHDL(memorydataregister_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746902305094 2025.05.10 21:38:25)
	(_source(\../src/MemoryDataRegister_tb.vhd\))
	(_parameters tan)
	(_code 16144511154116004515044d4e1012101711121017)
	(_ent
		(_time 1746896490133)
	)
	(_comp
		(MemoryDataRegister
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int data_in 0 0 14(_ent (_in))))
				(_port(_int data_out 0 0 15(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 29(_comp MemoryDataRegister)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(data_in))
			((data_out)(data_out))
		)
		(_use(_ent . MemoryDataRegister)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 1 0 22(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 24(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)(2))(_mon)(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1713398881 1953722985 1818326560 2188661)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1931502689 1852793701 1635131492 560297324)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1869440333 1631877490 1699897716 1953720679 1948283493 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 2520          1746902305108 Behavioral
(_unit VHDL(aluout_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746902305109 2025.05.10 21:38:25)
	(_source(\../src/ALUout_tb.vhd\))
	(_parameters tan)
	(_code 25272321737374337527307e702073222123272324)
	(_ent
		(_time 1746896791987)
	)
	(_comp
		(ALUout
			(_object
				(_port(_int input 0 0 12(_ent (_in))))
				(_port(_int output 0 0 13(_ent (_out))))
				(_port(_int en -1 0 14(_ent (_in))))
				(_port(_int reset -1 0 15(_ent (_in))))
				(_port(_int Clk -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 32(_comp ALUout)
		(_port
			((input)(input))
			((output)(output))
			((en)(en))
			((reset)(reset))
			((Clk)(Clk))
		)
		(_use(_ent . ALUout)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int input 1 0 21(_arch(_uni((_others(i 2)))))))
		(_sig(_int output 1 0 22(_arch(_uni))))
		(_sig(_int en -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 25(_arch(_uni((i 2))))))
		(_cnst(_int CLK_PERIOD -2 0 27(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 42(_prcs(_wait_for)(_trgt(4)))))
			(stim_proc(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1953845024 544503152 544501614 1702061426 1869881460 1919253024 8559)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 1886284064 1864397941 1818435694 795566959 2190949)
		(33751555 33751555 33751555 33751555 50463490 50463490 50463490 50463490)
		(1818845510 979726965 1953845024 544503152 1851877475 543450471 1752459639 1030645024 8496)
		(1818845510 979726965 1684620320 1953459744 1885430560 1701999988 2003136032 1886284064 2192501)
		(1818845510 979726965 1953845024 544503152 544501614 1634036835 543450482 1914730850 1952805733 1702045728 1684959075 1701339936 556362595)
		(1867861057 1948284021 1651798885 1751346789 1852401184 1701344105 1970479204 1936024419 1819633267 2193772)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 2772          1746902305123 Behavioral
(_unit VHDL(instrreg_tb 0 5(behavioral 1 8))
	(_version vf5)
	(_time 1746902305124 2025.05.10 21:38:25)
	(_source(\../src/registers_tb.vhd\(\../src/InstrReg_tb.vhd\)))
	(_parameters tan)
	(_code 35373b30656362223733276e663330333230633231)
	(_ent
		(_time 1746893218013)
	)
	(_comp
		(InstrReg
			(_object
				(_port(_int clk -1 1 12(_ent (_in))))
				(_port(_int reset -1 1 13(_ent (_in))))
				(_port(_int IRWrite -1 1 14(_ent (_in))))
				(_port(_int in_instruction 0 1 15(_ent (_in))))
				(_port(_int out_instruction 0 1 16(_ent (_out))))
			)
		)
	)
	(_inst DUT 1 31(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(reset))
			((IRWrite)(IRWrite))
			((in_instruction)(in_instruction))
			((out_instruction)(out_instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 1 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 1 20(_arch(_uni((i 2))))))
		(_sig(_int reset -1 1 21(_arch(_uni((i 2))))))
		(_sig(_int IRWrite -1 1 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 1 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int in_instruction 1 1 23(_arch(_uni((_others(i 2)))))))
		(_sig(_int out_instruction 1 1 24(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 1 26(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 53(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon)(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1852776548 1936028192 2192485)
		(50529027 33686018 33751555 50463490 33686275 33686018 50463491 33751811)
		(1818845510 979726965 1734693408 1702130537 1869357170 1684366433 1818326560 1998611829 544105832 1918325321 543519849 556802109)
		(1818845510 979726965 1734693408 1702130537 1768169586 1869488228 1869357172 1981834337 1702194273 1701345056 1380524142 1953067607 540876901 8497)
		(50463234 33751554 50528770 33686274 50463490 33751810 50529026 33686019)
		(1818845510 979726965 1734693408 1702130537 1751326834 1701277281 1769414756 1970235508 1380524148 1953067607 1852121189 1701601889 33)
		(1818845510 979726965 1734693408 1702130537 1869488242 1818435700 1701994853 1717641316 544367988 1868785011 1914725486 1952805733 33)
		(1953721929 1734693490 1936028704 1852138100 1713399907 1936289385 543450472 1667462515 1718842213 2037148789 33)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1550          1746902305138 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746902305139 2025.05.10 21:38:25)
	(_source(\../src/ALU .vhd\))
	(_parameters tan)
	(_code 44464246131215524743071f104245421743414245)
	(_ent
		(_time 1746901798176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_control 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(5))(_sens(0)(1)(2))(_mon))))
			(line__31(_arch 1 0 31(_assignment(_trgt(4))(_sens(5)))))
			(line__32(_arch 2 0 32(_assignment(_alias((result)(temp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000047 55 1039          1746902305162 behave
(_unit VHDL(alucontrol 0 4(behave 0 12))
	(_version vf5)
	(_time 1746902305163 2025.05.10 21:38:25)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 64666264333235726467223e606360636662326237)
	(_ent
		(_time 1746899264782)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_5_0 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ALUopcode 2 0 8(_ent(_out))))
		(_prcs
			(Alu_Control(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . behave 1 -1)
)
I 000047 55 2425          1746902305176 behave
(_unit VHDL(controlfsm 0 4(behave 0 18))
	(_version vf5)
	(_time 1746902305177 2025.05.10 21:38:25)
	(_source(\../src/controlfsm.vhd\))
	(_parameters tan)
	(_code 737177722624726470716129747520757574707527)
	(_ent
		(_time 1746899264809)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_31_26 0 0 7(_ent(_in))))
		(_port(_int RegDst -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int ALUSrcA -1 0 9(_ent(_out))))
		(_port(_int MemRead -1 0 9(_ent(_out))))
		(_port(_int MemWrite -1 0 10(_ent(_out))))
		(_port(_int MemtoReg -1 0 10(_ent(_out))))
		(_port(_int IorD -1 0 11(_ent(_out))))
		(_port(_int IRWrite -1 0 11(_ent(_out))))
		(_port(_int PCWrite -1 0 12(_ent(_out))))
		(_port(_int PCWriteCond -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 13(_ent(_out))))
		(_port(_int ALUSrcB 1 0 13(_ent(_out))))
		(_port(_int PCSource 1 0 14(_ent(_out))))
		(_sig(_int state -2 0 19(_arch(_uni((i 0))))))
		(_sig(_int next_state -2 0 19(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_var(_int control_signals 2 0 34(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 23(_prcs(_trgt(16))(_sens(0)(1)(17))(_dssslsensitivity 2))))
			(logic_process(_arch 1 0 33(_prcs(_simple)(_trgt(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(17))(_sens(2)(16)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 50463234 33686019 33686274)
		(33686018 33686018 33686018 33686275)
		(33686019 771)
		(33751555 771)
		(33686018 514)
		(50463234 514)
		(33686018 515)
		(33751554 514)
		(33751554 33686018 33686018 33686019)
		(50528770 33751554 33686018 33686019)
		(33751810 33686274 33686018 33686019)
		(33751554 33751555 33686018 33686019)
		(33751554 33686018 33751554 33686018)
		(33751811 33686018 33751554 33686018)
		(33751554 33686018 50463490 50463234)
		(33686018 33686018 33686019 33751811)
		(16843009 16843009 16843009 16843009)
	)
	(_model . behave 2 -1)
)
I 000047 55 14693         1746902305197 behave
(_unit VHDL(mips 0 5(behave 0 11))
	(_version vf5)
	(_time 1746902305198 2025.05.10 21:38:25)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 8381d08d89d5d7948084d48c9ad8d2848085d7858a8483)
	(_ent
		(_time 1746899264837)
	)
	(_comp
		(ControlFSM
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int rst -1 0 26(_ent (_in))))
				(_port(_int instr_31_26 1 0 27(_ent (_in))))
				(_port(_int RegDst -1 0 28(_ent (_out))))
				(_port(_int RegWrite -1 0 28(_ent (_out))))
				(_port(_int ALUSrcA -1 0 29(_ent (_out))))
				(_port(_int MemRead -1 0 29(_ent (_out))))
				(_port(_int MemWrite -1 0 30(_ent (_out))))
				(_port(_int MemtoReg -1 0 30(_ent (_out))))
				(_port(_int IorD -1 0 31(_ent (_out))))
				(_port(_int IRWrite -1 0 31(_ent (_out))))
				(_port(_int PCWrite -1 0 32(_ent (_out))))
				(_port(_int PCWriteCond -1 0 32(_ent (_out))))
				(_port(_int ALUOp 2 0 33(_ent (_out))))
				(_port(_int ALUSrcB 2 0 33(_ent (_out))))
				(_port(_int PCSource 2 0 34(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int addr 0 0 16(_ent (_in))))
				(_port(_int write_en -1 0 17(_ent (_in))))
				(_port(_int read_en -1 0 18(_ent (_in))))
				(_port(_int write_data 0 0 19(_ent (_in))))
				(_port(_int read_data 0 0 20(_ent (_out))))
			)
		)
		(AB_Reg
			(_object
				(_port(_int clk -1 0 40(_ent (_in))))
				(_port(_int reset -1 0 41(_ent (_in))))
				(_port(_int in_A 3 0 42(_ent (_in))))
				(_port(_int in_B 3 0 43(_ent (_in))))
				(_port(_int in_ALUout 3 0 44(_ent (_in))))
				(_port(_int out_A 3 0 46(_ent (_out))))
				(_port(_int out_B 3 0 47(_ent (_out))))
				(_port(_int out_ALUout 3 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int input_1 4 0 54(_ent (_in))))
				(_port(_int input_2 4 0 55(_ent (_in))))
				(_port(_int ALU_control 5 0 56(_ent (_in))))
				(_port(_int result 4 0 58(_ent (_out))))
				(_port(_int zero -1 0 59(_ent (_out))))
			)
		)
		(ALUout
			(_object
				(_port(_int input 6 0 65(_ent (_in))))
				(_port(_int output 6 0 66(_ent (_out(_string \"00000000000000000000000000000000"\)))))
				(_port(_int en -1 0 67(_ent (_in))))
				(_port(_int reset -1 0 68(_ent (_in))))
				(_port(_int clk -1 0 69(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int instr_5_0 7 0 75(_ent (_in))))
				(_port(_int ALUOp 8 0 76(_ent (_in))))
				(_port(_int ALUopcode 9 0 77(_ent (_out))))
			)
		)
		(InstrReg
			(_object
				(_port(_int clk -1 0 83(_ent (_in))))
				(_port(_int reset -1 0 84(_ent (_in))))
				(_port(_int IRWrite -1 0 85(_ent (_in))))
				(_port(_int in_instruction 10 0 86(_ent (_in))))
				(_port(_int out_instruction 10 0 88(_ent (_out))))
			)
		)
		(MemoryDataRegister
			(_object
				(_port(_int clk -1 0 94(_ent (_in))))
				(_port(_int reset -1 0 95(_ent (_in))))
				(_port(_int data_in 11 0 96(_ent (_in))))
				(_port(_int data_out 11 0 97(_ent (_out))))
			)
		)
		(Mux2_5
			(_object
				(_port(_int input_1 12 0 103(_ent (_in))))
				(_port(_int input_2 12 0 104(_ent (_in))))
				(_port(_int mux_select -1 0 105(_ent (_in))))
				(_port(_int output 12 0 107(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_port(_int input_1 13 0 113(_ent (_in))))
				(_port(_int input_2 13 0 114(_ent (_in))))
				(_port(_int mux_select -1 0 115(_ent (_in))))
				(_port(_int output 13 0 116(_ent (_out))))
			)
		)
		(Mux4
			(_object
				(_port(_int input_1 14 0 122(_ent (_in))))
				(_port(_int input_2 14 0 123(_ent (_in))))
				(_port(_int input_3 14 0 124(_ent (_in))))
				(_port(_int input_4 14 0 125(_ent (_in))))
				(_port(_int mux_select 15 0 126(_ent (_in))))
				(_port(_int output 14 0 128(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 134(_ent (_in))))
				(_port(_int reset -1 0 135(_ent (_in))))
				(_port(_int address_in_1 16 0 136(_ent (_in))))
				(_port(_int address_in_2 16 0 137(_ent (_in))))
				(_port(_int write_address 16 0 138(_ent (_in))))
				(_port(_int data_in 17 0 139(_ent (_in))))
				(_port(_int write_enable -1 0 140(_ent (_in))))
				(_port(_int data_out_1 17 0 142(_ent (_out))))
				(_port(_int data_out_2 17 0 143(_ent (_out))))
			)
		)
		(PCReg
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int reset -1 0 150(_ent (_in))))
				(_port(_int pc_in 18 0 151(_ent (_in))))
				(_port(_int load_enable -1 0 152(_ent (_in))))
				(_port(_int pc_out 18 0 153(_ent (_out))))
			)
		)
		(ShiftLeft2
			(_object
				(_port(_int input 19 0 159(_ent (_in))))
				(_port(_int output 20 0 161(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port(_int input 21 0 167(_ent (_in))))
				(_port(_int output 22 0 169(_ent (_out))))
			)
		)
		(ShiftLeft
			(_object
				(_port(_int input 23 0 175(_ent (_in))))
				(_port(_int output 23 0 177(_ent (_out))))
			)
		)
		(Mux3
			(_object
				(_port(_int input_1 24 0 183(_ent (_in))))
				(_port(_int input_2 24 0 184(_ent (_in))))
				(_port(_int input_3 24 0 185(_ent (_in))))
				(_port(_int mux_select 25 0 186(_ent (_in))))
				(_port(_int output 24 0 188(_ent (_out))))
			)
		)
	)
	(_inst control_comp 0 202(_comp ControlFSM)
		(_port
			((clk)(clk))
			((rst)(rst))
			((instr_31_26)(instruction(d_31_26)))
			((RegDst)(RegDst))
			((RegWrite)(RegWrite))
			((ALUSrcA)(ALUSrcA))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((MemtoReg)(MemtoReg))
			((IorD)(IorD))
			((IRWrite)(IRWrite))
			((PCWrite)(PCWrite))
			((PCWriteCond)(PCWriteCond))
			((ALUOp)(ALUOp))
			((ALUSrcB)(ALUSrcB))
			((PCSource)(PCSource))
		)
		(_use(_ent . ControlFSM)
		)
	)
	(_inst memory_comp 0 215(_comp Memory)
		(_port
			((clk)(clk))
			((addr)(mem_address))
			((write_en)(MemWrite))
			((read_en)(MemRead))
			((write_data)(out_B))
			((read_data)(mem_read_data))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst ab_reg_comp 0 220(_comp AB_Reg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((in_A)(in_A))
			((in_B)(in_B))
			((in_ALUout)(alu_result))
			((out_A)(out_A))
			((out_B)(out_B))
			((out_ALUout)(out_ALUout))
		)
		(_use(_ent . AB_Reg)
		)
	)
	(_inst alu_comp 0 225(_comp ALU)
		(_port
			((input_1)(alu_input_1))
			((input_2)(alu_input_2))
			((ALU_control)(ALU_control))
			((result)(alu_result))
			((zero)(zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst aluout_comp 0 230(_comp ALUout)
		(_port
			((input)(alu_result))
			((output)(aluout_out))
			((en)(en))
			((reset)(rst))
			((clk)(clk))
		)
		(_use(_ent . ALUout)
		)
	)
	(_inst alucontrol_comp 0 235(_comp ALUControl)
		(_port
			((instr_5_0)(instruction(d_5_0)))
			((ALUOp)(ALUOp))
			((ALUopcode)(ALU_control))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst instrreg_comp 0 240(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((IRWrite)(IRWrite))
			((in_instruction)(mem_read_data))
			((out_instruction)(instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_inst memorydataregister_comp 0 245(_comp MemoryDataRegister)
		(_port
			((clk)(clk))
			((reset)(rst))
			((data_in)(mem_read_data))
			((data_out)(mem_data_out))
		)
		(_use(_ent . MemoryDataRegister)
		)
	)
	(_inst mux2_5_comp 0 250(_comp Mux2_5)
		(_port
			((input_1)(instruction(d_20_16)))
			((input_2)(instruction(d_15_11)))
			((mux_select)(RegDst))
			((output)(write_address))
		)
		(_use(_ent . Mux2_5)
		)
	)
	(_inst mux2_comp_0 0 256(_comp Mux2)
		(_port
			((input_1)(pc_out))
			((input_2)(aluout_out))
			((mux_select)(IorD))
			((output)(mem_address))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux2_comp_1 0 262(_comp Mux2)
		(_port
			((input_1)(aluout_out))
			((input_2)(mem_data_out))
			((mux_select)(MemtoReg))
			((output)(reg_write_data))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux2_comp_2 0 267(_comp Mux2)
		(_port
			((input_1)(pc_out))
			((input_2)(out_A))
			((mux_select)(ALUSrcA))
			((output)(alu_input_1))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux4_comp 0 272(_comp Mux4)
		(_port
			((input_1)(out_B))
			((input_2)(_string \"00000000000000000000000000000100"\))
			((input_3)(s_e_out))
			((input_4)(sl32_to_mux))
			((mux_select)(ALUSrcB))
			((output)(alu_input_2))
		)
		(_use(_ent . Mux4)
			(_port
				((input_1)(input_1))
				((input_2)(input_2))
				((input_3)(input_3))
				((input_4)(input_4))
				((mux_select)(mux_select))
				((output)(output))
			)
		)
	)
	(_inst registers_comp 0 278(_comp Registers)
		(_port
			((clk)(clk))
			((reset)(rst))
			((address_in_1)(instruction(d_25_21)))
			((address_in_2)(instruction(d_20_16)))
			((write_address)(write_address))
			((data_in)(reg_write_data))
			((write_enable)(en))
			((data_out_1)(in_A))
			((data_out_2)(in_B))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst pcreg_comp 0 285(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((pc_in)(pc_in))
			((load_enable)(pc_en))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_inst s_l_component 0 291(_comp ShiftLeft2)
		(_port
			((input)(instruction(d_25_0)))
			((output)(sl28_to_mux))
		)
		(_use(_ent . ShiftLeft2)
		)
	)
	(_inst signextend_comp 0 297(_comp SignExtend)
		(_port
			((input)(instruction(d_15_0)))
			((output)(s_e_out))
		)
		(_use(_ent . SignExtend)
		)
	)
	(_inst s_l_comp 0 303(_comp ShiftLeft)
		(_port
			((input)(s_e_out))
			((output)(sl32_to_mux))
		)
		(_use(_ent . ShiftLeft)
		)
	)
	(_inst mux3_comp 0 309(_comp Mux3)
		(_port
			((input_1)(alu_result))
			((input_2)(aluout_out))
			((input_3)(jump_add))
			((mux_select)(PCSource))
			((output)(pc_in))
		)
		(_use(_ent . Mux3)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int en -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 75(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 113(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 136(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 159(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 161(_array -1((_dto i 27 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 167(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 169(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 175(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 183(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 186(_array -1((_dto i 1 i 0)))))
		(_sig(_int zero -1 0 193(_arch(_uni))))
		(_sig(_int RegDst -1 0 193(_arch(_uni))))
		(_sig(_int RegWrite -1 0 193(_arch(_uni))))
		(_sig(_int ALUSrcA -1 0 193(_arch(_uni))))
		(_sig(_int MemRead -1 0 193(_arch(_uni))))
		(_sig(_int MemWrite -1 0 193(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 193(_arch(_uni))))
		(_sig(_int IorD -1 0 193(_arch(_uni))))
		(_sig(_int IRWrite -1 0 193(_arch(_uni))))
		(_sig(_int PCWrite -1 0 193(_arch(_uni))))
		(_sig(_int PCWriteCond -1 0 193(_arch(_uni))))
		(_sig(_int pc_en -1 0 193(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 194(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUSrcB 26 0 194(_arch(_uni))))
		(_sig(_int PCSource 26 0 194(_arch(_uni))))
		(_sig(_int ALUOp 26 0 194(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 196(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction 27 0 195(_arch(_uni))))
		(_sig(_int mem_address 27 0 195(_arch(_uni))))
		(_sig(_int mem_read_data 27 0 195(_arch(_uni))))
		(_sig(_int in_A 27 0 195(_arch(_uni))))
		(_sig(_int in_B 27 0 195(_arch(_uni))))
		(_sig(_int out_A 27 0 195(_arch(_uni))))
		(_sig(_int out_B 27 0 195(_arch(_uni))))
		(_sig(_int out_ALUout 27 0 195(_arch(_uni))))
		(_sig(_int alu_result 27 0 195(_arch(_uni))))
		(_sig(_int alu_input_1 27 0 195(_arch(_uni))))
		(_sig(_int alu_input_2 27 0 195(_arch(_uni))))
		(_sig(_int aluout_out 27 0 195(_arch(_uni))))
		(_sig(_int reg_write_data 27 0 196(_arch(_uni))))
		(_sig(_int mem_data_out 27 0 196(_arch(_uni))))
		(_sig(_int pc_out 27 0 196(_arch(_uni))))
		(_sig(_int s_e_out 27 0 196(_arch(_uni))))
		(_sig(_int sl32_to_mux 27 0 196(_arch(_uni))))
		(_sig(_int pc_in 27 0 196(_arch(_uni))))
		(_sig(_int jump_add 27 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 197(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_control 28 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 198(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_address 29 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 199(_array -1((_dto i 27 i 0)))))
		(_sig(_int sl28_to_mux 30 0 199(_arch(_uni))))
		(_prcs
			(line__284(_arch 0 0 284(_assignment(_trgt(14))(_sens(3)(12)(13)))))
			(line__308(_arch 1 0 308(_assignment(_alias((jump_add)(pc_out(d_31_28))(sl28_to_mux)))(_trgt(36))(_sens(32(d_31_28))(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behave 2 -1)
)
I 000051 55 755           1746902305214 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vf5)
	(_time 1746902305215 2025.05.10 21:38:25)
	(_source(\../src/Mux2 .vhd\))
	(_parameters tan)
	(_code 9391c09d95c5cf809096d7c8c7949b909195c79496)
	(_ent
		(_time 1746899264839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_port(_int mux_select -1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 755           1746902305227 Behavioral
(_unit VHDL(mux2_5 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746902305228 2025.05.10 21:38:25)
	(_source(\../src/Mux2_5.vhd\))
	(_parameters tan)
	(_code a2a0f1f4a5f4feb1a1a4e4fdf6a4f6a5a7a5aaa1a0)
	(_ent
		(_time 1746899264866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int mux_select -1 0 9(_ent(_in))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1000          1746902305245 Behavioral
(_unit VHDL(mux3 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746902305246 2025.05.10 21:38:25)
	(_source(\../src/Mux3 .vhd\))
	(_parameters tan)
	(_code b2b0e1e7b5e4eea1b0b2f6e9e6b5bab1b1b4e6b5b7)
	(_ent
		(_time 1746899264888)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1055          1746902305257 Behavioral
(_unit VHDL(mux4 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746902305258 2025.05.10 21:38:25)
	(_source(\../src/Mux4 .vhd\))
	(_parameters tan)
	(_code c1c39295c5979dd2c4cf859a95c6c9c2c5c795c6c4)
	(_ent
		(_time 1746899264912)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_port(_int input_4 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 11(_ent(_in))))
		(_port(_int output 0 0 14(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 797           1746902305270 Behavioral
(_unit VHDL(shiftleft 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746902305271 2025.05.10 21:38:25)
	(_source(\../src/ShiftLeft .vhd\))
	(_parameters tan)
	(_code d1d2d583d8868cc7d6d7c58bd3d7d4d7d7d6d5d6d2)
	(_ent
		(_time 1746899264938)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 778           1746902305288 Behavioral
(_unit VHDL(shiftleft2 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746902305289 2025.05.10 21:38:25)
	(_source(\../src/ShiftLeft2 .vhd\))
	(_parameters tan)
	(_code e1e2e5b2e8b6bcf7e6e7f5bbe3e7e4e7e7e6e5e2e3)
	(_ent
		(_time 1746899264962)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 7(_array -1((_dto i 25 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10(_array -1((_dto i 27 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 851           1746902305306 Behavioral
(_unit VHDL(signextend 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746902305307 2025.05.10 21:38:25)
	(_source(\../src/SignExtend .vhd\))
	(_parameters tan)
	(_code f0f3f4a0f9a7a3e6a4f4e5aba9f7f4f6f5f6a5f6f4)
	(_ent
		(_time 1746899264985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1070          1746902305319 Behavioral
(_unit VHDL(tb_mips 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746902305320 2025.05.10 21:38:25)
	(_source(\../src/tb_MIBS.vhd\))
	(_parameters tan)
	(_code 00030c06025402165000195b510703070406020556)
	(_ent
		(_time 1746902250856)
	)
	(_comp
		(MIPS
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int en -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 27(_comp MIPS)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(en))
		)
		(_use(_ent . MIPS)
		)
	)
	(_object
		(_sig(_int clk -1 0 11(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 12(_arch(_uni((i 3))))))
		(_sig(_int en -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 47(_prcs(_wait_for)(_trgt(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543452741 1931503215 1819635049 1869182049 110)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1070          1746902330207 Behavioral
(_unit VHDL(tb_mips 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746902330208 2025.05.10 21:38:50)
	(_source(\../src/tb_MIBS.vhd\))
	(_parameters tan)
	(_code 3b6d363e6b6f392d6b3b22606a3c383c3f3d393e6d)
	(_ent
		(_time 1746902250856)
	)
	(_comp
		(MIPS
			(_object
				(_port(_int clk -1 0 18(_ent (_in))))
				(_port(_int rst -1 0 19(_ent (_in))))
				(_port(_int en -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 27(_comp MIPS)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(en))
		)
		(_use(_ent . MIPS)
		)
	)
	(_object
		(_sig(_int clk -1 0 11(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 12(_arch(_uni((i 3))))))
		(_sig(_int en -1 0 13(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 47(_prcs(_wait_for)(_trgt(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543452741 1931503215 1819635049 1869182049 110)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1077          1746902684014 Behavioral
(_unit VHDL(tb_mips 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746902684015 2025.05.10 21:44:44)
	(_source(\../src/tb_MIBS.vhd\))
	(_parameters tan)
	(_code 3f386d3a6b6b3d29683026646e383c383b393d3a69)
	(_ent
		(_time 1746902250856)
	)
	(_comp
		(MIPS
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int rst -1 0 17(_ent (_in))))
				(_port(_int en -1 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 24(_comp MIPS)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(en))
		)
		(_use(_ent . MIPS)
		)
	)
	(_object
		(_sig(_int clk -1 0 10(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 11(_arch(_uni((i 3))))))
		(_sig(_int en -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 44(_prcs(_wait_for)(_trgt(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1970104659 1769234796 1713401455 1936289385 778331496)
	)
	(_model . Behavioral 2 -1)
)
I 000044 55 1230          1746902839450 sim
(_unit VHDL(mips_tb 0 5(sim 0 8))
	(_version vf5)
	(_time 1746902839451 2025.05.10 21:47:19)
	(_source(\../src/MIPS_tb.vhd\))
	(_parameters tan)
	(_code 6d6d6c6d303b397a6a6a2b36386b6f6b396b646a6d)
	(_ent
		(_time 1746902839448)
	)
	(_comp
		(MIPS
			(_object
				(_port(_int clk -1 0 19(_ent (_in))))
				(_port(_int rst -1 0 20(_ent (_in))))
				(_port(_int en -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp MIPS)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(en))
		)
		(_use(_ent . MIPS)
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 10(_arch(_uni((i 3))))))
		(_sig(_int en -1 0 11(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 14(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 47(_prcs(_wait_for)(_trgt(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1970104659 1769234796 1176530543 1936289385 6579560)
	)
	(_model . sim 3 -1)
)
I 000044 55 1230          1746902938054 sim
(_unit VHDL(mips_tb 0 5(sim 0 8))
	(_version vf5)
	(_time 1746902938055 2025.05.10 21:48:58)
	(_source(\../src/MIPS_tb.vhd\))
	(_parameters tan)
	(_code 9ecd9c91c2c8ca899999d8c5cb989c98ca9897999e)
	(_ent
		(_time 1746902839447)
	)
	(_comp
		(MIPS
			(_object
				(_port(_int clk -1 0 19(_ent (_in))))
				(_port(_int rst -1 0 20(_ent (_in))))
				(_port(_int en -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp MIPS)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(en))
		)
		(_use(_ent . MIPS)
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 10(_arch(_uni((i 3))))))
		(_sig(_int en -1 0 11(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 14(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 47(_prcs(_wait_for)(_trgt(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1970104659 1769234796 1176530543 1936289385 6579560)
	)
	(_model . sim 3 -1)
)
I 000051 55 2391          1746903262771 Behavioral
(_unit VHDL(memory_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746903262772 2025.05.10 21:54:22)
	(_source(\../src/memory_tb.vhd\))
	(_parameters tan)
	(_code 0d5e5d0b5c5a0d1b5d0f1f5655085b0a090b0f0b59)
	(_ent
		(_time 1746891893307)
	)
	(_comp
		(Memory
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int addr 0 0 14(_ent (_in))))
				(_port(_int write_en -1 0 15(_ent (_in))))
				(_port(_int read_en -1 0 16(_ent (_in))))
				(_port(_int write_data 0 0 17(_ent (_in))))
				(_port(_int read_data 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 35(_comp Memory)
		(_port
			((clk)(clk))
			((addr)(addr))
			((write_en)(write_en))
			((read_en)(read_en))
			((write_data)(write_data))
			((read_data)(read_data))
		)
		(_use(_ent . Memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int addr 1 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_en -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int read_en -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int write_data 1 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data 1 0 28(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1684104530 1952539680 1868832865 1847620453 1830843503 1751348321 1769109280 1852142708 1952539680 8545)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(544503119 1914725999 1701277281 1634038304 1768169572 1869488228 1701978228 1852994932 1919253024 8559)
		(1953719636 1668179298 1768300648 1752394094 2188389)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2391          1746903264033 Behavioral
(_unit VHDL(memory_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746903264034 2025.05.10 21:54:24)
	(_source(\../src/memory_tb.vhd\))
	(_parameters tan)
	(_code efbcb3bcbcb8eff9bfedfdb4b7eab9e8ebe9ede9bb)
	(_ent
		(_time 1746891893307)
	)
	(_comp
		(Memory
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int addr 0 0 14(_ent (_in))))
				(_port(_int write_en -1 0 15(_ent (_in))))
				(_port(_int read_en -1 0 16(_ent (_in))))
				(_port(_int write_data 0 0 17(_ent (_in))))
				(_port(_int read_data 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 35(_comp Memory)
		(_port
			((clk)(clk))
			((addr)(addr))
			((write_en)(write_en))
			((read_en)(read_en))
			((write_data)(write_data))
			((read_data)(read_data))
		)
		(_use(_ent . Memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int addr 1 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_en -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int read_en -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int write_data 1 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data 1 0 28(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1684104530 1952539680 1868832865 1847620453 1830843503 1751348321 1769109280 1852142708 1952539680 8545)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(544503119 1914725999 1701277281 1634038304 1768169572 1869488228 1701978228 1852994932 1919253024 8559)
		(1953719636 1668179298 1768300648 1752394094 2188389)
	)
	(_model . Behavioral 3 -1)
)
V 000047 55 14693         1746903282680 behave
(_unit VHDL(mips 0 5(behave 0 11))
	(_version vf5)
	(_time 1746903282681 2025.05.10 21:54:42)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code cfca9a9a90999bd8ccc898c0d6949ec8ccc99bc9c6c8cf)
	(_ent
		(_time 1746899264837)
	)
	(_comp
		(ControlFSM
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int rst -1 0 26(_ent (_in))))
				(_port(_int instr_31_26 1 0 27(_ent (_in))))
				(_port(_int RegDst -1 0 28(_ent (_out))))
				(_port(_int RegWrite -1 0 28(_ent (_out))))
				(_port(_int ALUSrcA -1 0 29(_ent (_out))))
				(_port(_int MemRead -1 0 29(_ent (_out))))
				(_port(_int MemWrite -1 0 30(_ent (_out))))
				(_port(_int MemtoReg -1 0 30(_ent (_out))))
				(_port(_int IorD -1 0 31(_ent (_out))))
				(_port(_int IRWrite -1 0 31(_ent (_out))))
				(_port(_int PCWrite -1 0 32(_ent (_out))))
				(_port(_int PCWriteCond -1 0 32(_ent (_out))))
				(_port(_int ALUOp 2 0 33(_ent (_out))))
				(_port(_int ALUSrcB 2 0 33(_ent (_out))))
				(_port(_int PCSource 2 0 34(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int addr 0 0 16(_ent (_in))))
				(_port(_int write_en -1 0 17(_ent (_in))))
				(_port(_int read_en -1 0 18(_ent (_in))))
				(_port(_int write_data 0 0 19(_ent (_in))))
				(_port(_int read_data 0 0 20(_ent (_out))))
			)
		)
		(AB_Reg
			(_object
				(_port(_int clk -1 0 40(_ent (_in))))
				(_port(_int reset -1 0 41(_ent (_in))))
				(_port(_int in_A 3 0 42(_ent (_in))))
				(_port(_int in_B 3 0 43(_ent (_in))))
				(_port(_int in_ALUout 3 0 44(_ent (_in))))
				(_port(_int out_A 3 0 46(_ent (_out))))
				(_port(_int out_B 3 0 47(_ent (_out))))
				(_port(_int out_ALUout 3 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int input_1 4 0 54(_ent (_in))))
				(_port(_int input_2 4 0 55(_ent (_in))))
				(_port(_int ALU_control 5 0 56(_ent (_in))))
				(_port(_int result 4 0 58(_ent (_out))))
				(_port(_int zero -1 0 59(_ent (_out))))
			)
		)
		(ALUout
			(_object
				(_port(_int input 6 0 65(_ent (_in))))
				(_port(_int output 6 0 66(_ent (_out(_string \"00000000000000000000000000000000"\)))))
				(_port(_int en -1 0 67(_ent (_in))))
				(_port(_int reset -1 0 68(_ent (_in))))
				(_port(_int clk -1 0 69(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int instr_5_0 7 0 75(_ent (_in))))
				(_port(_int ALUOp 8 0 76(_ent (_in))))
				(_port(_int ALUopcode 9 0 77(_ent (_out))))
			)
		)
		(InstrReg
			(_object
				(_port(_int clk -1 0 83(_ent (_in))))
				(_port(_int reset -1 0 84(_ent (_in))))
				(_port(_int IRWrite -1 0 85(_ent (_in))))
				(_port(_int in_instruction 10 0 86(_ent (_in))))
				(_port(_int out_instruction 10 0 88(_ent (_out))))
			)
		)
		(MemoryDataRegister
			(_object
				(_port(_int clk -1 0 94(_ent (_in))))
				(_port(_int reset -1 0 95(_ent (_in))))
				(_port(_int data_in 11 0 96(_ent (_in))))
				(_port(_int data_out 11 0 97(_ent (_out))))
			)
		)
		(Mux2_5
			(_object
				(_port(_int input_1 12 0 103(_ent (_in))))
				(_port(_int input_2 12 0 104(_ent (_in))))
				(_port(_int mux_select -1 0 105(_ent (_in))))
				(_port(_int output 12 0 107(_ent (_out))))
			)
		)
		(Mux2
			(_object
				(_port(_int input_1 13 0 113(_ent (_in))))
				(_port(_int input_2 13 0 114(_ent (_in))))
				(_port(_int mux_select -1 0 115(_ent (_in))))
				(_port(_int output 13 0 116(_ent (_out))))
			)
		)
		(Mux4
			(_object
				(_port(_int input_1 14 0 122(_ent (_in))))
				(_port(_int input_2 14 0 123(_ent (_in))))
				(_port(_int input_3 14 0 124(_ent (_in))))
				(_port(_int input_4 14 0 125(_ent (_in))))
				(_port(_int mux_select 15 0 126(_ent (_in))))
				(_port(_int output 14 0 128(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_port(_int clk -1 0 134(_ent (_in))))
				(_port(_int reset -1 0 135(_ent (_in))))
				(_port(_int address_in_1 16 0 136(_ent (_in))))
				(_port(_int address_in_2 16 0 137(_ent (_in))))
				(_port(_int write_address 16 0 138(_ent (_in))))
				(_port(_int data_in 17 0 139(_ent (_in))))
				(_port(_int write_enable -1 0 140(_ent (_in))))
				(_port(_int data_out_1 17 0 142(_ent (_out))))
				(_port(_int data_out_2 17 0 143(_ent (_out))))
			)
		)
		(PCReg
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int reset -1 0 150(_ent (_in))))
				(_port(_int pc_in 18 0 151(_ent (_in))))
				(_port(_int load_enable -1 0 152(_ent (_in))))
				(_port(_int pc_out 18 0 153(_ent (_out))))
			)
		)
		(ShiftLeft2
			(_object
				(_port(_int input 19 0 159(_ent (_in))))
				(_port(_int output 20 0 161(_ent (_out))))
			)
		)
		(SignExtend
			(_object
				(_port(_int input 21 0 167(_ent (_in))))
				(_port(_int output 22 0 169(_ent (_out))))
			)
		)
		(ShiftLeft
			(_object
				(_port(_int input 23 0 175(_ent (_in))))
				(_port(_int output 23 0 177(_ent (_out))))
			)
		)
		(Mux3
			(_object
				(_port(_int input_1 24 0 183(_ent (_in))))
				(_port(_int input_2 24 0 184(_ent (_in))))
				(_port(_int input_3 24 0 185(_ent (_in))))
				(_port(_int mux_select 25 0 186(_ent (_in))))
				(_port(_int output 24 0 188(_ent (_out))))
			)
		)
	)
	(_inst control_comp 0 202(_comp ControlFSM)
		(_port
			((clk)(clk))
			((rst)(rst))
			((instr_31_26)(instruction(d_31_26)))
			((RegDst)(RegDst))
			((RegWrite)(RegWrite))
			((ALUSrcA)(ALUSrcA))
			((MemRead)(MemRead))
			((MemWrite)(MemWrite))
			((MemtoReg)(MemtoReg))
			((IorD)(IorD))
			((IRWrite)(IRWrite))
			((PCWrite)(PCWrite))
			((PCWriteCond)(PCWriteCond))
			((ALUOp)(ALUOp))
			((ALUSrcB)(ALUSrcB))
			((PCSource)(PCSource))
		)
		(_use(_ent . ControlFSM)
		)
	)
	(_inst memory_comp 0 215(_comp Memory)
		(_port
			((clk)(clk))
			((addr)(mem_address))
			((write_en)(MemWrite))
			((read_en)(MemRead))
			((write_data)(out_B))
			((read_data)(mem_read_data))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst ab_reg_comp 0 220(_comp AB_Reg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((in_A)(in_A))
			((in_B)(in_B))
			((in_ALUout)(alu_result))
			((out_A)(out_A))
			((out_B)(out_B))
			((out_ALUout)(out_ALUout))
		)
		(_use(_ent . AB_Reg)
		)
	)
	(_inst alu_comp 0 225(_comp ALU)
		(_port
			((input_1)(alu_input_1))
			((input_2)(alu_input_2))
			((ALU_control)(ALU_control))
			((result)(alu_result))
			((zero)(zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst aluout_comp 0 230(_comp ALUout)
		(_port
			((input)(alu_result))
			((output)(aluout_out))
			((en)(en))
			((reset)(rst))
			((clk)(clk))
		)
		(_use(_ent . ALUout)
		)
	)
	(_inst alucontrol_comp 0 235(_comp ALUControl)
		(_port
			((instr_5_0)(instruction(d_5_0)))
			((ALUOp)(ALUOp))
			((ALUopcode)(ALU_control))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst instrreg_comp 0 240(_comp InstrReg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((IRWrite)(IRWrite))
			((in_instruction)(mem_read_data))
			((out_instruction)(instruction))
		)
		(_use(_ent . InstrReg)
		)
	)
	(_inst memorydataregister_comp 0 245(_comp MemoryDataRegister)
		(_port
			((clk)(clk))
			((reset)(rst))
			((data_in)(mem_read_data))
			((data_out)(mem_data_out))
		)
		(_use(_ent . MemoryDataRegister)
		)
	)
	(_inst mux2_5_comp 0 250(_comp Mux2_5)
		(_port
			((input_1)(instruction(d_20_16)))
			((input_2)(instruction(d_15_11)))
			((mux_select)(RegDst))
			((output)(write_address))
		)
		(_use(_ent . Mux2_5)
		)
	)
	(_inst mux2_comp_0 0 256(_comp Mux2)
		(_port
			((input_1)(pc_out))
			((input_2)(aluout_out))
			((mux_select)(IorD))
			((output)(mem_address))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux2_comp_1 0 262(_comp Mux2)
		(_port
			((input_1)(aluout_out))
			((input_2)(mem_data_out))
			((mux_select)(MemtoReg))
			((output)(reg_write_data))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux2_comp_2 0 267(_comp Mux2)
		(_port
			((input_1)(pc_out))
			((input_2)(out_A))
			((mux_select)(ALUSrcA))
			((output)(alu_input_1))
		)
		(_use(_ent . Mux2)
		)
	)
	(_inst mux4_comp 0 272(_comp Mux4)
		(_port
			((input_1)(out_B))
			((input_2)(_string \"00000000000000000000000000000100"\))
			((input_3)(s_e_out))
			((input_4)(sl32_to_mux))
			((mux_select)(ALUSrcB))
			((output)(alu_input_2))
		)
		(_use(_ent . Mux4)
			(_port
				((input_1)(input_1))
				((input_2)(input_2))
				((input_3)(input_3))
				((input_4)(input_4))
				((mux_select)(mux_select))
				((output)(output))
			)
		)
	)
	(_inst registers_comp 0 278(_comp Registers)
		(_port
			((clk)(clk))
			((reset)(rst))
			((address_in_1)(instruction(d_25_21)))
			((address_in_2)(instruction(d_20_16)))
			((write_address)(write_address))
			((data_in)(reg_write_data))
			((write_enable)(en))
			((data_out_1)(in_A))
			((data_out_2)(in_B))
		)
		(_use(_ent . Registers)
		)
	)
	(_inst pcreg_comp 0 285(_comp PCReg)
		(_port
			((clk)(clk))
			((reset)(rst))
			((pc_in)(pc_in))
			((load_enable)(pc_en))
			((pc_out)(pc_out))
		)
		(_use(_ent . PCReg)
		)
	)
	(_inst s_l_component 0 291(_comp ShiftLeft2)
		(_port
			((input)(instruction(d_25_0)))
			((output)(sl28_to_mux))
		)
		(_use(_ent . ShiftLeft2)
		)
	)
	(_inst signextend_comp 0 297(_comp SignExtend)
		(_port
			((input)(instruction(d_15_0)))
			((output)(s_e_out))
		)
		(_use(_ent . SignExtend)
		)
	)
	(_inst s_l_comp 0 303(_comp ShiftLeft)
		(_port
			((input)(s_e_out))
			((output)(sl32_to_mux))
		)
		(_use(_ent . ShiftLeft)
		)
	)
	(_inst mux3_comp 0 309(_comp Mux3)
		(_port
			((input_1)(alu_result))
			((input_2)(aluout_out))
			((input_3)(jump_add))
			((mux_select)(PCSource))
			((output)(pc_in))
		)
		(_use(_ent . Mux3)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int rst -1 0 7(_ent(_in))))
		(_port(_int en -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 65(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 75(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 96(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 113(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 126(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 136(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 159(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 161(_array -1((_dto i 27 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 167(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 169(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 175(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 183(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 186(_array -1((_dto i 1 i 0)))))
		(_sig(_int zero -1 0 193(_arch(_uni))))
		(_sig(_int RegDst -1 0 193(_arch(_uni))))
		(_sig(_int RegWrite -1 0 193(_arch(_uni))))
		(_sig(_int ALUSrcA -1 0 193(_arch(_uni))))
		(_sig(_int MemRead -1 0 193(_arch(_uni))))
		(_sig(_int MemWrite -1 0 193(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 193(_arch(_uni))))
		(_sig(_int IorD -1 0 193(_arch(_uni))))
		(_sig(_int IRWrite -1 0 193(_arch(_uni))))
		(_sig(_int PCWrite -1 0 193(_arch(_uni))))
		(_sig(_int PCWriteCond -1 0 193(_arch(_uni))))
		(_sig(_int pc_en -1 0 193(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 194(_array -1((_dto i 1 i 0)))))
		(_sig(_int ALUSrcB 26 0 194(_arch(_uni))))
		(_sig(_int PCSource 26 0 194(_arch(_uni))))
		(_sig(_int ALUOp 26 0 194(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 196(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction 27 0 195(_arch(_uni))))
		(_sig(_int mem_address 27 0 195(_arch(_uni))))
		(_sig(_int mem_read_data 27 0 195(_arch(_uni))))
		(_sig(_int in_A 27 0 195(_arch(_uni))))
		(_sig(_int in_B 27 0 195(_arch(_uni))))
		(_sig(_int out_A 27 0 195(_arch(_uni))))
		(_sig(_int out_B 27 0 195(_arch(_uni))))
		(_sig(_int out_ALUout 27 0 195(_arch(_uni))))
		(_sig(_int alu_result 27 0 195(_arch(_uni))))
		(_sig(_int alu_input_1 27 0 195(_arch(_uni))))
		(_sig(_int alu_input_2 27 0 195(_arch(_uni))))
		(_sig(_int aluout_out 27 0 195(_arch(_uni))))
		(_sig(_int reg_write_data 27 0 196(_arch(_uni))))
		(_sig(_int mem_data_out 27 0 196(_arch(_uni))))
		(_sig(_int pc_out 27 0 196(_arch(_uni))))
		(_sig(_int s_e_out 27 0 196(_arch(_uni))))
		(_sig(_int sl32_to_mux 27 0 196(_arch(_uni))))
		(_sig(_int pc_in 27 0 196(_arch(_uni))))
		(_sig(_int jump_add 27 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 197(_array -1((_dto i 3 i 0)))))
		(_sig(_int ALU_control 28 0 197(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 198(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_address 29 0 198(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~1346 0 199(_array -1((_dto i 27 i 0)))))
		(_sig(_int sl28_to_mux 30 0 199(_arch(_uni))))
		(_prcs
			(line__284(_arch 0 0 284(_assignment(_trgt(14))(_sens(3)(12)(13)))))
			(line__308(_arch 1 0 308(_assignment(_alias((jump_add)(pc_out(d_31_28))(sl28_to_mux)))(_trgt(36))(_sens(32(d_31_28))(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behave 2 -1)
)
V 000048 55 1199          1746903290165 archReg
(_unit VHDL(aluout 0 5(archreg 0 15))
	(_version vf5)
	(_time 1746903290166 2025.05.10 21:54:50)
	(_source(\../src/ALUout.vhd\))
	(_parameters tan)
	(_code 0c0e5b0a0c5a5d1a5b5f1957590a0d0a5f0b090a5a)
	(_ent
		(_time 1746896658014)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 8(_ent(_out))))
		(_port(_int en -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 10(_ent(_in)(_event))))
		(_port(_int Clk -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int regOut 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(3)(4)(0)(2))(_dssslsensitivity 2))))
			(line__29(_arch 1 0 29(_assignment(_alias((output)(regOut)))(_trgt(1))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . archReg 2 -1)
)
V 000051 55 2391          1746903297165 Behavioral
(_unit VHDL(memory_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746903297166 2025.05.10 21:54:57)
	(_source(\../src/memory_tb.vhd\))
	(_parameters tan)
	(_code 64646164653364723466763f3c6132636062666230)
	(_ent
		(_time 1746891893307)
	)
	(_comp
		(Memory
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int addr 0 0 14(_ent (_in))))
				(_port(_int write_en -1 0 15(_ent (_in))))
				(_port(_int read_en -1 0 16(_ent (_in))))
				(_port(_int write_data 0 0 17(_ent (_in))))
				(_port(_int read_data 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 35(_comp Memory)
		(_port
			((clk)(clk))
			((addr)(addr))
			((write_en)(write_en))
			((read_en)(read_en))
			((write_data)(write_data))
			((read_data)(read_data))
		)
		(_use(_ent . Memory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int addr 1 0 24(_arch(_uni((_others(i 2)))))))
		(_sig(_int write_en -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int read_en -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int write_data 1 0 27(_arch(_uni((_others(i 2)))))))
		(_sig(_int read_data 1 0 28(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 46(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(1684104530 1952539680 1868832865 1847620453 1830843503 1751348321 1769109280 1852142708 1952539680 8545)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751810 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(544503119 1914725999 1701277281 1634038304 1768169572 1869488228 1701978228 1852994932 1919253024 8559)
		(1953719636 1668179298 1768300648 1752394094 2188389)
	)
	(_model . Behavioral 3 -1)
)
V 000044 55 1230          1746903302205 sim
(_unit VHDL(mips_tb 0 5(sim 0 8))
	(_version vf5)
	(_time 1746903302206 2025.05.10 21:55:02)
	(_source(\../src/MIPS_tb.vhd\))
	(_parameters tan)
	(_code 0b0a0a0d505d5f1c0c0c4d505e0d090d5f0d020c0b)
	(_ent
		(_time 1746902839447)
	)
	(_comp
		(MIPS
			(_object
				(_port(_int clk -1 0 19(_ent (_in))))
				(_port(_int rst -1 0 20(_ent (_in))))
				(_port(_int en -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp MIPS)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(en))
		)
		(_use(_ent . MIPS)
		)
	)
	(_object
		(_sig(_int clk -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 10(_arch(_uni((i 3))))))
		(_sig(_int en -1 0 11(_arch(_uni((i 2))))))
		(_cnst(_int clk_period -2 0 14(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 35(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 47(_prcs(_wait_for)(_trgt(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1970104659 1769234796 1176530543 1936289385 6579560)
	)
	(_model . sim 3 -1)
)
V 000051 55 1077          1746903307051 Behavioral
(_unit VHDL(tb_mips 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1746903307052 2025.05.10 21:55:07)
	(_source(\../src/tb_MIBS.vhd\))
	(_parameters tan)
	(_code 060803000252041051091f5d570105010200040350)
	(_ent
		(_time 1746902250856)
	)
	(_comp
		(MIPS
			(_object
				(_port(_int clk -1 0 16(_ent (_in))))
				(_port(_int rst -1 0 17(_ent (_in))))
				(_port(_int en -1 0 18(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 24(_comp MIPS)
		(_port
			((clk)(clk))
			((rst)(rst))
			((en)(en))
		)
		(_use(_ent . MIPS)
		)
	)
	(_object
		(_sig(_int clk -1 0 10(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 11(_arch(_uni((i 3))))))
		(_sig(_int en -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(clk_process(_arch 0 0 32(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 44(_prcs(_wait_for)(_trgt(1)(2))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1970104659 1769234796 1713401455 1936289385 778331496)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1205          1746903312586 Behavioral
(_unit VHDL(memorydataregister 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746903312587 2025.05.10 21:55:12)
	(_source(\../src/MemoryDataRegister.vhd\))
	(_parameters tan)
	(_code a2f5f0f5a5f5a2b4f5f6b0f9faa4a6a4a3a5a6a4a3)
	(_ent
		(_time 1746891547154)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int reg_mem_data 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
			(line__27(_arch 1 0 27(_assignment(_alias((data_out)(reg_mem_data)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1550          1746903317146 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746903317147 2025.05.10 21:55:17)
	(_source(\../src/ALU .vhd\))
	(_parameters tan)
	(_code 74207d75232225627773372f207275722773717275)
	(_ent
		(_time 1746901798176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ALU_control 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(5))(_sens(0)(1)(2))(_mon))))
			(line__31(_arch 1 0 31(_assignment(_trgt(4))(_sens(5)))))
			(line__32(_arch 2 0 32(_assignment(_alias((result)(temp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1055          1746903321064 Behavioral
(_unit VHDL(mux4 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746903321065 2025.05.10 21:55:21)
	(_source(\../src/Mux4 .vhd\))
	(_parameters tan)
	(_code b6e3e5e3b5e0eaa5b3b8f2ede2b1beb5b2b0e2b1b3)
	(_ent
		(_time 1746899264912)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_port(_int input_4 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 11(_ent(_in))))
		(_port(_int output 0 0 14(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1000          1746903325845 Behavioral
(_unit VHDL(mux3 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746903325846 2025.05.10 21:55:25)
	(_source(\../src/Mux3 .vhd\))
	(_parameters tan)
	(_code 64366165653238776664203f30636c676762306361)
	(_ent
		(_time 1746899264888)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int input_3 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int mux_select 1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 755           1746903329698 Behavioral
(_unit VHDL(mux2_5 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1746903329699 2025.05.10 21:55:29)
	(_source(\../src/Mux2_5.vhd\))
	(_parameters tan)
	(_code 77242a7775212b64747131282371237072707f7475)
	(_ent
		(_time 1746899264866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int input_1 0 0 7(_ent(_in))))
		(_port(_int input_2 0 0 8(_ent(_in))))
		(_port(_int mux_select -1 0 9(_ent(_in))))
		(_port(_int output 0 0 12(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
V 000051 55 755           1746903333303 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vf5)
	(_time 1746903333304 2025.05.10 21:55:33)
	(_source(\../src/Mux2 .vhd\))
	(_parameters tan)
	(_code 90c0c39e95c6cc839395d4cbc49798939296c49795)
	(_ent
		(_time 1746899264839)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int input_1 0 0 8(_ent(_in))))
		(_port(_int input_2 0 0 9(_ent(_in))))
		(_port(_int mux_select -1 0 10(_ent(_in))))
		(_port(_int output 0 0 13(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 1 -1)
)
V 000047 55 2425          1746903337092 behave
(_unit VHDL(controlfsm 0 4(behave 0 18))
	(_version vf5)
	(_time 1746903337093 2025.05.10 21:55:37)
	(_source(\../src/controlfsm.vhd\))
	(_parameters tan)
	(_code 56505355060157415554440c515005505051555002)
	(_ent
		(_time 1746899264809)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_31_26 0 0 7(_ent(_in))))
		(_port(_int RegDst -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int ALUSrcA -1 0 9(_ent(_out))))
		(_port(_int MemRead -1 0 9(_ent(_out))))
		(_port(_int MemWrite -1 0 10(_ent(_out))))
		(_port(_int MemtoReg -1 0 10(_ent(_out))))
		(_port(_int IorD -1 0 11(_ent(_out))))
		(_port(_int IRWrite -1 0 11(_ent(_out))))
		(_port(_int PCWrite -1 0 12(_ent(_out))))
		(_port(_int PCWriteCond -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 14(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 13(_ent(_out))))
		(_port(_int ALUSrcB 1 0 13(_ent(_out))))
		(_port(_int PCSource 1 0 14(_ent(_out))))
		(_sig(_int state -2 0 19(_arch(_uni((i 0))))))
		(_sig(_int next_state -2 0 19(_arch(_uni((i 0))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_var(_int control_signals 2 0 34(_prcs 1)))
		(_prcs
			(state_reg(_arch 0 0 23(_prcs(_trgt(16))(_sens(0)(1)(17))(_dssslsensitivity 2))))
			(logic_process(_arch 1 0 33(_prcs(_simple)(_trgt(17)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15))(_sens(16)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50463234 50463234 33686019 33686274)
		(33686018 33686018 33686018 33686275)
		(33686019 771)
		(33751555 771)
		(33686018 514)
		(50463234 514)
		(33686018 515)
		(33751554 514)
		(33751554 33686018 33686018 33686019)
		(50528770 33751554 33686018 33686019)
		(33751810 33686274 33686018 33686019)
		(33751554 33751555 33686018 33686019)
		(33751554 33686018 33751554 33686018)
		(33751811 33686018 33751554 33686018)
		(33751554 33686018 50463490 50463234)
		(33686018 33686018 33686019 33751811)
		(16843009 16843009 16843009 16843009)
	)
	(_model . behave 2 -1)
)
V 000051 55 1255          1746903341545 Behavioral
(_unit VHDL(instrreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746903341546 2025.05.10 21:55:41)
	(_source(\../src/InstrReg.vhd\))
	(_parameters tan)
	(_code bbbcb5efbcedecacbeefa9e0e8bdbebdbcbdb2bdee)
	(_ent
		(_time 1746891549200)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int IRWrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int in_instruction 0 0 10(_ent(_in))))
		(_port(_int out_instruction 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instr_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5))(_sens(0)(1)(3))(_dssslsensitivity 2)(_read(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((out_instruction)(instr_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1219          1746903346944 Behavioral
(_unit VHDL(pcreg 0 5(behavioral 0 15))
	(_version vf5)
	(_time 1746903346945 2025.05.10 21:55:46)
	(_source(\../src/PCReg.vhd\))
	(_parameters tan)
	(_code d9dc8a8bd38f8fcfdd8bce8288dfdadedbdfdcdfde)
	(_ent
		(_time 1746891544557)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 9(_ent(_in))))
		(_port(_int load_enable -1 0 10(_ent(_in))))
		(_port(_int pc_out 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 16(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2))(_dssslsensitivity 2)(_read(3)))))
			(line__28(_arch 1 0 28(_assignment(_alias((pc_out)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 2644          1746903351643 Behavioral
(_unit VHDL(memory 0 5(behavioral 0 16))
	(_version vf5)
	(_time 1746903351644 2025.05.10 21:55:51)
	(_source(\../src/memory.vhd\))
	(_parameters tan)
	(_code 383d3a3d356f382e6a6b2a63603e6c3e3d3e6c3e6e)
	(_ent
		(_time 1746901304102)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int addr 0 0 8(_ent(_in))))
		(_port(_int write_en -1 0 9(_ent(_in))))
		(_port(_int read_en -1 0 10(_ent(_in))))
		(_port(_int write_data 0 0 11(_ent(_in))))
		(_port(_int read_data 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int memory_array 0 18(_array 1((_to i 0 i 63)))))
		(_sig(_int ram 2 0 19(_arch(_uni((0(_string \"10001110"\))(1(_string \"10000000"\))(2(_string \"00000000"\))(3(_string \"00101111"\))(4(_string \"00100000"\))(5(_string \"01100001"\))(6(_string \"00000000"\))(7(_string \"00110010"\))(8(_string \"00100000"\))(9(_string \"01100010"\))(10(_string \"00000000"\))(11(_string \"00110000"\))(12(_string \"00000000"\))(13(_string \"01000000"\))(14(_string \"00010000"\))(15(_string \"00100000"\))(16(_string \"00010000"\))(17(_string \"00100010"\))(18(_string \"00000000"\))(19(_string \"00000001"\))(20(_string \"00001000"\))(21(_string \"00000000"\))(22(_string \"00000000"\))(23(_string \"00000011"\))(24(_string \"00000000"\))(25(_string \"00100010"\))(26(_string \"00000000"\))(27(_string \"00100000"\))(28(_string \"10001110"\))(29(_string \"10001010"\))(30(_string \"00000000"\))(31(_string \"00101111"\))(50(_string \"00000001"\))(_others(_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 42(_array -1((_dto i 31 i 0)))))
		(_var(_int idx -2 0 51(_prcs 0)))
		(_var(_int idx -2 0 68(_prcs 1)))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_trgt(6))(_sens(0)(1)(2)(4(d_7_0))(4(d_15_8))(4(d_23_16))(4(d_31_24)))(_dssslsensitivity 1)(_mon))))
			(line__67(_arch 1 0 67(_prcs(_simple)(_trgt(5))(_sens(6)(1)(3))(_mon))))
		)
		(_subprogram
			(_int safe_addr 2 0 42(_arch(_func -2 4)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1754          1746903357843 Behavioral
(_unit VHDL(ab_reg 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1746903357844 2025.05.10 21:55:57)
	(_source(\../src/AB_Reg.vhd\))
	(_parameters tan)
	(_code 64676264623066736466713e326265626661326366)
	(_ent
		(_time 1746891540950)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int in_A 0 0 9(_ent(_in))))
		(_port(_int in_B 0 0 10(_ent(_in))))
		(_port(_int in_ALUout 0 0 11(_ent(_in))))
		(_port(_int out_A 0 0 13(_ent(_out))))
		(_port(_int out_B 0 0 14(_ent(_out))))
		(_port(_int out_ALUout 0 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int register_array 0 20(_array 1((_to i 0 i 2)))))
		(_sig(_int regs 2 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8(2))(8(1))(8(0))(8))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((out_A)(regs(0))))(_trgt(5))(_sens(8(0))))))
			(line__35(_arch 2 0 35(_assignment(_alias((out_B)(regs(1))))(_trgt(6))(_sens(8(1))))))
			(line__36(_arch 3 0 36(_assignment(_alias((out_ALUout)(regs(2))))(_trgt(7))(_sens(8(2))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 4 -1)
)
V 000051 55 4120          1746903361956 Behavioral
(_unit VHDL(registers 0 5(behavioral 0 20))
	(_version vf5)
	(_time 1746903361957 2025.05.10 21:56:01)
	(_source(\../src/Registers .vhd\))
	(_parameters tan)
	(_code 8180848f85d6d2978ad792dad48784868386828683)
	(_ent
		(_time 1746897864193)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int address_in_1 0 0 9(_ent(_in))))
		(_port(_int address_in_2 0 0 10(_ent(_in))))
		(_port(_int write_address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 1 0 12(_ent(_in))))
		(_port(_int write_enable -1 0 13(_ent(_in))))
		(_port(_int data_out_1 1 0 15(_ent(_out))))
		(_port(_int data_out_2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registers_array 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int register_file 3 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(9))(_sens(0)(1)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
			(line__37(_arch 1 0 37(_assignment(_trgt(7))(_sens(9)(2))(_mon))))
			(line__40(_arch 2 0 40(_assignment(_trgt(8))(_sens(9)(3))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000047 55 1039          1746903366456 behave
(_unit VHDL(alucontrol 0 4(behave 0 12))
	(_version vf5)
	(_time 1746903366457 2025.05.10 21:56:06)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 15141d12434344031516534f111211121713431346)
	(_ent
		(_time 1746899264782)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 6(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_5_0 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ALUopcode 2 0 8(_ent(_out))))
		(_prcs
			(Alu_Control(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50529027)
	)
	(_model . behave 1 -1)
)
V 000051 55 797           1746903370519 Behavioral
(_unit VHDL(shiftleft 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746903370520 2025.05.10 21:56:10)
	(_source(\../src/ShiftLeft .vhd\))
	(_parameters tan)
	(_code f3fcf8a3f8a4aee5f4f5e7a9f1f5f6f5f5f4f7f4f0)
	(_ent
		(_time 1746899264938)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 778           1746903374391 Behavioral
(_unit VHDL(shiftleft2 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746903374392 2025.05.10 21:56:14)
	(_source(\../src/ShiftLeft2 .vhd\))
	(_parameters tan)
	(_code 06080d0008515b100100125c040003000001020504)
	(_ent
		(_time 1746899264962)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 7(_array -1((_dto i 25 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~12 0 10(_array -1((_dto i 27 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 851           1746903378404 Behavioral
(_unit VHDL(signextend 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1746903378405 2025.05.10 21:56:18)
	(_source(\../src/SignExtend .vhd\))
	(_parameters tan)
	(_code b6e0b2e2b9e1e5a0e2b2a3edefb1b2b0b3b0e3b0b2)
	(_ent
		(_time 1746899264985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 1 -1)
)
