Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /home/rafa/opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L xil_defaultlib -L secureip --snapshot tb_behav --prj /home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/05-Concorrente/project_1/project_1.sim/sim_1/behav/tb.prj xil_defaultlib.tb 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/05-Concorrente/project_1/project_1.srcs/sources_1/somador.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rafa/Dropbox/Aulas/Pos/2014/LogicaProgramavel/05-Concorrente/project_1/project_1.srcs/sim_1/new/tb_somador.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "/home/rafa/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.tb in library work located at xsim.dir/work.
