"use strict";(self.webpackChunkcs_notes=self.webpackChunkcs_notes||[]).push([[7008],{21808:(e,s,i)=>{i.r(s),i.d(s,{assets:()=>c,contentTitle:()=>a,default:()=>h,frontMatter:()=>r,metadata:()=>o,toc:()=>l});var n=i(85893),t=i(11151);const r={slug:"/computer-organization-and-architecture/isa",id:"isa",title:"ISA",description:"ISA"},a=void 0,o={id:"computer-organization-and-architecture/isa/isa",title:"ISA",description:"ISA",source:"@site/docs/computer-organization-and-architecture/11-isa/isa.md",sourceDirName:"computer-organization-and-architecture/11-isa",slug:"/computer-organization-and-architecture/isa",permalink:"/cs-notes/computer-organization-and-architecture/isa",draft:!1,unlisted:!1,editUrl:"https://github.com/glennhenry/cs-notes/tree/main/docs/computer-organization-and-architecture/11-isa/isa.md",tags:[],version:"current",lastUpdatedBy:"glennhenry",lastUpdatedAt:1707220337,formattedLastUpdatedAt:"Feb 6, 2024",frontMatter:{slug:"/computer-organization-and-architecture/isa",id:"isa",title:"ISA",description:"ISA"},sidebar:"sidebar",previous:{title:"Harvard",permalink:"/cs-notes/computer-organization-and-architecture/harvard"},next:{title:"GPU",permalink:"/cs-notes/computer-organization-and-architecture/gpu"}},c={},l=[{value:"Instructions",id:"instructions",level:3},{value:"Classification",id:"classification",level:3},{value:"32-bit vs 64-bit Computing",id:"32-bit-vs-64-bit-computing",level:4},{value:"CISC",id:"cisc",level:4},{value:"x86",id:"x86",level:5},{value:"RISC",id:"risc",level:4},{value:"ARM",id:"arm",level:5}];function d(e){const s={a:"a",annotation:"annotation",br:"br",code:"code",h3:"h3",h4:"h4",h5:"h5",img:"img",li:"li",math:"math",mn:"mn",mrow:"mrow",msup:"msup",ol:"ol",p:"p",semantics:"semantics",span:"span",strong:"strong",ul:"ul",...(0,t.a)(),...e.components};return(0,n.jsxs)(n.Fragment,{children:[(0,n.jsx)(s.p,{children:(0,n.jsx)(s.strong,{children:"Main Source :"})}),"\n",(0,n.jsxs)(s.ul,{children:["\n",(0,n.jsx)(s.li,{children:(0,n.jsx)(s.strong,{children:(0,n.jsx)(s.a,{href:"https://en.wikipedia.org/wiki/Instruction_set_architecture",children:"Instruction set architecture - Wikipedia"})})}),"\n",(0,n.jsx)(s.li,{children:(0,n.jsx)(s.strong,{children:(0,n.jsx)(s.a,{href:"https://en.wikipedia.org/wiki/Complex_instruction_set_computer",children:"Complex instruction set computer - Wikipedia"})})}),"\n",(0,n.jsx)(s.li,{children:(0,n.jsx)(s.strong,{children:(0,n.jsx)(s.a,{href:"https://en.wikipedia.org/wiki/X86",children:"x86 - Wikipedia"})})}),"\n",(0,n.jsx)(s.li,{children:(0,n.jsx)(s.strong,{children:(0,n.jsx)(s.a,{href:"https://en.wikipedia.org/wiki/Reduced_instruction_set_computer",children:"Reduced instruction set computer"})})}),"\n",(0,n.jsx)(s.li,{children:(0,n.jsx)(s.strong,{children:(0,n.jsx)(s.a,{href:"https://en.wikipedia.org/wiki/ARM_architecture_family",children:"ARM architecture family - Wikipedia"})})}),"\n"]}),"\n",(0,n.jsxs)(s.p,{children:[(0,n.jsx)(s.strong,{children:"Instruction Set Architecture (ISA)"})," is an interface between the hardware and software of a computer system. It is an abstract model of computer that specify the format of instructions, in which the processing unit (CPU) can execute."]}),"\n",(0,n.jsx)(s.p,{children:"ISA is not just a set of instructions, but also encompasses the overall design and structure of a computer system. It includes the instruction formats, data types, memory organization, addressing modes, and other architectural features that define how the hardware and software components interact."}),"\n",(0,n.jsx)(s.h3,{id:"instructions",children:"Instructions"}),"\n",(0,n.jsxs)(s.p,{children:["Each instruction in an ISA has a specific format that defines how the instruction is encoded in binary. The format typically consist of two, the ",(0,n.jsx)(s.strong,{children:"opcode"}),", or operation code, which is the instruction to be performed, and some number ",(0,n.jsx)(s.strong,{children:"operands"}),", which are the value to be operated on. The operands can be ",(0,n.jsx)(s.a,{href:"/computer-organization-and-architecture/registers-and-ram#registers",children:"registers"}),", immediate value, or memory address if accessing data from memory."]}),"\n",(0,n.jsxs)(s.p,{children:[(0,n.jsx)(s.img,{alt:"Instructions format",src:i(64077).Z+"",width:"370",height:"133"}),(0,n.jsx)(s.br,{}),"\n","Source : ",(0,n.jsx)(s.a,{href:"https://en.wikipedia.org/wiki/Instruction_set_architecture#Instruction_encoding",children:"https://en.wikipedia.org/wiki/Instruction_set_architecture#Instruction_encoding"})]}),"\n",(0,n.jsx)(s.p,{children:"It's important to note that ISA is just an interface, different hardware may have different way to implement it, but it must suit the specification."}),"\n",(0,n.jsx)(s.p,{children:"Instructions have specific types, each serving a specific purpose :"}),"\n",(0,n.jsxs)(s.ul,{children:["\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Arithmetic Instructions"})," : Perform arithmetic operations such as addition, subtraction, multiplication, and division on data values."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Logical Instructions"})," : Perform logical operations such as bitwise AND, OR, XOR, and shift operations on data values."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Data Transfer Instructions"})," : Move data between registers and memory or between different memory locations."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Load/Store Instructions"})," : Load data from memory into registers or store data from registers into memory."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Control Flow Instructions"})," : Control the program flow, including branching and jumping to different parts of the program based on conditions or unconditional transfers."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"System Instructions"})," : Access privileged operations and interact with the underlying operating system."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Floating-Point Instructions"})," : It is considered as a more complex instruction, it may take several steps on normal computers. This instruction performs a floating-point arithmetic operations on floating-point data."]}),"\n"]}),"\n",(0,n.jsx)(s.p,{children:"Other ISA specification :"}),"\n",(0,n.jsxs)(s.ul,{children:["\n",(0,n.jsxs)(s.li,{children:["\n",(0,n.jsxs)(s.p,{children:[(0,n.jsx)(s.strong,{children:"Registers"})," : A set of registers that the processor uses to store and manipulate data during execution. This may include the number of registers, their sizes, and their specific purposes (e.g., general-purpose registers, special-purpose registers)."]}),"\n"]}),"\n",(0,n.jsxs)(s.li,{children:["\n",(0,n.jsxs)(s.p,{children:[(0,n.jsx)(s.strong,{children:"Addressing Modes"})," : This defines the different addressing modes to specify how memory operands are accessed. Common addressing modes include direct addressing, immediate addressing, register addressing, indirect addressing, and indexed addressing. The addressing mode determines how the memory addresses or offsets are calculated and how the data is fetched from or stored into memory."]}),"\n",(0,n.jsxs)(s.ul,{children:["\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Direct Addressing"})," : Operand of an instruction directly specifies the memory address where the data is located."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Immediate Addressing"})," : Operand of an instruction is a constant or immediate value."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Register Addressing"})," : Operand of the instruction is a register or a set of registers."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Indirect Addressing"})," : Operand of an instruction contains a memory address that points to the actual memory location where the data is stored. In other word, the operand is not the actual value, the operand is another memory location which contains the memory address of the actual value (similar to concept of ",(0,n.jsx)(s.a,{href:"/computer-and-programming-fundamentals/memory#pointer--reference",children:"pointers"}),")."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Indexed Addressing"})," : Operand of an instruction is a memory address that is calculated by adding an index value to a base address, where the index value can be a constant or stored in a register."]}),"\n"]}),"\n"]}),"\n"]}),"\n",(0,n.jsx)(s.h3,{id:"classification",children:"Classification"}),"\n",(0,n.jsx)(s.p,{children:"ISA can be classified in many ways, one of them is based on architecture complexity, which is CISC and RISC."}),"\n",(0,n.jsx)(s.h4,{id:"32-bit-vs-64-bit-computing",children:"32-bit vs 64-bit Computing"}),"\n",(0,n.jsx)(s.p,{children:"Before knowing the classification, it's important to know about 32-bit and 64-bit computing. When we say refer to the term 32-bit or 64-bit computer, it refers to how large is the data the computer processes in one go. The processor of a 32-bit computer can work with data in 32-bit chunks, meaning it can process and manipulate data in units of 32 bits at a time. Similarly, with 64-bit computer, it can process in a chunk of 64-bit."}),"\n",(0,n.jsxs)(s.p,{children:["The number of bit in the computer also determine the size of memory. Memory is accessed by referring its addresses, the length of its addresses depend on how large is the memory is. If the memory has a size of 4 GB or ",(0,n.jsxs)(s.span,{className:"katex",children:[(0,n.jsx)(s.span,{className:"katex-mathml",children:(0,n.jsx)(s.math,{xmlns:"http://www.w3.org/1998/Math/MathML",children:(0,n.jsxs)(s.semantics,{children:[(0,n.jsx)(s.mrow,{children:(0,n.jsxs)(s.msup,{children:[(0,n.jsx)(s.mn,{children:"2"}),(0,n.jsx)(s.mn,{children:"32"})]})}),(0,n.jsx)(s.annotation,{encoding:"application/x-tex",children:"2^{32}"})]})})}),(0,n.jsx)(s.span,{className:"katex-html","aria-hidden":"true",children:(0,n.jsxs)(s.span,{className:"base",children:[(0,n.jsx)(s.span,{className:"strut",style:{height:"0.8141em"}}),(0,n.jsxs)(s.span,{className:"mord",children:[(0,n.jsx)(s.span,{className:"mord",children:"2"}),(0,n.jsx)(s.span,{className:"msupsub",children:(0,n.jsx)(s.span,{className:"vlist-t",children:(0,n.jsx)(s.span,{className:"vlist-r",children:(0,n.jsx)(s.span,{className:"vlist",style:{height:"0.8141em"},children:(0,n.jsxs)(s.span,{style:{top:"-3.063em",marginRight:"0.05em"},children:[(0,n.jsx)(s.span,{className:"pstrut",style:{height:"2.7em"}}),(0,n.jsx)(s.span,{className:"sizing reset-size6 size3 mtight",children:(0,n.jsx)(s.span,{className:"mord mtight",children:(0,n.jsx)(s.span,{className:"mord mtight",children:"32"})})})]})})})})})]})]})})]})," bit, it must have ",(0,n.jsxs)(s.span,{className:"katex",children:[(0,n.jsx)(s.span,{className:"katex-mathml",children:(0,n.jsx)(s.math,{xmlns:"http://www.w3.org/1998/Math/MathML",children:(0,n.jsxs)(s.semantics,{children:[(0,n.jsx)(s.mrow,{children:(0,n.jsxs)(s.msup,{children:[(0,n.jsx)(s.mn,{children:"2"}),(0,n.jsx)(s.mn,{children:"32"})]})}),(0,n.jsx)(s.annotation,{encoding:"application/x-tex",children:"2^{32}"})]})})}),(0,n.jsx)(s.span,{className:"katex-html","aria-hidden":"true",children:(0,n.jsxs)(s.span,{className:"base",children:[(0,n.jsx)(s.span,{className:"strut",style:{height:"0.8141em"}}),(0,n.jsxs)(s.span,{className:"mord",children:[(0,n.jsx)(s.span,{className:"mord",children:"2"}),(0,n.jsx)(s.span,{className:"msupsub",children:(0,n.jsx)(s.span,{className:"vlist-t",children:(0,n.jsx)(s.span,{className:"vlist-r",children:(0,n.jsx)(s.span,{className:"vlist",style:{height:"0.8141em"},children:(0,n.jsxs)(s.span,{style:{top:"-3.063em",marginRight:"0.05em"},children:[(0,n.jsx)(s.span,{className:"pstrut",style:{height:"2.7em"}}),(0,n.jsx)(s.span,{className:"sizing reset-size6 size3 mtight",children:(0,n.jsx)(s.span,{className:"mord mtight",children:(0,n.jsx)(s.span,{className:"mord mtight",children:"32"})})})]})})})})})]})]})})]})," unique memory address as well. To be able to encode all different memory address ranging from ",(0,n.jsxs)(s.span,{className:"katex",children:[(0,n.jsx)(s.span,{className:"katex-mathml",children:(0,n.jsx)(s.math,{xmlns:"http://www.w3.org/1998/Math/MathML",children:(0,n.jsxs)(s.semantics,{children:[(0,n.jsx)(s.mrow,{children:(0,n.jsx)(s.mn,{children:"0"})}),(0,n.jsx)(s.annotation,{encoding:"application/x-tex",children:"0"})]})})}),(0,n.jsx)(s.span,{className:"katex-html","aria-hidden":"true",children:(0,n.jsxs)(s.span,{className:"base",children:[(0,n.jsx)(s.span,{className:"strut",style:{height:"0.6444em"}}),(0,n.jsx)(s.span,{className:"mord",children:"0"})]})})]})," to ",(0,n.jsxs)(s.span,{className:"katex",children:[(0,n.jsx)(s.span,{className:"katex-mathml",children:(0,n.jsx)(s.math,{xmlns:"http://www.w3.org/1998/Math/MathML",children:(0,n.jsxs)(s.semantics,{children:[(0,n.jsx)(s.mrow,{children:(0,n.jsxs)(s.msup,{children:[(0,n.jsx)(s.mn,{children:"2"}),(0,n.jsx)(s.mn,{children:"32"})]})}),(0,n.jsx)(s.annotation,{encoding:"application/x-tex",children:"2^{32}"})]})})}),(0,n.jsx)(s.span,{className:"katex-html","aria-hidden":"true",children:(0,n.jsxs)(s.span,{className:"base",children:[(0,n.jsx)(s.span,{className:"strut",style:{height:"0.8141em"}}),(0,n.jsxs)(s.span,{className:"mord",children:[(0,n.jsx)(s.span,{className:"mord",children:"2"}),(0,n.jsx)(s.span,{className:"msupsub",children:(0,n.jsx)(s.span,{className:"vlist-t",children:(0,n.jsx)(s.span,{className:"vlist-r",children:(0,n.jsx)(s.span,{className:"vlist",style:{height:"0.8141em"},children:(0,n.jsxs)(s.span,{style:{top:"-3.063em",marginRight:"0.05em"},children:[(0,n.jsx)(s.span,{className:"pstrut",style:{height:"2.7em"}}),(0,n.jsx)(s.span,{className:"sizing reset-size6 size3 mtight",children:(0,n.jsx)(s.span,{className:"mord mtight",children:(0,n.jsx)(s.span,{className:"mord mtight",children:"32"})})})]})})})})})]})]})})]}),", the memory address length must be the maximum amount, which is 32 length."]}),"\n",(0,n.jsxs)(s.p,{children:["In conclusion, 32-bit computer can only have maximum of ",(0,n.jsxs)(s.span,{className:"katex",children:[(0,n.jsx)(s.span,{className:"katex-mathml",children:(0,n.jsx)(s.math,{xmlns:"http://www.w3.org/1998/Math/MathML",children:(0,n.jsxs)(s.semantics,{children:[(0,n.jsx)(s.mrow,{children:(0,n.jsxs)(s.msup,{children:[(0,n.jsx)(s.mn,{children:"2"}),(0,n.jsx)(s.mn,{children:"32"})]})}),(0,n.jsx)(s.annotation,{encoding:"application/x-tex",children:"2^{32}"})]})})}),(0,n.jsx)(s.span,{className:"katex-html","aria-hidden":"true",children:(0,n.jsxs)(s.span,{className:"base",children:[(0,n.jsx)(s.span,{className:"strut",style:{height:"0.8141em"}}),(0,n.jsxs)(s.span,{className:"mord",children:[(0,n.jsx)(s.span,{className:"mord",children:"2"}),(0,n.jsx)(s.span,{className:"msupsub",children:(0,n.jsx)(s.span,{className:"vlist-t",children:(0,n.jsx)(s.span,{className:"vlist-r",children:(0,n.jsx)(s.span,{className:"vlist",style:{height:"0.8141em"},children:(0,n.jsxs)(s.span,{style:{top:"-3.063em",marginRight:"0.05em"},children:[(0,n.jsx)(s.span,{className:"pstrut",style:{height:"2.7em"}}),(0,n.jsx)(s.span,{className:"sizing reset-size6 size3 mtight",children:(0,n.jsx)(s.span,{className:"mord mtight",children:(0,n.jsx)(s.span,{className:"mord mtight",children:"32"})})})]})})})})})]})]})})]})," bit memory or 4 GB, and 64-bit computer can only have maximum of ",(0,n.jsxs)(s.span,{className:"katex",children:[(0,n.jsx)(s.span,{className:"katex-mathml",children:(0,n.jsx)(s.math,{xmlns:"http://www.w3.org/1998/Math/MathML",children:(0,n.jsxs)(s.semantics,{children:[(0,n.jsx)(s.mrow,{children:(0,n.jsxs)(s.msup,{children:[(0,n.jsx)(s.mn,{children:"2"}),(0,n.jsx)(s.mn,{children:"64"})]})}),(0,n.jsx)(s.annotation,{encoding:"application/x-tex",children:"2^{64}"})]})})}),(0,n.jsx)(s.span,{className:"katex-html","aria-hidden":"true",children:(0,n.jsxs)(s.span,{className:"base",children:[(0,n.jsx)(s.span,{className:"strut",style:{height:"0.8141em"}}),(0,n.jsxs)(s.span,{className:"mord",children:[(0,n.jsx)(s.span,{className:"mord",children:"2"}),(0,n.jsx)(s.span,{className:"msupsub",children:(0,n.jsx)(s.span,{className:"vlist-t",children:(0,n.jsx)(s.span,{className:"vlist-r",children:(0,n.jsx)(s.span,{className:"vlist",style:{height:"0.8141em"},children:(0,n.jsxs)(s.span,{style:{top:"-3.063em",marginRight:"0.05em"},children:[(0,n.jsx)(s.span,{className:"pstrut",style:{height:"2.7em"}}),(0,n.jsx)(s.span,{className:"sizing reset-size6 size3 mtight",children:(0,n.jsx)(s.span,{className:"mord mtight",children:(0,n.jsx)(s.span,{className:"mord mtight",children:"64"})})})]})})})})})]})]})})]})," bit memory or 18.4 million TB."]}),"\n",(0,n.jsx)(s.h4,{id:"cisc",children:"CISC"}),"\n",(0,n.jsxs)(s.p,{children:[(0,n.jsx)(s.strong,{children:"Complex Instruction Set Computer (CISC)"})," is a computer architecture where a single instruction can execute multiple simple operation (e.g., loading from memory or arithmetic operation), or executing complex tasks in a single instruction."]}),"\n",(0,n.jsx)(s.p,{children:"CISC architectures aim to reduce the number of instructions required to perform a particular task, which can be advantageous in certain situations. CISC instructions typically have a variable length and can encompass several micro-operations within a single instruction."}),"\n",(0,n.jsx)(s.p,{children:"So, instead of having a single instruction that only loads from memory or adding number between two registers, a single instruction can perform them both."}),"\n",(0,n.jsx)(s.p,{children:'For example, consider an instruction called "HIGH_LEVEL_ADD" can be :'}),"\n",(0,n.jsxs)(s.ol,{children:["\n",(0,n.jsx)(s.li,{children:"Load a value from memory into a register."}),"\n",(0,n.jsx)(s.li,{children:"Perform an arithmetic operation between two registers."}),"\n",(0,n.jsx)(s.li,{children:"Store the result back to memory."}),"\n"]}),"\n",(0,n.jsxs)(s.p,{children:["By just using ",(0,n.jsx)(s.code,{children:"HIGH_LEVEL_ADD R1, [R2], R3"}),", we can load a value from memory pointed by the address stored in register R2, into register R1, performs arithmetic operation between the values in registers R1 and R3 and storing the result back to memory, all in one instruction."]}),"\n",(0,n.jsx)(s.p,{children:"Composing multiple simple operation to a more complex operation provide a level of abstraction, which simplify programming for a particular task. However, the complexity of CISC instructions can make hardware design and instruction decoding more challenging."}),"\n",(0,n.jsxs)(s.p,{children:["CISC architectures often utilize ",(0,n.jsx)(s.strong,{children:"microcode"})," to implement complex instructions. Microcode is a low-level, machine-specific code that breaks down complex instructions into a sequence of simpler micro-operations. These micro-operations are executed by the processor's control unit to carry out the desired tasks."]}),"\n",(0,n.jsx)(s.p,{children:'CISC is said to be "hardware-based", because they rely on specialized hardware components and microcode to execute complex instructions efficiently.'}),"\n",(0,n.jsxs)(s.p,{children:[(0,n.jsx)(s.img,{alt:"CISC",src:i(38501).Z+"",width:"613",height:"421"}),(0,n.jsx)(s.br,{}),"\n","Source : ",(0,n.jsx)(s.a,{href:"https://binaryterms.com/cisc-processors.html",children:"https://binaryterms.com/cisc-processors.html"})]}),"\n",(0,n.jsx)(s.h5,{id:"x86",children:"x86"}),"\n",(0,n.jsxs)(s.p,{children:[(0,n.jsx)(s.strong,{children:"x86"})," refers to a family of computer processor architectures that are based on the Intel 8086 microprocessor. The x86 architecture defines a specific set of instructions and programming conventions that processors compatible with the x86 family must support."]}),"\n",(0,n.jsxs)(s.p,{children:["x86 is based on CISC design philosophy, which is characterized by capable of doing multiple low-level operations or complex instructions in a single instruction. The number of bit for x86 architecture can vary, for example, the ",(0,n.jsx)(s.strong,{children:"x86-16"})," is the 16-bit processor that implements the x86 architecture. ",(0,n.jsx)(s.strong,{children:"IA-32"})," is the 32-bit version, and ",(0,n.jsx)(s.strong,{children:"x86-64"}),", which is also known as x64 AMD64, Intel64, is the 64-bit version."]}),"\n",(0,n.jsx)(s.p,{children:"There are many processors that implements the x86 architecture :"}),"\n",(0,n.jsxs)(s.ul,{children:["\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"x86-16"})," : Originated from the Intel 8086 and 8088 processors, which were the first members of the x86 family. The x86-16 architecture features a 16-bit data bus and a 20-bit address bus, allowing it to address up to 1 MB of memory. This implementation was commonly used in early personal computers and operating systems, such as MS-DOS."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"IA-32"})," : It was introduced with the Intel 80386 processor (often referred to as the 386). IA-32 processors were widely used in desktop and server systems, and they supported various operating systems like Windows, Linux, and BSD."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"x86-64"})," : Popular processor such as AMD Ryzen and Intel Core i7. It introduced 64-bit registers, expanded memory addressing capabilities, and support for larger amounts of physical memory. They also maintained backward compatibility with 32-bit x86 software, allowing both 32-bit and 64-bit applications to run on x86-64 processors. x86-64 is currently the most prevalent implementation of the x86 architecture and is widely used in desktops, laptops, servers, and data centers."]}),"\n"]}),"\n",(0,n.jsx)(s.h4,{id:"risc",children:"RISC"}),"\n",(0,n.jsxs)(s.p,{children:[(0,n.jsx)(s.strong,{children:"Reduced Instruction Set Computer (RISC)"})," is a type of computer architecture that emphasizes simplicity and efficiency in the design of the instruction set. In contrast, CISC combine low-level operation into a single instruction, RISC might require multiple instruction just to execute a single instruction."]}),"\n",(0,n.jsx)(s.p,{children:"Characteristics of RISC :"}),"\n",(0,n.jsxs)(s.ul,{children:["\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Load-Store Architecture"})," : This is an ISA that divides instruction into two categories, which are memory access and ALU operations. Memory access is when data is loaded or stored between memory and registers, while ALU operations consist of arithmetic and logical operations which is operated on data stored in registers."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Simple Encoding & Fixed-Length Instructions"})," : RISC architectures often use fixed-length instruction formats, where each instruction is a uniform size. This simplifies the instruction-fetch and decode stages of the processor pipeline."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Pipeline-Friendly Design"})," : Because RISC architectures are typically simple, they are pipeline-friendly, meaning that instructions can be executed in a pipeline with multiple stages, allowing for efficient and overlapping execution of different instructions."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"Register-Rich Design"})," : RISC architectures typically have many general-purpose registers available for storing intermediate results and operands. This reduces the need for memory accesses, also simpler addressing modes, and predictable instruction times."]}),"\n"]}),"\n",(0,n.jsx)(s.p,{children:"RISC is typically hardware-friendly and more software-based. The simplification of instruction allows for easier decoding and execution of instructions in hardware, which reduce the complexity of the hardware. RISC often encourage on software-based implementation such as compiler optimizations. The simplified instruction set provide a clear guidelines for code generation, RISC architectures allow compilers to generate efficient code that can take advantage of the architecture's features."}),"\n",(0,n.jsxs)(s.p,{children:[(0,n.jsx)(s.img,{alt:"RISC",src:i(12129).Z+"",width:"500",height:"450"}),(0,n.jsx)(s.br,{}),"\n","Source : ",(0,n.jsx)(s.a,{href:"https://www.javatpoint.com/risc-vs-cisc",children:"https://www.javatpoint.com/risc-vs-cisc"})]}),"\n",(0,n.jsx)(s.h5,{id:"arm",children:"ARM"}),"\n",(0,n.jsxs)(s.p,{children:[(0,n.jsx)(s.strong,{children:"Advanced RISC Machine (ARM)"})," is a family of RISC architectures. Due to the design philosophy of RISC, ARM architectures are widely used in various embedded systems, mobile devices, and other low-power applications."]}),"\n",(0,n.jsx)(s.p,{children:"Example of ARM processors :"}),"\n",(0,n.jsxs)(s.ul,{children:["\n",(0,n.jsxs)(s.li,{children:["\n",(0,n.jsx)(s.p,{children:"32-bit ARM Processors :"}),"\n",(0,n.jsxs)(s.ul,{children:["\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"ARM Cortex-A7"})," : Low-power and cost-sensitive applications."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"ARM Cortex-A9"})," : Mid-range performance for smartphones and embedded systems."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"ARM Cortex-A15"})," : High-performance processor for smartphones, tablets, and networking devices."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"ARM11"})," : Previous-generation processor used in smartphones, feature phones, and embedded systems."]}),"\n"]}),"\n"]}),"\n",(0,n.jsxs)(s.li,{children:["\n",(0,n.jsx)(s.p,{children:"64-bit ARM Processors:"}),"\n",(0,n.jsxs)(s.ul,{children:["\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"ARM Cortex-A53"})," : Power-efficient processor commonly used in smartphones and tablets."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"ARM Cortex-A57"})," : High-performance processor often paired with Cortex-A53 for a balance of power efficiency and performance."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"ARM Cortex-A72"})," : Advanced processor with high performance and efficiency for flagship devices."]}),"\n",(0,n.jsxs)(s.li,{children:[(0,n.jsx)(s.strong,{children:"ARM Cortex-A73"})," : Successor to Cortex-A72, offering improved performance and power efficiency."]}),"\n"]}),"\n"]}),"\n"]})]})}function h(e={}){const{wrapper:s}={...(0,t.a)(),...e.components};return s?(0,n.jsx)(s,{...e,children:(0,n.jsx)(d,{...e})}):d(e)}},38501:(e,s,i)=>{i.d(s,{Z:()=>n});const n=i.p+"assets/images/cisc-66d470675153c5a49cb343596743fa5b.png"},64077:(e,s,i)=>{i.d(s,{Z:()=>n});const n=i.p+"assets/images/instructions-format-bf0b225e913a7dff156fc1ee060f5c68.png"},12129:(e,s,i)=>{i.d(s,{Z:()=>n});const n=i.p+"assets/images/risc-9b1919672fde7919a1b53953d7eb70d4.png"},11151:(e,s,i)=>{i.d(s,{Z:()=>o,a:()=>a});var n=i(67294);const t={},r=n.createContext(t);function a(e){const s=n.useContext(r);return n.useMemo((function(){return"function"==typeof e?e(s):{...s,...e}}),[s,e])}function o(e){let s;return s=e.disableParentContext?"function"==typeof e.components?e.components(t):e.components||t:a(e.components),n.createElement(r.Provider,{value:s},e.children)}}}]);