INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.gen/sources_1/ip/expand_fifo_generator_1/sim/expand_fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expand_fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Adder_Tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expand_Adder_Tree
INFO: [VRFC 10-311] analyzing module expand_Adder_2oper
INFO: [VRFC 10-311] analyzing module expand_Adder_3oper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Convolution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expand_Convolution
INFO: [VRFC 10-311] analyzing module expand_PE_Array
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_Multiplier_DSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expand_Multiplier_DSP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/expand_pipelined_multiplier_2stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expand_pipelined_multiplier_2stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Github_Portfolio/Expanding_Layer_19.1/Expanding_Layer_19.1.srcs/sources_1/imports/Expanding_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Expanding_Layer
