{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642143147141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642143147151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 22:52:27 2022 " "Processing started: Thu Jan 13 22:52:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642143147151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143147151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143147151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1642143147547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642143147547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143153998 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/DE1_SoC.sv" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143153998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143153998 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab4_1.sv(26) " "Verilog HDL warning at lab4_1.sv(26): extended using \"x\" or \"z\"" {  } { { "lab4_1.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/lab4_1.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1642143153999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_1.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_1 " "Found entity 1: lab4_1" {  } { { "lab4_1.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/lab4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154000 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_1 " "Found entity 2: seg7_1" {  } { { "lab4_1.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/lab4_1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154000 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_1_testbench " "Found entity 3: lab4_1_testbench" {  } { { "lab4_1.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/lab4_1.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/clock_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154001 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "centerLight.sv(13) " "Verilog HDL information at centerLight.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "centerLight.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/centerLight.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642143154002 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "centerLight.sv(69) " "Verilog HDL information at centerLight.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "centerLight.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/centerLight.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642143154002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "centerlight.sv 2 2 " "Found 2 design units, including 2 entities, in source file centerlight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 centerLight " "Found entity 1: centerLight" {  } { { "centerLight.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/centerLight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154003 ""} { "Info" "ISGN_ENTITY_NAME" "2 normalLight " "Found entity 2: normalLight" {  } { { "centerLight.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/centerLight.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/flipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userinput.sv 1 1 " "Found 1 design units, including 1 entities, in source file userinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 userInput " "Found entity 1: userInput" {  } { { "userInput.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/userInput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/LFSR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyberplayer.sv 1 1 " "Found 1 design units, including 1 entities, in source file cyberplayer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cyberPlayer " "Found entity 1: cyberPlayer" {  } { { "cyberPlayer.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/cyberPlayer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/clockDiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154011 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"birdCounter\";  expecting \";\" birdCounter.sv(114) " "Verilog HDL syntax error at birdCounter.sv(114) near text: \"birdCounter\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "birdCounter.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/birdCounter.sv" 114 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1642143154012 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "birdCounter_testbench birdCounter.sv(109) " "Ignored design unit \"birdCounter_testbench\" at birdCounter.sv(109) due to previous errors" {  } { { "birdCounter.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/birdCounter.sv" 109 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1642143154012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "birdcounter.sv 0 0 " "Found 0 design units, including 0 entities, in source file birdcounter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.sv 3 3 " "Found 3 design units, including 3 entities, in source file leddriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDriver " "Found entity 1: LEDDriver" {  } { { "LEDDriver.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/LEDDriver.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154014 ""} { "Info" "ISGN_ENTITY_NAME" "2 LEDDriver_Test " "Found entity 2: LEDDriver_Test" {  } { { "LEDDriver.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/LEDDriver.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154014 ""} { "Info" "ISGN_ENTITY_NAME" "3 LEDDriver_TestPhysical " "Found entity 3: LEDDriver_TestPhysical" {  } { { "LEDDriver.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/LEDDriver.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.sv 2 2 " "Found 2 design units, including 2 entities, in source file led_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_test " "Found entity 1: LED_test" {  } { { "LED_test.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/LED_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154016 ""} { "Info" "ISGN_ENTITY_NAME" "2 LED_test_testbench " "Found entity 2: LED_test_testbench" {  } { { "LED_test.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/LED_test.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154016 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"endmodule\" pipePattern.sv(71) " "Verilog HDL syntax error at pipePattern.sv(71) near text: \";\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pipePattern.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/pipePattern.sv" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1642143154017 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pipePateern_testbench pipePattern.sv(64) " "Ignored design unit \"pipePateern_testbench\" at pipePattern.sv(64) due to previous errors" {  } { { "pipePattern.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/pipePattern.sv" 64 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1642143154017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipepattern.sv 0 0 " "Found 0 design units, including 0 entities, in source file pipepattern.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsrbird.sv 2 2 " "Found 2 design units, including 2 entities, in source file lfsrbird.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSRBird " "Found entity 1: LFSRBird" {  } { { "LFSRBird.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/LFSRBird.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154019 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSRBird_testbench " "Found entity 2: LFSRBird_testbench" {  } { { "LFSRBird.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/LFSRBird.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalpipe.sv 2 2 " "Found 2 design units, including 2 entities, in source file normalpipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normalPipe " "Found entity 1: normalPipe" {  } { { "normalPipe.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/normalPipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154020 ""} { "Info" "ISGN_ENTITY_NAME" "2 normalPipe_testbench " "Found entity 2: normalPipe_testbench" {  } { { "normalPipe.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/normalPipe.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "die.sv 2 2 " "Found 2 design units, including 2 entities, in source file die.sv" { { "Info" "ISGN_ENTITY_NAME" "1 die " "Found entity 1: die" {  } { { "die.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/die.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154022 ""} { "Info" "ISGN_ENTITY_NAME" "2 die_testbench " "Found entity 2: die_testbench" {  } { { "die.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/die.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "birdcounter1.sv 0 0 " "Found 0 design units, including 0 entities, in source file birdcounter1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoby4decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file twoby4decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twoBy4decoder " "Found entity 1: twoBy4decoder" {  } { { "twoBy4decoder.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/twoBy4decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154025 ""} { "Info" "ISGN_ENTITY_NAME" "2 twoBy4decoder_testbench " "Found entity 2: twoBy4decoder_testbench" {  } { { "twoBy4decoder.sv" "" { Text "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/twoBy4decoder.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642143154025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/kev14/OneDrive/Desktop/school/ee469/lab1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154043 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642143154093 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 13 22:52:34 2022 " "Processing ended: Thu Jan 13 22:52:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642143154093 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642143154093 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642143154093 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154093 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642143154706 ""}
