# Chocolate Vending Machine Controller using Verilog HDL

## ğŸ“Œ Description
This project implements a chocolate vending machine using Verilog HDL based on finite state machine (FSM) design. The machine accepts fixed coin inputs (â‚¹5, â‚¹10, â‚¹20), tracks the total amount, and dispenses chocolate once the required cost (â‚¹20) is reached.

A self-checking testbench is included to simulate different coin insertion scenarios and display meaningful output messages.

---

## ğŸ§  Need of the Project
- To understand FSM-based digital system design
- To learn state transitions and control logic
- To practice Verilog RTL coding and testbench development
- To gain hands-on experience for VLSI/RTL interviews

---

## â­ Importance
- Demonstrates real-world application of FSMs
- Commonly asked project in interviews
- Strengthens understanding of sequential logic
- Useful for RTL design and verification roles

---

## âš™ï¸ Features
- FSM-based control logic
- Supports â‚¹5, â‚¹10, and â‚¹20 coin inputs
- Dispenses chocolate at correct amount
- Reset functionality
- Informative testbench output messages

---

## ğŸ§ª Example Working
| Inserted Amount | Machine Response |
|----------------|------------------|
| â‚¹5             | Ask for more money |
| â‚¹10            | Ask for more money |
| â‚¹15            | Ask for more money |
| â‚¹20            | Chocolate dispensed |
| > â‚¹20          | Invalid input |

---

## ğŸ— Project Structure
Chocolate-Vending-Machine/
â”œâ”€â”€ design.v # Verilog design (FSM)
â”œâ”€â”€ test_bench.v # Testbench
â”œâ”€â”€ README.md # Project documentation

## ğŸ›  How to Run Simulation Using EDA tool

Add both design files and the testbench to your Verilog simulator

Compile and Run

Verify outputs




## âœ… Conclusion
This project provides a clear understanding of FSM-based digital design and serves as a solid beginner-friendly RTL and verification project.









