<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="WARNING" prefix="[HLS 200-40]" key="HLS_40_1310" tag="" content="Cannot find source file /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/latnrm/latnrm_fast.cpp; skipping it." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.198 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5529]" key="HLS 207-5529" tag="" content="&apos;factor&apos; in &apos;#pragma HLS array_partition&apos; is ignored (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:13:72)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5529]" key="HLS 207-5529" tag="" content="&apos;factor&apos; in &apos;#pragma HLS array_partition&apos; is ignored (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:14:75)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-4611]" key="HLS 207-4611" tag="" content="array index 33 is past the end of the array (which contains 33 elements) (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:46:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 207-4110]" key="HLS 207-4110" tag="" content="array &apos;int_state&apos; declared here (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:17:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 16.67 seconds. CPU system time: 0.94 seconds. Elapsed time: 17.74 seconds; current allocated memory: 1.203 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_37_4&apos; is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:37:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_49_5&apos; is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:49:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;VITIS_LOOP_57_6&apos; (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57:22) in function &apos;latnrm&apos; partially with a factor of 4 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_37_4&apos; (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:37:26) in function &apos;latnrm&apos; completely with a factor of 31 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_49_5&apos; (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:49:26) in function &apos;latnrm&apos; completely with a factor of 32 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;VITIS_LOOP_24_2&apos; (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24:22) in function &apos;latnrm&apos; partially with a factor of 4 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;VITIS_LOOP_20_1&apos; (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20:22) in function &apos;latnrm&apos; partially with a factor of 4 (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;coefficient&apos;: Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;internal_state&apos;: Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.41 seconds; current allocated memory: 1.203 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.203 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.232 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:612: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-62]" key="SYNCHK_ARRAY_OUT_BOUND_364" tag="" content="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33: warning: out of bound array access on variable &apos;int_state.V&apos;." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 2 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.250 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_20_1&apos; (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20) in function &apos;latnrm&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_24_2&apos; (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24) in function &apos;latnrm&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_57_6&apos; (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57) in function &apos;latnrm&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20:31) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:20:22) in function &apos;latnrm&apos;... converting 89 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24:31) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24:22) in function &apos;latnrm&apos;... converting 23 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26:17) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:24:22) in function &apos;latnrm&apos;... converting 67 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:34:9) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33:22) in function &apos;latnrm&apos;... converting 32 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57:31) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59:20) in function &apos;latnrm&apos;... converting 10 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59:20) in function &apos;latnrm&apos;... converting 10 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57:48) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59:20) in function &apos;latnrm&apos;... converting 10 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:57:48) to (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:59:20) in function &apos;latnrm&apos;... converting 10 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.314 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;coeff.V&apos; (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;int_state.V&apos; (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;int_state.V&apos; (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:40:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;int_state.V&apos; (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:45:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;int_state.V&apos; (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:46:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.360 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;latnrm&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;latnrm_Pipeline_VITIS_LOOP_20_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_20_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;latnrm_Pipeline_VITIS_LOOP_20_1&apos; (loop &apos;VITIS_LOOP_20_1&apos;): Unable to schedule &apos;store&apos; operation (&apos;coeff_V_addr_1_write_ln22&apos;, /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:22) of variable &apos;select_ln560_1&apos; on array &apos;coeff_V&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;coeff_V&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop &apos;VITIS_LOOP_20_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.366 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.366 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;latnrm_Pipeline_VITIS_LOOP_24_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_24_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;latnrm_Pipeline_VITIS_LOOP_24_2&apos; (loop &apos;VITIS_LOOP_24_2&apos;): Unable to schedule &apos;store&apos; operation (&apos;int_state_V_addr_4_write_ln26&apos;, /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:26) of variable &apos;select_ln560_1&apos; on array &apos;int_state_V&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;int_state_V&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop &apos;VITIS_LOOP_24_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.369 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.369 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;latnrm_Pipeline_VITIS_LOOP_33_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_33_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_33_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (166ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;latnrm_Pipeline_VITIS_LOOP_33_3&apos; consists of the following:	&apos;load&apos; operation (&apos;right_V_load_1&apos;) on local variable &apos;right.V&apos; [371]  (0 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [503]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [504]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878&apos;) [509]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895&apos;) [510]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [512]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_1&apos;) [517]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [519]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [544]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [547]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_2&apos;) [552]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_2&apos;) [553]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [555]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_5&apos;) [560]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [562]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [587]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [590]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_4&apos;) [595]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_4&apos;) [596]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [598]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_9&apos;) [603]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [605]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [630]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [633]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_6&apos;) [638]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_6&apos;) [639]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [641]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_13&apos;) [646]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [648]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [673]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [676]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_8&apos;) [681]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_8&apos;) [682]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [684]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_17&apos;) [689]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [691]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [716]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [719]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_10&apos;) [724]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_10&apos;) [725]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [727]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_21&apos;) [732]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [734]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [759]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [762]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_12&apos;) [767]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_12&apos;) [768]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [770]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_25&apos;) [775]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [777]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [802]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [805]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_14&apos;) [810]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_14&apos;) [811]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [813]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_29&apos;) [818]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [820]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [845]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [848]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_16&apos;) [853]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_16&apos;) [854]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [856]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_33&apos;) [861]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [863]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [888]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [891]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_18&apos;) [896]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_18&apos;) [897]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [899]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_37&apos;) [904]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [906]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [931]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [934]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_20&apos;) [939]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_20&apos;) [940]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [942]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_41&apos;) [947]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [949]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [974]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [977]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_22&apos;) [982]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_22&apos;) [983]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [985]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_45&apos;) [990]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [992]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1017]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1020]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_24&apos;) [1025]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_24&apos;) [1026]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1028]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_49&apos;) [1033]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1035]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1060]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1063]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_26&apos;) [1068]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_26&apos;) [1069]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1071]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_53&apos;) [1076]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1078]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1103]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1106]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_28&apos;) [1111]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_28&apos;) [1112]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1114]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_57&apos;) [1119]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1121]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1146]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1149]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_30&apos;) [1154]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_30&apos;) [1155]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1157]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_61&apos;) [1162]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1164]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1189]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1192]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_32&apos;) [1197]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_32&apos;) [1198]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1200]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_65&apos;) [1205]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1207]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1232]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1235]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_34&apos;) [1240]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_34&apos;) [1241]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1243]  (0.122 ns)
	&apos;or&apos; operation (&apos;or_ln346_34&apos;) [1249]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1250]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1275]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1278]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_36&apos;) [1283]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_36&apos;) [1284]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1286]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_73&apos;) [1291]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1293]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1318]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1321]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_38&apos;) [1326]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_38&apos;) [1327]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1329]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_77&apos;) [1334]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1336]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1361]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1364]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_40&apos;) [1369]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_40&apos;) [1370]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1372]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_81&apos;) [1377]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1379]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1404]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1407]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_42&apos;) [1412]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_42&apos;) [1413]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1415]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_85&apos;) [1420]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1422]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1447]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1450]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_44&apos;) [1455]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_44&apos;) [1456]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1458]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_89&apos;) [1463]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1465]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1490]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1493]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_46&apos;) [1498]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_46&apos;) [1499]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1501]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_93&apos;) [1506]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1508]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1533]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1536]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_48&apos;) [1541]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_48&apos;) [1542]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1544]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_97&apos;) [1549]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1551]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1576]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1579]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_50&apos;) [1584]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_50&apos;) [1585]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1587]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_101&apos;) [1592]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1594]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1619]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1622]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_52&apos;) [1627]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_52&apos;) [1628]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1630]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_105&apos;) [1635]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1637]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1662]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1665]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_54&apos;) [1670]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_54&apos;) [1671]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1673]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_109&apos;) [1678]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1680]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1705]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1708]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_56&apos;) [1713]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_56&apos;) [1714]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1716]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_113&apos;) [1721]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1723]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1748]  (3.17 ns)
	&apos;sub&apos; operation (&apos;ret.V&apos;) [1751]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_58&apos;) [1756]  (0.676 ns)
	&apos;or&apos; operation (&apos;or_ln895_58&apos;) [1757]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1759]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_117&apos;) [1764]  (0 ns)
	&apos;select&apos; operation (&apos;left.V&apos;) [1766]  (0.227 ns)
	&apos;mul&apos; operation (&apos;r.V&apos;) [1793]  (3.17 ns)
	&apos;add&apos; operation (&apos;ret.V&apos;) [1798]  (1.15 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln878_60&apos;) [1804]  (0.687 ns)
	&apos;or&apos; operation (&apos;or_ln895_60&apos;) [1805]  (0 ns)
	&apos;and&apos; operation (&apos;overflow&apos;) [1807]  (0.122 ns)
	&apos;select&apos; operation (&apos;select_ln346_121&apos;) [1812]  (0 ns)
	&apos;select&apos; operation (&apos;bottom.V&apos;) [1814]  (0.227 ns)
	&apos;store&apos; operation (&apos;r_V_write_ln33&apos;, /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/latnrm/latnrm_fast.cpp:33) of variable &apos;bottom.V&apos; on local variable &apos;r.V&apos; [2481]  (0.387 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 39.61 seconds. CPU system time: 0.28 seconds. Elapsed time: 39.94 seconds; current allocated memory: 1.480 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.480 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;latnrm_Pipeline_VITIS_LOOP_57_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_57_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;latnrm_Pipeline_VITIS_LOOP_57_6&apos; (loop &apos;VITIS_LOOP_57_6&apos;): Unable to schedule &apos;load&apos; operation (&apos;__Val2__&apos;) on array &apos;int_state_V&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;int_state_V&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop &apos;VITIS_LOOP_57_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 3.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.55 seconds; current allocated memory: 1.480 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.480 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;latnrm&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.480 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.92 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.480 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;latnrm_Pipeline_VITIS_LOOP_20_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;latnrm_Pipeline_VITIS_LOOP_20_1&apos; pipeline &apos;VITIS_LOOP_20_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fpext_32ns_64_2_no_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_616_32_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;latnrm_Pipeline_VITIS_LOOP_20_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 4.44 seconds. CPU system time: 0 seconds. Elapsed time: 4.47 seconds; current allocated memory: 1.480 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;latnrm_Pipeline_VITIS_LOOP_24_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;latnrm_Pipeline_VITIS_LOOP_24_2&apos; pipeline &apos;VITIS_LOOP_24_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fpext_32ns_64_2_no_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_296_32_1_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_336_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;latnrm_Pipeline_VITIS_LOOP_24_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.480 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;latnrm_Pipeline_VITIS_LOOP_33_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;latnrm_Pipeline_VITIS_LOOP_33_3&apos; pipeline &apos;VITIS_LOOP_33_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;latnrm_Pipeline_VITIS_LOOP_33_3&apos; is 8736 from HDL expression: ((1&apos;b0 == ap_block_pp0_stage0) &amp; (ap_enable_reg_pp0_iter3 == 1&apos;b1))" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fpext_32ns_64_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_64_1_1&apos;: 153 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;latnrm_Pipeline_VITIS_LOOP_33_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.16 seconds; current allocated memory: 1.480 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;latnrm_Pipeline_VITIS_LOOP_57_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;latnrm_Pipeline_VITIS_LOOP_57_6&apos; pipeline &apos;VITIS_LOOP_57_6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;latnrm_Pipeline_VITIS_LOOP_57_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 8.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.64 seconds; current allocated memory: 1.501 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;latnrm&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/data&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/outa&apos; to &apos;ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_0&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_1&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_2&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_3&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_4&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_5&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_6&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_7&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_8&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_9&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_10&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_11&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_12&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_13&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_14&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_15&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_16&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_17&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_18&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_19&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_20&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_21&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_22&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_23&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_24&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_25&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_26&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_27&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_28&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_29&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_30&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_31&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_32&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_33&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_34&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_35&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_36&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_37&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_38&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_39&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_40&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_41&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_42&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_43&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_44&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_45&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_46&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_47&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_48&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_49&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_50&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_51&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_52&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_53&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_54&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_55&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_56&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_57&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_58&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_59&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_60&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_61&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_62&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/coefficient_63&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_0&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_1&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_2&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_3&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_4&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_5&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_6&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_7&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_8&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_9&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_10&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_11&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_12&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_13&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_14&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_15&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_16&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_17&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_18&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_19&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_20&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_21&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_22&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_23&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_24&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_25&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_26&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_27&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_28&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_29&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_30&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_31&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;latnrm/internal_state_32&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;latnrm&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fpext_32ns_64_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_64_1_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;latnrm&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;latnrm_coeff_V_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;latnrm_int_state_V_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.501 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 7.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.91 seconds; current allocated memory: 1.510 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 2.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.09 seconds; current allocated memory: 1.525 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for latnrm." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for latnrm." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 6.02 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 101.57 seconds. CPU system time: 2.02 seconds. Elapsed time: 105.3 seconds; current allocated memory: 334.496 MB." resolution=""/>
</Messages>
