
*** Running vivado
    with args -log wujian100_open_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wujian100_open_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source wujian100_open_top.tcl -notrace
Command: synth_design -top wujian100_open_top -part xc7a200tfbg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 442.703 ; gain = 130.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wujian100_open_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/fpga/wujian100_open_fpga_top.v:39]
INFO: [Synth 8-6157] synthesizing module 'aou_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/aou_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'pmu_dummy_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/clkgen.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pmu_dummy_top' (1#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/clkgen.v:11]
INFO: [Synth 8-6157] synthesizing module 'gpio0_sec_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/gpio0.v:89]
INFO: [Synth 8-6157] synthesizing module 'gpio0' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/gpio0.v:19]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/gpio0.v:1134]
INFO: [Synth 8-6157] synthesizing module 'gpio_apbif' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/gpio0.v:166]
	Parameter GPIO_SW_DATA_OFFSET bound to: 5'b00000 
	Parameter GPIO_SW_DIR_OFFSET bound to: 5'b00001 
	Parameter GPIO_SW_HW_CTRL_OFFSET bound to: 5'b00010 
	Parameter GPIO_INT_FUNC_EN_OFFSET bound to: 5'b01100 
	Parameter GPIO_INT_MASK_OFFSET bound to: 5'b01101 
	Parameter GPIO_INT_TYPE_OFFSET bound to: 5'b01110 
	Parameter GPIO_INT_POL_SEL_OFFSET bound to: 5'b01111 
	Parameter GPIO_INT_STATUS_OFFSET bound to: 5'b10000 
	Parameter GPIO_RAW_INT_STATUS_OFFSET bound to: 5'b10001 
	Parameter GPIO_DEBOUNCE_OFFSET bound to: 5'b10010 
	Parameter GPIO_INT_CLR_OFFSET bound to: 5'b10011 
	Parameter GPIO_EXT_DATA_OFFSET bound to: 5'b10100 
	Parameter GPIO_INT_LEVEL_SYNC_OFFSET bound to: 5'b11000 
INFO: [Synth 8-6155] done synthesizing module 'gpio_apbif' (2#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/gpio0.v:166]
INFO: [Synth 8-6157] synthesizing module 'gpio_ctrl' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/gpio0.v:525]
INFO: [Synth 8-6155] done synthesizing module 'gpio_ctrl' (3#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/gpio0.v:525]
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (4#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/gpio0.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'gpio0' (5#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/gpio0.v:19]
INFO: [Synth 8-6155] done synthesizing module 'gpio0_sec_top' (6#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/gpio0.v:89]
INFO: [Synth 8-6157] synthesizing module 'rtc0_sec_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:21]
INFO: [Synth 8-6157] synthesizing module 'rtc_pdu_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:1014]
INFO: [Synth 8-6157] synthesizing module 'rtc_pdu_apbif' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:700]
INFO: [Synth 8-6157] synthesizing module 'gated_clk_cell' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/common.v:43]
INFO: [Synth 8-6155] done synthesizing module 'gated_clk_cell' (7#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/common.v:43]
INFO: [Synth 8-6155] done synthesizing module 'rtc_pdu_apbif' (8#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:700]
INFO: [Synth 8-6157] synthesizing module 'rtc_cdr_sync' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:371]
INFO: [Synth 8-6155] done synthesizing module 'rtc_cdr_sync' (9#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:371]
INFO: [Synth 8-6157] synthesizing module 'rtc_clr_sync' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:481]
INFO: [Synth 8-6155] done synthesizing module 'rtc_clr_sync' (10#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:481]
INFO: [Synth 8-6155] done synthesizing module 'rtc_pdu_top' (11#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:1014]
INFO: [Synth 8-6157] synthesizing module 'rtc_aou_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:241]
INFO: [Synth 8-6157] synthesizing module 'rtc_cnt' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:564]
INFO: [Synth 8-6155] done synthesizing module 'rtc_cnt' (12#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:564]
INFO: [Synth 8-6157] synthesizing module 'rtc_ig' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:619]
INFO: [Synth 8-6155] done synthesizing module 'rtc_ig' (13#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:619]
INFO: [Synth 8-6157] synthesizing module 'rtc_clk_div' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:431]
INFO: [Synth 8-6155] done synthesizing module 'rtc_clk_div' (14#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:431]
INFO: [Synth 8-6157] synthesizing module 'rtc_aou_apbif' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:135]
INFO: [Synth 8-6155] done synthesizing module 'rtc_aou_apbif' (15#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:135]
INFO: [Synth 8-6155] done synthesizing module 'rtc_aou_top' (16#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:241]
INFO: [Synth 8-6155] done synthesizing module 'rtc0_sec_top' (17#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:21]
INFO: [Synth 8-6155] done synthesizing module 'aou_top' (18#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/aou_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'pdu_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pdu_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'ahb_matrix_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/ahb_matrix_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'ahb_matrix_7_12_main' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:34729]
INFO: [Synth 8-6157] synthesizing module 'ahb_matrix_7_12_dec' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:31794]
	Parameter BUS_WIDTH bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ahb_matrix_7_12_dec' (19#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:31794]
INFO: [Synth 8-6157] synthesizing module 'ahb_matrix_7_12_arb' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:1859]
	Parameter S_IDLE bound to: 49'b0000000000000000000000000000000000000000000000001 
	Parameter S_S0_GNT bound to: 49'b0000000000000000000000000000000000000000000000010 
	Parameter S_S0_WAIT bound to: 49'b0000000000000000000000000000000000000000000000100 
	Parameter S_S0_CMD bound to: 49'b0000000000000000000000000000000000000000000001000 
	Parameter S_S0_DATA bound to: 49'b0000000000000000000000000000000000000000000010000 
	Parameter S_S1_GNT bound to: 49'b0000000000000000000000000000000000000000000100000 
	Parameter S_S1_WAIT bound to: 49'b0000000000000000000000000000000000000000001000000 
	Parameter S_S1_CMD bound to: 49'b0000000000000000000000000000000000000000010000000 
	Parameter S_S1_DATA bound to: 49'b0000000000000000000000000000000000000000100000000 
	Parameter S_S2_GNT bound to: 49'b0000000000000000000000000000000000000001000000000 
	Parameter S_S2_WAIT bound to: 49'b0000000000000000000000000000000000000010000000000 
	Parameter S_S2_CMD bound to: 49'b0000000000000000000000000000000000000100000000000 
	Parameter S_S2_DATA bound to: 49'b0000000000000000000000000000000000001000000000000 
	Parameter S_S3_GNT bound to: 49'b0000000000000000000000000000000000010000000000000 
	Parameter S_S3_WAIT bound to: 49'b0000000000000000000000000000000000100000000000000 
	Parameter S_S3_CMD bound to: 49'b0000000000000000000000000000000001000000000000000 
	Parameter S_S3_DATA bound to: 49'b0000000000000000000000000000000010000000000000000 
	Parameter S_S4_GNT bound to: 49'b0000000000000000000000000000000100000000000000000 
	Parameter S_S4_WAIT bound to: 49'b0000000000000000000000000000001000000000000000000 
	Parameter S_S4_CMD bound to: 49'b0000000000000000000000000000010000000000000000000 
	Parameter S_S4_DATA bound to: 49'b0000000000000000000000000000100000000000000000000 
	Parameter S_S5_GNT bound to: 49'b0000000000000000000000000001000000000000000000000 
	Parameter S_S5_WAIT bound to: 49'b0000000000000000000000000010000000000000000000000 
	Parameter S_S5_CMD bound to: 49'b0000000000000000000000000100000000000000000000000 
	Parameter S_S5_DATA bound to: 49'b0000000000000000000000001000000000000000000000000 
	Parameter S_S6_GNT bound to: 49'b0000000000000000000000010000000000000000000000000 
	Parameter S_S6_WAIT bound to: 49'b0000000000000000000000100000000000000000000000000 
	Parameter S_S6_CMD bound to: 49'b0000000000000000000001000000000000000000000000000 
	Parameter S_S6_DATA bound to: 49'b0000000000000000000010000000000000000000000000000 
	Parameter S_S7_GNT bound to: 49'b0000000000000000000100000000000000000000000000000 
	Parameter S_S7_WAIT bound to: 49'b0000000000000000001000000000000000000000000000000 
	Parameter S_S7_CMD bound to: 49'b0000000000000000010000000000000000000000000000000 
	Parameter S_S7_DATA bound to: 49'b0000000000000000100000000000000000000000000000000 
	Parameter S_S8_GNT bound to: 49'b0000000000000001000000000000000000000000000000000 
	Parameter S_S8_WAIT bound to: 49'b0000000000000010000000000000000000000000000000000 
	Parameter S_S8_CMD bound to: 49'b0000000000000100000000000000000000000000000000000 
	Parameter S_S8_DATA bound to: 49'b0000000000001000000000000000000000000000000000000 
	Parameter S_S9_GNT bound to: 49'b0000000000010000000000000000000000000000000000000 
	Parameter S_S9_WAIT bound to: 49'b0000000000100000000000000000000000000000000000000 
	Parameter S_S9_CMD bound to: 49'b0000000001000000000000000000000000000000000000000 
	Parameter S_S9_DATA bound to: 49'b0000000010000000000000000000000000000000000000000 
	Parameter S_S10_GNT bound to: 49'b0000000100000000000000000000000000000000000000000 
	Parameter S_S10_WAIT bound to: 49'b0000001000000000000000000000000000000000000000000 
	Parameter S_S10_CMD bound to: 49'b0000010000000000000000000000000000000000000000000 
	Parameter S_S10_DATA bound to: 49'b0000100000000000000000000000000000000000000000000 
	Parameter S_S11_GNT bound to: 49'b0001000000000000000000000000000000000000000000000 
	Parameter S_S11_WAIT bound to: 49'b0010000000000000000000000000000000000000000000000 
	Parameter S_S11_CMD bound to: 49'b0100000000000000000000000000000000000000000000000 
	Parameter S_S11_DATA bound to: 49'b1000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ahb_matrix_7_12_arb' (20#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:1859]
INFO: [Synth 8-6155] done synthesizing module 'ahb_matrix_7_12_main' (21#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:34729]
INFO: [Synth 8-6157] synthesizing module 'ahbm_dummy_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dummy.v:73]
INFO: [Synth 8-6155] done synthesizing module 'ahbm_dummy_top' (22#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dummy.v:73]
INFO: [Synth 8-6157] synthesizing module 'ahb_dummy_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dummy.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ahb_dummy_top' (23#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dummy.v:36]
INFO: [Synth 8-6157] synthesizing module 'dmac_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:13123]
INFO: [Synth 8-6157] synthesizing module 'bmux_ctrl' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:631]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:933]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:965]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:986]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:1007]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:1029]
INFO: [Synth 8-6155] done synthesizing module 'bmux_ctrl' (24#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:631]
INFO: [Synth 8-6157] synthesizing module 'reg_ctrl' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:16237]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CH0_BAS_ADR bound to: 10'b0000000000 
	Parameter CH1_BAS_ADR bound to: 10'b0000110000 
	Parameter CH2_BAS_ADR bound to: 10'b0001100000 
	Parameter CH3_BAS_ADR bound to: 10'b0010010000 
	Parameter CH4_BAS_ADR bound to: 10'b0011000000 
	Parameter CH5_BAS_ADR bound to: 10'b0011110000 
	Parameter CH6_BAS_ADR bound to: 10'b0100100000 
	Parameter CH7_BAS_ADR bound to: 10'b0101010000 
	Parameter CH8_BAS_ADR bound to: 10'b0110000000 
	Parameter CH9_BAS_ADR bound to: 10'b0110110000 
	Parameter CH10_BAS_ADR bound to: 10'b0111100000 
	Parameter CH11_BAS_ADR bound to: 10'b1000010000 
	Parameter CH12_BAS_ADR bound to: 10'b1001000000 
	Parameter CH13_BAS_ADR bound to: 10'b1001110000 
	Parameter CH14_BAS_ADR bound to: 10'b1010100000 
	Parameter CH15_BAS_ADR bound to: 10'b1011010000 
INFO: [Synth 8-6157] synthesizing module 'gbregc' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:15929]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter GLB_BAS_ADR bound to: 10'b1100110000 
	Parameter CHPENDIFR_ADR bound to: 10'b1100110000 
	Parameter CHSR_ADR bound to: 10'b1100111000 
	Parameter DMACCFG_ADR bound to: 10'b1100111100 
INFO: [Synth 8-6155] done synthesizing module 'gbregc' (25#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:15929]
INFO: [Synth 8-6157] synthesizing module 'chregc0' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:3587]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0000000000 
	Parameter SARN_ADR bound to: 10'b0000000000 
	Parameter DARN_ADR bound to: 10'b0000000100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0000001000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0000001100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0000010000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0000010100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0000011000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0000011100 
	Parameter CHN_EN_ADR bound to: 10'b0000100000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0000100100 
INFO: [Synth 8-6155] done synthesizing module 'chregc0' (26#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:3587]
INFO: [Synth 8-6157] synthesizing module 'chregc1' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:7759]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0000110000 
	Parameter SARN_ADR bound to: 10'b0000110000 
	Parameter DARN_ADR bound to: 10'b0000110100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0000111000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0000111100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0001000000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0001000100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0001001000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0001001100 
	Parameter CHN_EN_ADR bound to: 10'b0001010000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0001010100 
INFO: [Synth 8-6155] done synthesizing module 'chregc1' (27#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:7759]
INFO: [Synth 8-6157] synthesizing module 'chregc2' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:8355]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0001100000 
	Parameter SARN_ADR bound to: 10'b0001100000 
	Parameter DARN_ADR bound to: 10'b0001100100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0001101000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0001101100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0001110000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0001110100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0001111000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0001111100 
	Parameter CHN_EN_ADR bound to: 10'b0010000000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0010000100 
INFO: [Synth 8-6155] done synthesizing module 'chregc2' (28#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:8355]
INFO: [Synth 8-6157] synthesizing module 'chregc3' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:8951]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0010010000 
	Parameter SARN_ADR bound to: 10'b0010010000 
	Parameter DARN_ADR bound to: 10'b0010010100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0010011000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0010011100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0010100000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0010100100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0010101000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0010101100 
	Parameter CHN_EN_ADR bound to: 10'b0010110000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0010110100 
INFO: [Synth 8-6155] done synthesizing module 'chregc3' (29#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:8951]
INFO: [Synth 8-6157] synthesizing module 'chregc4' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:9547]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0011000000 
	Parameter SARN_ADR bound to: 10'b0011000000 
	Parameter DARN_ADR bound to: 10'b0011000100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0011001000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0011001100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0011010000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0011010100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0011011000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0011011100 
	Parameter CHN_EN_ADR bound to: 10'b0011100000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0011100100 
INFO: [Synth 8-6155] done synthesizing module 'chregc4' (30#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:9547]
INFO: [Synth 8-6157] synthesizing module 'chregc5' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:10143]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0011110000 
	Parameter SARN_ADR bound to: 10'b0011110000 
	Parameter DARN_ADR bound to: 10'b0011110100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0011111000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0011111100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0100000000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0100000100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0100001000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0100001100 
	Parameter CHN_EN_ADR bound to: 10'b0100010000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0100010100 
INFO: [Synth 8-6155] done synthesizing module 'chregc5' (31#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:10143]
INFO: [Synth 8-6157] synthesizing module 'chregc6' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:10739]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0100100000 
	Parameter SARN_ADR bound to: 10'b0100100000 
	Parameter DARN_ADR bound to: 10'b0100100100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0100101000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0100101100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0100110000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0100110100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0100111000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0100111100 
	Parameter CHN_EN_ADR bound to: 10'b0101000000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0101000100 
INFO: [Synth 8-6155] done synthesizing module 'chregc6' (32#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:10739]
INFO: [Synth 8-6157] synthesizing module 'chregc7' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:11335]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0101010000 
	Parameter SARN_ADR bound to: 10'b0101010000 
	Parameter DARN_ADR bound to: 10'b0101010100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0101011000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0101011100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0101100000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0101100100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0101101000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0101101100 
	Parameter CHN_EN_ADR bound to: 10'b0101110000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0101110100 
INFO: [Synth 8-6155] done synthesizing module 'chregc7' (33#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:11335]
INFO: [Synth 8-6157] synthesizing module 'chregc8' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:11931]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0110000000 
	Parameter SARN_ADR bound to: 10'b0110000000 
	Parameter DARN_ADR bound to: 10'b0110000100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0110001000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0110001100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0110010000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0110010100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0110011000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0110011100 
	Parameter CHN_EN_ADR bound to: 10'b0110100000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0110100100 
INFO: [Synth 8-6155] done synthesizing module 'chregc8' (34#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:11931]
INFO: [Synth 8-6157] synthesizing module 'chregc9' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:12527]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0110110000 
	Parameter SARN_ADR bound to: 10'b0110110000 
	Parameter DARN_ADR bound to: 10'b0110110100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0110111000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0110111100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0111000000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0111000100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0111001000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0111001100 
	Parameter CHN_EN_ADR bound to: 10'b0111010000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0111010100 
INFO: [Synth 8-6155] done synthesizing module 'chregc9' (35#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:12527]
INFO: [Synth 8-6157] synthesizing module 'chregc10' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:4183]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0111100000 
	Parameter SARN_ADR bound to: 10'b0111100000 
	Parameter DARN_ADR bound to: 10'b0111100100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0111101000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0111101100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0111110000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0111110100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0111111000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0111111100 
	Parameter CHN_EN_ADR bound to: 10'b1000000000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b1000000100 
INFO: [Synth 8-6155] done synthesizing module 'chregc10' (36#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:4183]
INFO: [Synth 8-6157] synthesizing module 'chregc11' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:4779]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b1000010000 
	Parameter SARN_ADR bound to: 10'b1000010000 
	Parameter DARN_ADR bound to: 10'b1000010100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b1000011000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b1000011100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b1000100000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b1000100100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b1000101000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b1000101100 
	Parameter CHN_EN_ADR bound to: 10'b1000110000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b1000110100 
INFO: [Synth 8-6155] done synthesizing module 'chregc11' (37#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:4779]
INFO: [Synth 8-6157] synthesizing module 'chregc12' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:5375]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b1001000000 
	Parameter SARN_ADR bound to: 10'b1001000000 
	Parameter DARN_ADR bound to: 10'b1001000100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b1001001000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b1001001100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b1001010000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b1001010100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b1001011000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b1001011100 
	Parameter CHN_EN_ADR bound to: 10'b1001100000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b1001100100 
INFO: [Synth 8-6155] done synthesizing module 'chregc12' (38#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:5375]
INFO: [Synth 8-6157] synthesizing module 'chregc13' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:5971]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b1001110000 
	Parameter SARN_ADR bound to: 10'b1001110000 
	Parameter DARN_ADR bound to: 10'b1001110100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b1001111000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b1001111100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b1010000000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b1010000100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b1010001000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b1010001100 
	Parameter CHN_EN_ADR bound to: 10'b1010010000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b1010010100 
INFO: [Synth 8-6155] done synthesizing module 'chregc13' (39#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:5971]
INFO: [Synth 8-6157] synthesizing module 'chregc14' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:6567]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b1010100000 
	Parameter SARN_ADR bound to: 10'b1010100000 
	Parameter DARN_ADR bound to: 10'b1010100100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b1010101000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b1010101100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b1010110000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b1010110100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b1010111000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b1010111100 
	Parameter CHN_EN_ADR bound to: 10'b1011000000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b1011000100 
INFO: [Synth 8-6155] done synthesizing module 'chregc14' (40#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:6567]
INFO: [Synth 8-6157] synthesizing module 'chregc15' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:7163]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b1011010000 
	Parameter SARN_ADR bound to: 10'b1011010000 
	Parameter DARN_ADR bound to: 10'b1011010100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b1011011000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b1011011100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b1011100000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b1011100100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b1011101000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b1011101100 
	Parameter CHN_EN_ADR bound to: 10'b1011110000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b1011110100 
INFO: [Synth 8-6155] done synthesizing module 'chregc15' (41#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:7163]
INFO: [Synth 8-6155] done synthesizing module 'reg_ctrl' (42#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:16237]
INFO: [Synth 8-6157] synthesizing module 'arb_ctrl' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:11]
INFO: [Synth 8-6157] synthesizing module 'chntrg_latch' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:3549]
INFO: [Synth 8-6155] done synthesizing module 'chntrg_latch' (43#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:3549]
INFO: [Synth 8-6157] synthesizing module 'hpchn_decd' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:16224]
	Parameter CHN_MUX_W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hpchn_decd' (44#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:16224]
INFO: [Synth 8-6155] done synthesizing module 'arb_ctrl' (45#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:11]
INFO: [Synth 8-6157] synthesizing module 'ch_ctrl' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:1077]
INFO: [Synth 8-6157] synthesizing module 'fsmc' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:15225]
	Parameter IDLE_BUS bound to: 5'b00001 
	Parameter WAIT_RRDY_DRADR_BUS bound to: 5'b00010 
	Parameter WAIT_RRDY_DWADR_BUS bound to: 5'b10000 
	Parameter WAIT_WRDY_DWADR_BUS bound to: 5'b11000 
	Parameter WAIT_WRDY_DRADR_BUS bound to: 5'b00100 
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:15479]
INFO: [Synth 8-6155] done synthesizing module 'fsmc' (46#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:15225]
INFO: [Synth 8-6155] done synthesizing module 'ch_ctrl' (47#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:1077]
INFO: [Synth 8-6155] done synthesizing module 'dmac_top' (48#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:13123]
INFO: [Synth 8-6155] done synthesizing module 'ahb_matrix_top' (49#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/ahb_matrix_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'ls_sub_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/ls_sub_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'ahb_matrix_1_6_sub' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:1386]
INFO: [Synth 8-6157] synthesizing module 'ahb_matrix_1_6_sub_dec' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:467]
	Parameter BUS_WIDTH bound to: 43 - type: integer 
	Parameter S_IDLE bound to: 13'b0000000000001 
	Parameter S_S0_CMD bound to: 13'b0000000000010 
	Parameter S_S0_DATA bound to: 13'b0000000000100 
	Parameter S_S1_CMD bound to: 13'b0000000001000 
	Parameter S_S1_DATA bound to: 13'b0000000010000 
	Parameter S_S2_CMD bound to: 13'b0000000100000 
	Parameter S_S2_DATA bound to: 13'b0000001000000 
	Parameter S_S3_CMD bound to: 13'b0000010000000 
	Parameter S_S3_DATA bound to: 13'b0000100000000 
	Parameter S_S4_CMD bound to: 13'b0001000000000 
	Parameter S_S4_DATA bound to: 13'b0010000000000 
	Parameter S_S5_CMD bound to: 13'b0100000000000 
	Parameter S_S5_DATA bound to: 13'b1000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ahb_matrix_1_6_sub_dec' (50#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:467]
INFO: [Synth 8-6157] synthesizing module 'afifo_77x2' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:239]
	Parameter W bound to: 77 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter WR_FAST bound to: 1'b0 
	Parameter RD_FAST bound to: 1'b1 
	Parameter AW bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element empty_q_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:334]
WARNING: [Synth 8-6014] Unused sequential element rd_data_q_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:356]
INFO: [Synth 8-6155] done synthesizing module 'afifo_77x2' (51#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:239]
INFO: [Synth 8-6157] synthesizing module 'afifo_35x2' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:11]
	Parameter W bound to: 35 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter WR_FAST bound to: 1'b0 
	Parameter RD_FAST bound to: 1'b1 
	Parameter AW bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element empty_q_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:106]
WARNING: [Synth 8-6014] Unused sequential element rd_data_q_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:128]
INFO: [Synth 8-6155] done synthesizing module 'afifo_35x2' (52#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ahb_matrix_1_6_sub' (53#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/matrix.v:1386]
INFO: [Synth 8-6155] done synthesizing module 'ls_sub_top' (54#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/ls_sub_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'apb0_sub_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb0_sub_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'csky_apb0_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb0.v:357]
	Parameter AHB_APB_BRIDGE_EN bound to: 1'b1 
	Parameter APB_LEAF_SLV_NUM bound to: 5'b10000 
	Parameter APB_LEAF_SLV0_START_ADDR bound to: 1342177280 - type: integer 
	Parameter APB_LEAF_SLV0_END_ADDR bound to: 1342178303 - type: integer 
	Parameter APB_LEAF_SLV1_START_ADDR bound to: 1342178304 - type: integer 
	Parameter APB_LEAF_SLV1_END_ADDR bound to: 1342179327 - type: integer 
	Parameter APB_LEAF_SLV2_START_ADDR bound to: 1342179328 - type: integer 
	Parameter APB_LEAF_SLV2_END_ADDR bound to: 1342180351 - type: integer 
	Parameter APB_LEAF_SLV3_START_ADDR bound to: 1342180352 - type: integer 
	Parameter APB_LEAF_SLV3_END_ADDR bound to: 1342181375 - type: integer 
	Parameter APB_LEAF_SLV4_START_ADDR bound to: 1342341120 - type: integer 
	Parameter APB_LEAF_SLV4_END_ADDR bound to: 1342345215 - type: integer 
	Parameter APB_LEAF_SLV5_START_ADDR bound to: 1342345216 - type: integer 
	Parameter APB_LEAF_SLV5_END_ADDR bound to: 1342349311 - type: integer 
	Parameter APB_LEAF_SLV6_START_ADDR bound to: 1342193664 - type: integer 
	Parameter APB_LEAF_SLV6_END_ADDR bound to: 1342210047 - type: integer 
	Parameter APB_LEAF_SLV7_START_ADDR bound to: 1342210048 - type: integer 
	Parameter APB_LEAF_SLV7_END_ADDR bound to: 1342226431 - type: integer 
	Parameter APB_LEAF_SLV8_START_ADDR bound to: 1342226432 - type: integer 
	Parameter APB_LEAF_SLV8_END_ADDR bound to: 1342242815 - type: integer 
	Parameter APB_LEAF_SLV9_START_ADDR bound to: 1342242816 - type: integer 
	Parameter APB_LEAF_SLV9_END_ADDR bound to: 1342259199 - type: integer 
	Parameter APB_LEAF_SLV10_START_ADDR bound to: 1342259200 - type: integer 
	Parameter APB_LEAF_SLV10_END_ADDR bound to: 1342275583 - type: integer 
	Parameter APB_LEAF_SLV11_START_ADDR bound to: 1342275584 - type: integer 
	Parameter APB_LEAF_SLV11_END_ADDR bound to: 1342291967 - type: integer 
	Parameter APB_LEAF_SLV12_START_ADDR bound to: 1342291968 - type: integer 
	Parameter APB_LEAF_SLV12_END_ADDR bound to: 1342308351 - type: integer 
	Parameter APB_LEAF_SLV13_START_ADDR bound to: 1342308352 - type: integer 
	Parameter APB_LEAF_SLV13_END_ADDR bound to: 1342324735 - type: integer 
	Parameter APB_LEAF_SLV14_START_ADDR bound to: 1342324736 - type: integer 
	Parameter APB_LEAF_SLV14_END_ADDR bound to: 1342341119 - type: integer 
	Parameter APB_LEAF_SLV15_START_ADDR bound to: 1342373888 - type: integer 
	Parameter APB_LEAF_SLV15_END_ADDR bound to: 1342390271 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'apb0_state_ctrl' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb0.v:83]
	Parameter IDLE bound to: 7'b0000001 
	Parameter WTW bound to: 7'b0000010 
	Parameter SPW bound to: 7'b0000100 
	Parameter ASW bound to: 7'b0001000 
	Parameter WTR bound to: 7'b0010000 
	Parameter SPR bound to: 7'b0100000 
	Parameter ASR bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'apb0_state_ctrl' (55#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb0.v:83]
INFO: [Synth 8-6157] synthesizing module 'apb0_leaf_mux' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb0.v:11]
	Parameter AHB_APB_BRIDGE_EN bound to: 1'b1 
	Parameter APB_LEAF_SLV_NUM bound to: 5'b10000 
	Parameter APB_LEAF_SLV0_START_ADDR bound to: 1342177280 - type: integer 
	Parameter APB_LEAF_SLV0_END_ADDR bound to: 1342178303 - type: integer 
	Parameter APB_LEAF_SLV1_START_ADDR bound to: 1342178304 - type: integer 
	Parameter APB_LEAF_SLV1_END_ADDR bound to: 1342179327 - type: integer 
	Parameter APB_LEAF_SLV2_START_ADDR bound to: 1342179328 - type: integer 
	Parameter APB_LEAF_SLV2_END_ADDR bound to: 1342180351 - type: integer 
	Parameter APB_LEAF_SLV3_START_ADDR bound to: 1342180352 - type: integer 
	Parameter APB_LEAF_SLV3_END_ADDR bound to: 1342181375 - type: integer 
	Parameter APB_LEAF_SLV4_START_ADDR bound to: 1342341120 - type: integer 
	Parameter APB_LEAF_SLV4_END_ADDR bound to: 1342345215 - type: integer 
	Parameter APB_LEAF_SLV5_START_ADDR bound to: 1342345216 - type: integer 
	Parameter APB_LEAF_SLV5_END_ADDR bound to: 1342349311 - type: integer 
	Parameter APB_LEAF_SLV6_START_ADDR bound to: 1342193664 - type: integer 
	Parameter APB_LEAF_SLV6_END_ADDR bound to: 1342210047 - type: integer 
	Parameter APB_LEAF_SLV7_START_ADDR bound to: 1342210048 - type: integer 
	Parameter APB_LEAF_SLV7_END_ADDR bound to: 1342226431 - type: integer 
	Parameter APB_LEAF_SLV8_START_ADDR bound to: 1342226432 - type: integer 
	Parameter APB_LEAF_SLV8_END_ADDR bound to: 1342242815 - type: integer 
	Parameter APB_LEAF_SLV9_START_ADDR bound to: 1342242816 - type: integer 
	Parameter APB_LEAF_SLV9_END_ADDR bound to: 1342259199 - type: integer 
	Parameter APB_LEAF_SLV10_START_ADDR bound to: 1342259200 - type: integer 
	Parameter APB_LEAF_SLV10_END_ADDR bound to: 1342275583 - type: integer 
	Parameter APB_LEAF_SLV11_START_ADDR bound to: 1342275584 - type: integer 
	Parameter APB_LEAF_SLV11_END_ADDR bound to: 1342291967 - type: integer 
	Parameter APB_LEAF_SLV12_START_ADDR bound to: 1342291968 - type: integer 
	Parameter APB_LEAF_SLV12_END_ADDR bound to: 1342308351 - type: integer 
	Parameter APB_LEAF_SLV13_START_ADDR bound to: 1342308352 - type: integer 
	Parameter APB_LEAF_SLV13_END_ADDR bound to: 1342324735 - type: integer 
	Parameter APB_LEAF_SLV14_START_ADDR bound to: 1342324736 - type: integer 
	Parameter APB_LEAF_SLV14_END_ADDR bound to: 1342341119 - type: integer 
	Parameter APB_LEAF_SLV15_START_ADDR bound to: 1342373888 - type: integer 
	Parameter APB_LEAF_SLV15_END_ADDR bound to: 1342390271 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb0_leaf_mux' (56#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'csky_apb0_top' (57#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb0.v:357]
INFO: [Synth 8-6157] synthesizing module 'tim0_sec_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:672]
INFO: [Synth 8-6157] synthesizing module 'timers_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:535]
	Parameter TIMER1_WIDTH bound to: 6'b100000 
	Parameter TIMER1_METASTABLE bound to: 1'b0 
	Parameter TIMER1_PULSE_EXTD bound to: 1'b1 
	Parameter TIMER2_WIDTH bound to: 6'b100000 
	Parameter TIMER2_METASTABLE bound to: 1'b0 
	Parameter TIMER2_PULSE_EXTD bound to: 1'b1 
	Parameter TIMER_ADDR_LHS bound to: 5'b00111 
	Parameter TIMER_CTRL_WIDTH bound to: 6'b000101 
INFO: [Synth 8-6157] synthesizing module 'timers_apbif' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:92]
	Parameter TIMER1_WIDTH bound to: 6'b100000 
	Parameter TIMER1_METASTABLE bound to: 1'b0 
	Parameter TIMER1_PULSE_EXTD bound to: 1'b1 
	Parameter TIMER2_WIDTH bound to: 6'b100000 
	Parameter TIMER2_METASTABLE bound to: 1'b0 
	Parameter TIMER2_PULSE_EXTD bound to: 1'b1 
	Parameter TIMER_ADDR_LHS bound to: 5'b00111 
	Parameter TIMER_CTRL_WIDTH bound to: 6'b000101 
	Parameter TIMER1LC_OFFSET bound to: 8'b00000000 
	Parameter TIMER1CV_OFFSET bound to: 8'b00000001 
	Parameter TIMER1CR_OFFSET bound to: 8'b00000010 
	Parameter TIMER1EOI_OFFSET bound to: 8'b00000011 
	Parameter TIMER1INTST_OFFSET bound to: 8'b00000100 
	Parameter TIMER2LC_OFFSET bound to: 8'b00000101 
	Parameter TIMER2CV_OFFSET bound to: 8'b00000110 
	Parameter TIMER2CR_OFFSET bound to: 8'b00000111 
	Parameter TIMER2EOI_OFFSET bound to: 8'b00001000 
	Parameter TIMER2INTST_OFFSET bound to: 8'b00001001 
	Parameter TIMERSINTST_OFFSET bound to: 8'b00101000 
	Parameter TIMERSEOI_OFFSET bound to: 8'b00101001 
	Parameter TIMERSRAW_OFFSET bound to: 8'b00101010 
WARNING: [Synth 8-6014] Unused sequential element timer1_int_ff1_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:343]
WARNING: [Synth 8-6014] Unused sequential element timer1_int_ff2_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:344]
WARNING: [Synth 8-6014] Unused sequential element timer2_int_ff1_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:345]
WARNING: [Synth 8-6014] Unused sequential element timer2_int_ff2_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:346]
INFO: [Synth 8-6155] done synthesizing module 'timers_apbif' (58#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:92]
INFO: [Synth 8-6157] synthesizing module 'timers_frc' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:432]
	Parameter TIMER_WIDTH bound to: 6'b100000 
	Parameter TIMER_PULSE_EXTD bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element extend2_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:512]
WARNING: [Synth 8-6014] Unused sequential element extend3_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:513]
INFO: [Synth 8-6155] done synthesizing module 'timers_frc' (59#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:432]
INFO: [Synth 8-6155] done synthesizing module 'timers_top' (60#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:535]
INFO: [Synth 8-6155] done synthesizing module 'tim_top' (61#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:672]
INFO: [Synth 8-6155] done synthesizing module 'tim0_sec_top' (62#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim2_sec_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim2.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim2_tim_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim2.v:94]
INFO: [Synth 8-6155] done synthesizing module 'tim2_tim_top' (63#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim2.v:94]
INFO: [Synth 8-6155] done synthesizing module 'tim2_sec_top' (64#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim2.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim4_sec_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim4.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim4_tim_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim4.v:93]
INFO: [Synth 8-6155] done synthesizing module 'tim4_tim_top' (65#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim4.v:93]
INFO: [Synth 8-6155] done synthesizing module 'tim4_sec_top' (66#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim4.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim6_sec_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim6.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim6_tim_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim6.v:93]
INFO: [Synth 8-6155] done synthesizing module 'tim6_tim_top' (67#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim6.v:93]
INFO: [Synth 8-6155] done synthesizing module 'tim6_sec_top' (68#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim6.v:11]
INFO: [Synth 8-6157] synthesizing module 'usi0_sec_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3765]
INFO: [Synth 8-6157] synthesizing module 'usi_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3916]
INFO: [Synth 8-6157] synthesizing module 'uart' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3335]
	Parameter UART_IDLE bound to: 3'b000 
	Parameter UART_STOP bound to: 3'b001 
	Parameter UART_START bound to: 3'b011 
	Parameter UART_DATA bound to: 3'b010 
	Parameter UART_PARITY bound to: 3'b110 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3555]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3581]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3616]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3669]
INFO: [Synth 8-6155] done synthesizing module 'uart' (69#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3335]
INFO: [Synth 8-6157] synthesizing module 'i2c_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:2134]
INFO: [Synth 8-6157] synthesizing module 'i2cm' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:602]
	Parameter I2CM_IDLE bound to: 3'b000 
	Parameter I2CM_START bound to: 3'b001 
	Parameter I2CM_SPECIAL bound to: 3'b011 
	Parameter I2CM_RESTART bound to: 3'b010 
	Parameter I2CM_ADDR0 bound to: 3'b110 
	Parameter I2CM_ADDR1 bound to: 3'b111 
	Parameter I2CM_DATA bound to: 3'b101 
	Parameter I2CM_STOP bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:860]
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:1018]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:1066]
INFO: [Synth 8-6155] done synthesizing module 'i2cm' (70#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:602]
INFO: [Synth 8-6157] synthesizing module 'i2cs' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:1625]
	Parameter I2CS_IDLE bound to: 2'b00 
	Parameter I2CS_ADDR0 bound to: 2'b01 
	Parameter I2CS_ADDR1 bound to: 2'b11 
	Parameter I2CS_DATA bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'i2cs' (71#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:1625]
INFO: [Synth 8-6155] done synthesizing module 'i2c_top' (72#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:2134]
INFO: [Synth 8-6157] synthesizing module 'spi' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:2625]
	Parameter SPIM_IDLE bound to: 2'b00 
	Parameter SPIM_START bound to: 2'b01 
	Parameter SPIM_DATA bound to: 2'b11 
	Parameter SPIM_STOP bound to: 2'b10 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:2839]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:2866]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:2916]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:2981]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3071]
INFO: [Synth 8-6155] done synthesizing module 'spi' (73#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:2625]
INFO: [Synth 8-6157] synthesizing module 'sdata_if' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sdata_if' (74#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:2399]
INFO: [Synth 8-6157] synthesizing module 'apb_if' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:39]
	Parameter TP bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_if' (75#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:39]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo_16x16' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3107]
	Parameter FIFO_DW bound to: 16 - type: integer 
	Parameter FIFO_AW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element full_d_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3266]
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo_16x16' (76#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3107]
INFO: [Synth 8-6155] done synthesizing module 'usi_top' (77#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3916]
INFO: [Synth 8-6155] done synthesizing module 'usi0_sec_top' (78#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3765]
INFO: [Synth 8-6157] synthesizing module 'usi2_sec_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi1.v:162]
INFO: [Synth 8-6155] done synthesizing module 'usi2_sec_top' (79#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi1.v:162]
INFO: [Synth 8-6157] synthesizing module 'apb_dummy_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dummy.v:11]
INFO: [Synth 8-6155] done synthesizing module 'apb_dummy_top' (80#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dummy.v:11]
INFO: [Synth 8-6157] synthesizing module 'wdt_sec_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:519]
INFO: [Synth 8-6157] synthesizing module 'wdt' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:588]
	Parameter WDT_ADDR_LHS bound to: 5'b00111 
	Parameter WDT_CLK_EN bound to: 1'b0 
	Parameter WDT_PAUSE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'wdt_biu' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:11]
	Parameter WDT_ADDR_LHS bound to: 5'b00111 
INFO: [Synth 8-6155] done synthesizing module 'wdt_biu' (81#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:11]
INFO: [Synth 8-6157] synthesizing module 'wdt_regfile' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:242]
	Parameter WDT_CNT_WIDTH bound to: 6'b100000 
	Parameter WDT_DUAL_TOP bound to: 1'b1 
	Parameter WDT_DFLT_TOP bound to: 4'b0000 
	Parameter WDT_DFLT_TOP_INIT bound to: 4'b0000 
	Parameter WDT_USE_FIX_TOP bound to: 1'b0 
	Parameter WDT_USER_TOP_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_15 bound to: 2147483647 - type: integer 
	Parameter WDT_USER_TOP_INIT_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_INIT_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_INIT_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_INIT_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_INIT_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_INIT_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_INIT_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_INIT_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_INIT_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_INIT_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_INIT_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_INIT_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_INIT_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_INIT_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_INIT_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_INIT_15 bound to: 2147483647 - type: integer 
	Parameter WDT_DFLT_RPL bound to: 3'b000 
	Parameter WDT_DFLT_RMOD bound to: 1'b0 
	Parameter WDT_ALWAYS_EN bound to: 1'b0 
	Parameter WDT_CLK_EN bound to: 1'b0 
	Parameter WDT_PAUSE bound to: 1'b0 
	Parameter WDT_TOP_RST bound to: 8'b00000000 
	Parameter WDT_CNT_RST bound to: 65535 - type: integer 
	Parameter WDT_ADDR_LHS bound to: 5'b00111 
	Parameter WDT_CR_OFFSET bound to: 0 - type: integer 
	Parameter WDT_TORR_OFFSET bound to: 1 - type: integer 
	Parameter WDT_CCVR_OFFSET bound to: 2 - type: integer 
	Parameter WDT_CRR_OFFSET bound to: 3 - type: integer 
	Parameter WDT_STAT_OFFSET bound to: 4 - type: integer 
	Parameter WDT_EOI_OFFSET bound to: 5 - type: integer 
	Parameter WDT_FIXED_TOP_0 bound to: 65535 - type: integer 
	Parameter WDT_FIXED_TOP_1 bound to: 131071 - type: integer 
	Parameter WDT_FIXED_TOP_2 bound to: 262143 - type: integer 
	Parameter WDT_FIXED_TOP_3 bound to: 524287 - type: integer 
	Parameter WDT_FIXED_TOP_4 bound to: 1048575 - type: integer 
	Parameter WDT_FIXED_TOP_5 bound to: 2097151 - type: integer 
	Parameter WDT_FIXED_TOP_6 bound to: 4194303 - type: integer 
	Parameter WDT_FIXED_TOP_7 bound to: 8388607 - type: integer 
	Parameter WDT_FIXED_TOP_8 bound to: 16777215 - type: integer 
	Parameter WDT_FIXED_TOP_9 bound to: 33554431 - type: integer 
	Parameter WDT_FIXED_TOP_10 bound to: 67108863 - type: integer 
	Parameter WDT_FIXED_TOP_11 bound to: 134217727 - type: integer 
	Parameter WDT_FIXED_TOP_12 bound to: 268435455 - type: integer 
	Parameter WDT_FIXED_TOP_13 bound to: 536870911 - type: integer 
	Parameter WDT_FIXED_TOP_14 bound to: 1073741823 - type: integer 
	Parameter WDT_FIXED_TOP_15 bound to: 2147483647 - type: integer 
	Parameter WDT_RPL_0 bound to: 1 - type: integer 
	Parameter WDT_RPL_1 bound to: 3 - type: integer 
	Parameter WDT_RPL_2 bound to: 7 - type: integer 
	Parameter WDT_RPL_3 bound to: 15 - type: integer 
	Parameter WDT_RPL_4 bound to: 31 - type: integer 
	Parameter WDT_RPL_5 bound to: 63 - type: integer 
	Parameter WDT_RPL_6 bound to: 127 - type: integer 
	Parameter WDT_RPL_7 bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wdt_regfile' (82#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:242]
INFO: [Synth 8-6157] synthesizing module 'wdt_isrc' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:116]
	Parameter WDT_CNT_WIDTH bound to: 6'b100000 
	Parameter WDT_DUAL_TOP bound to: 1'b1 
	Parameter WDT_DFLT_TOP bound to: 4'b0000 
	Parameter WDT_DFLT_TOP_INIT bound to: 4'b0000 
	Parameter WDT_USE_FIX_TOP bound to: 1'b0 
	Parameter WDT_USER_TOP_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_15 bound to: 2147483647 - type: integer 
	Parameter WDT_USER_TOP_INIT_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_INIT_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_INIT_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_INIT_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_INIT_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_INIT_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_INIT_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_INIT_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_INIT_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_INIT_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_INIT_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_INIT_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_INIT_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_INIT_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_INIT_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_INIT_15 bound to: 2147483647 - type: integer 
	Parameter WDT_DFLT_RPL bound to: 3'b000 
	Parameter WDT_DFLT_RMOD bound to: 1'b0 
	Parameter WDT_ALWAYS_EN bound to: 1'b0 
	Parameter WDT_CLK_EN bound to: 1'b0 
	Parameter WDT_PAUSE bound to: 1'b0 
	Parameter WDT_TOP_RST bound to: 8'b00000000 
	Parameter WDT_CNT_RST bound to: 65535 - type: integer 
	Parameter WDT_ADDR_LHS bound to: 5'b00111 
INFO: [Synth 8-6157] synthesizing module 'wdt_cnt' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:43]
	Parameter WDT_CNT_WIDTH bound to: 6'b100000 
	Parameter WDT_DUAL_TOP bound to: 1'b1 
	Parameter WDT_DFLT_TOP bound to: 4'b0000 
	Parameter WDT_DFLT_TOP_INIT bound to: 4'b0000 
	Parameter WDT_USE_FIX_TOP bound to: 1'b0 
	Parameter WDT_USER_TOP_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_15 bound to: 2147483647 - type: integer 
	Parameter WDT_USER_TOP_INIT_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_INIT_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_INIT_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_INIT_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_INIT_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_INIT_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_INIT_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_INIT_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_INIT_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_INIT_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_INIT_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_INIT_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_INIT_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_INIT_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_INIT_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_INIT_15 bound to: 2147483647 - type: integer 
	Parameter WDT_DFLT_RPL bound to: 3'b000 
	Parameter WDT_DFLT_RMOD bound to: 1'b0 
	Parameter WDT_ALWAYS_EN bound to: 1'b0 
	Parameter WDT_CLK_EN bound to: 1'b0 
	Parameter WDT_PAUSE bound to: 1'b0 
	Parameter WDT_TOP_RST bound to: 8'b00000000 
	Parameter WDT_CNT_RST bound to: 65535 - type: integer 
	Parameter WDT_ADDR_LHS bound to: 5'b00111 
WARNING: [Synth 8-6014] Unused sequential element ext_rise_edge_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:95]
WARNING: [Synth 8-6014] Unused sequential element extend_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:111]
INFO: [Synth 8-6155] done synthesizing module 'wdt_cnt' (83#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:43]
INFO: [Synth 8-6157] synthesizing module 'wdt_isrg' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:165]
	Parameter WDT_CNT_WIDTH bound to: 6'b100000 
	Parameter WDT_DUAL_TOP bound to: 1'b1 
	Parameter WDT_DFLT_TOP bound to: 4'b0000 
	Parameter WDT_DFLT_TOP_INIT bound to: 4'b0000 
	Parameter WDT_USE_FIX_TOP bound to: 1'b0 
	Parameter WDT_USER_TOP_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_15 bound to: 2147483647 - type: integer 
	Parameter WDT_USER_TOP_INIT_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_INIT_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_INIT_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_INIT_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_INIT_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_INIT_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_INIT_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_INIT_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_INIT_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_INIT_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_INIT_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_INIT_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_INIT_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_INIT_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_INIT_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_INIT_15 bound to: 2147483647 - type: integer 
	Parameter WDT_DFLT_RPL bound to: 3'b000 
	Parameter WDT_DFLT_RMOD bound to: 1'b0 
	Parameter WDT_ALWAYS_EN bound to: 1'b0 
	Parameter WDT_CLK_EN bound to: 1'b0 
	Parameter WDT_PAUSE bound to: 1'b0 
	Parameter WDT_TOP_RST bound to: 8'b00000000 
	Parameter WDT_CNT_RST bound to: 65535 - type: integer 
	Parameter WDT_ADDR_LHS bound to: 5'b00111 
WARNING: [Synth 8-6014] Unused sequential element extend_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:208]
INFO: [Synth 8-6155] done synthesizing module 'wdt_isrg' (84#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:165]
INFO: [Synth 8-6155] done synthesizing module 'wdt_isrc' (85#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:116]
INFO: [Synth 8-6155] done synthesizing module 'wdt' (86#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:588]
INFO: [Synth 8-6155] done synthesizing module 'wdt_sec_top' (87#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/wdt.v:519]
INFO: [Synth 8-6157] synthesizing module 'pwm_sec_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pwm.v:5314]
INFO: [Synth 8-6157] synthesizing module 'pwm' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pwm.v:64]
INFO: [Synth 8-6157] synthesizing module 'pwm_ctrl' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pwm.v:3113]
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pwm.v:4154]
INFO: [Synth 8-6157] synthesizing module 'clk_mux2' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/common.v:11]
INFO: [Synth 8-6155] done synthesizing module 'clk_mux2' (88#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/common.v:11]
INFO: [Synth 8-6157] synthesizing module 'pwm_gen' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pwm.v:4772]
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pwm.v:5087]
INFO: [Synth 8-6155] done synthesizing module 'pwm_gen' (89#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pwm.v:4772]
INFO: [Synth 8-6155] done synthesizing module 'pwm_ctrl' (90#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pwm.v:3113]
INFO: [Synth 8-6157] synthesizing module 'pwm_apbif' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pwm.v:1147]
INFO: [Synth 8-6155] done synthesizing module 'pwm_apbif' (91#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pwm.v:1147]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (92#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pwm.v:64]
INFO: [Synth 8-6155] done synthesizing module 'pwm_sec_top' (93#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pwm.v:5314]
INFO: [Synth 8-6155] done synthesizing module 'apb0_sub_top' (94#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb0_sub_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'apb1_sub_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb1_sub_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'csky_apb1_top' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb1.v:357]
	Parameter AHB_APB_BRIDGE_EN bound to: 1'b1 
	Parameter APB_LEAF_SLV_NUM bound to: 5'b10000 
	Parameter APB_LEAF_SLV0_START_ADDR bound to: 1610612736 - type: integer 
	Parameter APB_LEAF_SLV0_END_ADDR bound to: 1610613759 - type: integer 
	Parameter APB_LEAF_SLV1_START_ADDR bound to: 1610613760 - type: integer 
	Parameter APB_LEAF_SLV1_END_ADDR bound to: 1610614783 - type: integer 
	Parameter APB_LEAF_SLV2_START_ADDR bound to: 1610614784 - type: integer 
	Parameter APB_LEAF_SLV2_END_ADDR bound to: 1610615807 - type: integer 
	Parameter APB_LEAF_SLV3_START_ADDR bound to: 1610615808 - type: integer 
	Parameter APB_LEAF_SLV3_END_ADDR bound to: 1610616831 - type: integer 
	Parameter APB_LEAF_SLV4_START_ADDR bound to: 1610776576 - type: integer 
	Parameter APB_LEAF_SLV4_END_ADDR bound to: 1610792959 - type: integer 
	Parameter APB_LEAF_SLV5_START_ADDR bound to: 1610711040 - type: integer 
	Parameter APB_LEAF_SLV5_END_ADDR bound to: 1610727423 - type: integer 
	Parameter APB_LEAF_SLV6_START_ADDR bound to: 1610629120 - type: integer 
	Parameter APB_LEAF_SLV6_END_ADDR bound to: 1610645503 - type: integer 
	Parameter APB_LEAF_SLV7_START_ADDR bound to: 1610645504 - type: integer 
	Parameter APB_LEAF_SLV7_END_ADDR bound to: 1610661887 - type: integer 
	Parameter APB_LEAF_SLV8_START_ADDR bound to: 1610661888 - type: integer 
	Parameter APB_LEAF_SLV8_END_ADDR bound to: 1610678271 - type: integer 
	Parameter APB_LEAF_SLV9_START_ADDR bound to: 1610678272 - type: integer 
	Parameter APB_LEAF_SLV9_END_ADDR bound to: 1610694655 - type: integer 
	Parameter APB_LEAF_SLV10_START_ADDR bound to: 1610694656 - type: integer 
	Parameter APB_LEAF_SLV10_END_ADDR bound to: 1610711039 - type: integer 
	Parameter APB_LEAF_SLV11_START_ADDR bound to: 1610727424 - type: integer 
	Parameter APB_LEAF_SLV11_END_ADDR bound to: 1610743807 - type: integer 
	Parameter APB_LEAF_SLV12_START_ADDR bound to: 1610743808 - type: integer 
	Parameter APB_LEAF_SLV12_END_ADDR bound to: 1610760191 - type: integer 
	Parameter APB_LEAF_SLV13_START_ADDR bound to: 1610760192 - type: integer 
	Parameter APB_LEAF_SLV13_END_ADDR bound to: 1610776575 - type: integer 
	Parameter APB_LEAF_SLV14_START_ADDR bound to: 1610792960 - type: integer 
	Parameter APB_LEAF_SLV14_END_ADDR bound to: 1610809343 - type: integer 
	Parameter APB_LEAF_SLV15_START_ADDR bound to: 1610809344 - type: integer 
	Parameter APB_LEAF_SLV15_END_ADDR bound to: 1610825727 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'apb1_state_ctrl' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb1.v:83]
	Parameter IDLE bound to: 7'b0000001 
	Parameter WTW bound to: 7'b0000010 
	Parameter SPW bound to: 7'b0000100 
	Parameter ASW bound to: 7'b0001000 
	Parameter WTR bound to: 7'b0010000 
	Parameter SPR bound to: 7'b0100000 
	Parameter ASR bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'apb1_state_ctrl' (95#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb1.v:83]
INFO: [Synth 8-6157] synthesizing module 'apb1_leaf_mux' [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb1.v:11]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter AHB_APB_BRIDGE_EN bound to: 1'b1 
	Parameter APB_LEAF_SLV_NUM bound to: 5'b10000 
	Parameter APB_LEAF_SLV0_START_ADDR bound to: 1610612736 - type: integer 
	Parameter APB_LEAF_SLV0_END_ADDR bound to: 1610613759 - type: integer 
	Parameter APB_LEAF_SLV1_START_ADDR bound to: 1610613760 - type: integer 
	Parameter APB_LEAF_SLV1_END_ADDR bound to: 1610614783 - type: integer 
	Parameter APB_LEAF_SLV2_START_ADDR bound to: 1610614784 - type: integer 
	Parameter APB_LEAF_SLV2_END_ADDR bound to: 1610615807 - type: integer 
	Parameter APB_LEAF_SLV3_START_ADDR bound to: 1610615808 - type: integer 
	Parameter APB_LEAF_SLV3_END_ADDR bound to: 1610616831 - type: integer 
	Parameter APB_LEAF_SLV4_START_ADDR bound to: 1610776576 - type: integer 
	Parameter APB_LEAF_SLV4_END_ADDR bound to: 1610792959 - type: integer 
	Parameter APB_LEAF_SLV5_START_ADDR bound to: 1610711040 - type: integer 
	Parameter APB_LEAF_SLV5_END_ADDR bound to: 1610727423 - type: integer 
	Parameter APB_LEAF_SLV6_START_ADDR bound to: 1610629120 - type: integer 
	Parameter APB_LEAF_SLV6_END_ADDR bound to: 1610645503 - type: integer 
	Parameter APB_LEAF_SLV7_START_ADDR bound to: 1610645504 - type: integer 
	Parameter APB_LEAF_SLV7_END_ADDR bound to: 1610661887 - type: integer 
	Parameter APB_LEAF_SLV8_START_ADDR bound to: 1610661888 - type: integer 
	Parameter APB_LEAF_SLV8_END_ADDR bound to: 1610678271 - type: integer 
	Parameter APB_LEAF_SLV9_START_ADDR bound to: 1610678272 - type: integer 
	Parameter APB_LEAF_SLV9_END_ADDR bound to: 1610694655 - type: integer 
	Parameter APB_LEAF_SLV10_START_ADDR bound to: 1610694656 - type: integer 
	Parameter APB_LEAF_SLV10_END_ADDR bound to: 1610711039 - type: integer 
	Parameter APB_LEAF_SLV11_START_ADDR bound to: 1610727424 - type: integer 
	Parameter APB_LEAF_SLV11_END_ADDR bound to: 1610743807 - type: integer 
	Parameter APB_LEAF_SLV12_START_ADDR bound to: 1610743808 - type: integer 
	Parameter APB_LEAF_SLV12_END_ADDR bound to: 1610760191 - type: integer 
	Parameter APB_LEAF_SLV13_START_ADDR bound to: 1610760192 - type: integer 
	Parameter APB_LEAF_SLV13_END_ADDR bound to: 1610776575 - type: integer 
	Parameter APB_LEAF_SLV14_START_ADDR bound to: 1610792960 - type: integer 
	Parameter APB_LEAF_SLV14_END_ADDR bound to: 1610809343 - type: integer 
	Parameter APB_LEAF_SLV15_START_ADDR bound to: 1610809344 - type: integer 
	Parameter APB_LEAF_SLV15_END_ADDR bound to: 1610825727 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb1_leaf_mux' (96#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'csky_apb1_top' (97#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/apb1.v:357]
INFO: [Synth 8-6155] done synthesizing module 'tim1_tim_top' (98#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim1.v:92]
INFO: [Synth 8-6155] done synthesizing module 'tim1_sec_top' (99#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'tim3_tim_top' (100#1) [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim3.v:93]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter IDLE bound to: 3'b001 
	Parameter WFG1 bound to: 3'b010 
	Parameter WFD1 bound to: 3'b011 
	Parameter WFD1WFG2 bound to: 3'b000 
	Parameter WFD1WFD2 bound to: 3'b110 
	Parameter ABORT_IDLE bound to: 1'b0 
	Parameter ABORT_VLD bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:9761]
	Parameter IDLE bound to: 2'b00 
	Parameter POP1_EN bound to: 2'b01 
	Parameter POP2_EN bound to: 2'b10 
	Parameter FLUSH bound to: 2'b11 
	Parameter ENTRY_NUM bound to: 6 - type: integer 
	Parameter EBREAK bound to: 1048691 - type: integer 
	Parameter FUNC_WIDTH bound to: 3 - type: integer 
	Parameter SUB_FUNC_WIDTH bound to: 4 - type: integer 
	Parameter ADDER bound to: 3'b001 
	Parameter LOGIC bound to: 3'b010 
	Parameter SHIFT bound to: 3'b100 
	Parameter ADD bound to: 4'b0001 
	Parameter LTU bound to: 4'b0010 
	Parameter SLT bound to: 4'b0100 
	Parameter SUB bound to: 4'b1000 
	Parameter MOV bound to: 4'b0001 
	Parameter AND bound to: 4'b0010 
	Parameter OR bound to: 4'b0100 
	Parameter XOR bound to: 4'b1000 
	Parameter SRA bound to: 4'bx001 
	Parameter SLL bound to: 4'bx010 
	Parameter SRL bound to: 4'bx100 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:12049]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:13734]
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:10719]
	Parameter IDLE bound to: 3'b000 
	Parameter WFI1 bound to: 3'b001 
	Parameter SPLIT bound to: 3'b010 
	Parameter WFI2 bound to: 3'b011 
	Parameter PAIR bound to: 3'b110 
	Parameter PAIRS bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:12840]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:12942]
WARNING: [Synth 8-6014] Unused sequential element mad_neg_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:12891]
	Parameter BKPT_IDLE bound to: 1'b0 
	Parameter BKPT_ACK bound to: 1'b1 
	Parameter TRACE_IDLE bound to: 1'b0 
	Parameter TRACE_ACK bound to: 1'b1 
	Parameter BR_DBG_IDLE bound to: 2'b00 
	Parameter BR_DBG_ACK bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:15451]
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:15488]
	Parameter IDLE bound to: 2'b00 
	Parameter LOAD bound to: 2'b11 
	Parameter STORE bound to: 2'b10 
	Parameter ALU bound to: 2'b01 
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:17687]
	Parameter IDLE bound to: 1'b0 
	Parameter WAIT_IDLE bound to: 1'b1 
	Parameter FETCH_IDLE bound to: 1'b0 
	Parameter FETCH_MASK bound to: 1'b1 
	Parameter EMMU_IDLE bound to: 1'b0 
	Parameter EMMU_WAIT_IDLE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:14312]
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:14338]
	Parameter IDLE bound to: 4'b0000 
	Parameter BUF_VBR bound to: 4'b0001 
	Parameter WAIT_IDLE bound to: 4'b0010 
	Parameter WAIT_GRANT bound to: 4'b0011 
	Parameter WAIT_DATA bound to: 4'b0100 
	Parameter NONVEC_WAIT bound to: 4'b0101 
	Parameter NONVEC_WAIT_IDLE bound to: 4'b0110 
	Parameter VEC_ERR bound to: 4'b0111 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter LE bound to: 2'b00 
	Parameter BE_V1 bound to: 2'b10 
	Parameter BE_V2 bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:18538]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:18568]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:18598]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:18628]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:18704]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:18746]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:18776]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:18800]
	Parameter IDLE bound to: 1'b0 
	Parameter WAIT_DATA bound to: 1'b1 
	Parameter MISL_VEC bound to: 5'b00100 
	Parameter MISS_VEC bound to: 5'b00110 
	Parameter ACCL_VEC bound to: 5'b00101 
	Parameter ACCS_VEC bound to: 5'b00111 
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:18062]
	Parameter MSTATUS bound to: 12'b001100000000 
	Parameter MISA bound to: 12'b001100000001 
	Parameter MIE bound to: 12'b001100000100 
	Parameter MTVEC bound to: 12'b001100000101 
	Parameter MSCRATCH bound to: 12'b001101000000 
	Parameter MEPC bound to: 12'b001101000001 
	Parameter MCAUSE bound to: 12'b001101000010 
	Parameter MTVAL bound to: 12'b001101000011 
	Parameter MIP bound to: 12'b001101000100 
	Parameter MCYCLE bound to: 12'b101100000000 
	Parameter MINSTRET bound to: 12'b101100000010 
	Parameter MCYCLEH bound to: 12'b101110000000 
	Parameter MINSTRETH bound to: 12'b101110000010 
	Parameter MVENDORID bound to: 12'b111100010001 
	Parameter MARCHID bound to: 12'b111100010010 
	Parameter MIMPID bound to: 12'b111100010011 
	Parameter MHARTID bound to: 12'b111100010100 
	Parameter MCPUID bound to: 12'b111111000000 
	Parameter MTVT bound to: 12'b001100000111 
	Parameter MNXTI bound to: 12'b001101000101 
	Parameter MINTSTATUS bound to: 12'b001101000110 
	Parameter MSTATUS bound to: 12'b001100000000 
	Parameter MISA bound to: 12'b001100000001 
	Parameter MIE bound to: 12'b001100000100 
	Parameter MTVEC bound to: 12'b001100000101 
	Parameter MSCRATCH bound to: 12'b001101000000 
	Parameter MEPC bound to: 12'b001101000001 
	Parameter MCAUSE bound to: 12'b001101000010 
	Parameter MTVAL bound to: 12'b001101000011 
	Parameter MIP bound to: 12'b001101000100 
	Parameter MCYCLE bound to: 12'b101100000000 
	Parameter MINSTRET bound to: 12'b101100000010 
	Parameter MCYCLEH bound to: 12'b101110000000 
	Parameter MINSTRETH bound to: 12'b101110000010 
	Parameter MVENDORID bound to: 12'b111100010001 
	Parameter MARCHID bound to: 12'b111100010010 
	Parameter MIMPID bound to: 12'b111100010011 
	Parameter MHARTID bound to: 12'b111100010100 
	Parameter MCPUID bound to: 12'b111111000000 
	Parameter MTVT bound to: 12'b001100000111 
	Parameter MNXTI bound to: 12'b001101000101 
	Parameter MINTSTATUS bound to: 12'b001101000110 
	Parameter MSTATUS bound to: 12'b001100000000 
	Parameter MCAUSE bound to: 12'b001101000010 
	Parameter MNXTI bound to: 12'b001101000101 
	Parameter IDLE bound to: 2'b00 
	Parameter WFACK bound to: 2'b01 
	Parameter WFCPLT bound to: 2'b11 
	Parameter CPLT bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:6117]
	Parameter TCIPIF_BASE bound to: 4'b1110 
	Parameter CIDLE bound to: 3'b000 
	Parameter SAHBL bound to: 3'b001 
	Parameter CTCIP bound to: 3'b010 
	Parameter IAHBL bound to: 3'b011 
	Parameter DAHBL bound to: 3'b100 
	Parameter IDLE bound to: 2'b00 
	Parameter BSTACK_FAIL bound to: 2'b01 
	Parameter DENY bound to: 2'b10 
	Parameter TCIPIF_BASE bound to: 4'b1110 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter WFD bound to: 3'b001 
	Parameter WFG bound to: 3'b010 
	Parameter ERROR1 bound to: 3'b110 
	Parameter ERROR2 bound to: 3'b111 
	Parameter A50 bound to: 4'b0000 
	Parameter A18651 bound to: 4'b0001 
	Parameter A51 bound to: 4'b0010 
	Parameter A18650 bound to: 4'b0011 
	Parameter A52 bound to: 4'b0100 
	Parameter A1864f bound to: 4'b0101 
	Parameter A53 bound to: 4'b0110 
	Parameter A1864e bound to: 4'b0111 
	Parameter A54 bound to: 4'b1000 
	Parameter A18632 bound to: 4'b0000 
	Parameter A70 bound to: 4'b0001 
	Parameter A18631 bound to: 4'b0011 
	Parameter A71 bound to: 4'b0010 
	Parameter A18630 bound to: 4'b0110 
	Parameter A72 bound to: 4'b0111 
	Parameter A1862f bound to: 4'b0101 
	Parameter A73 bound to: 4'b0100 
	Parameter A1862e bound to: 4'b1100 
	Parameter CORETIM_IN bound to: 24'b111000000000000011100000 
	Parameter CORETIM_EX bound to: 28'b1110000000000000111000000000 
	Parameter VIC_IN bound to: 20'b11100000000000001110 
	Parameter VIC_EX1 bound to: 24'b111000000000000011100000 
	Parameter VIC_EX2 bound to: 24'b111000000000000011101101 
	Parameter VIC_EX3 bound to: 24'b111000000000000011101110 
	Parameter VIC_EX4 bound to: 24'b111000000000000011101111 
	Parameter POWER_IN bound to: 28'b1110000000000000111011111001 
	Parameter SEU_IN bound to: 28'b1110000000000000111011111010 
	Parameter SCRMB_IN1 bound to: 28'b1110000000000000111011111011 
	Parameter SCRMB_IN2 bound to: 28'b1110000000000000111011111100 
	Parameter CRU_IN bound to: 20'b11100000000000001111 
	Parameter SEU_BIST_IN bound to: 20'b11100000000000010000 
	Parameter HAD_IMG_IN bound to: 20'b11100000000000010001 
	Parameter CMMU_IN1 bound to: 24'b111000000001000000000000 
	Parameter CMMU_IN2 bound to: 24'b111000000001000000000001 
	Parameter IDLE bound to: 1'b0 
	Parameter ERROR bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:20306]
	Parameter CLICINTNUM bound to: 64 - type: integer 
	Parameter CLICMASK bound to: 8 - type: integer 
	Parameter CLICINTBITS bound to: 3 - type: integer 
	Parameter CLICINTIP_BASE bound to: 2'b00 
	Parameter CLICINTIE_BASE bound to: 2'b01 
	Parameter CLICINTCFG_BASE bound to: 2'b10 
	Parameter CLICCFG bound to: 10'b1100000000 
	Parameter CLICTH bound to: 10'b1100000001 
	Parameter CLICTHCFG bound to: 10'b1100000010 
	Parameter CLICINTNUM bound to: 64 - type: integer 
	Parameter CLICINTNUM bound to: 64 - type: integer 
	Parameter CLICMASK bound to: 8 - type: integer 
	Parameter CLICINTBITS bound to: 3 - type: integer 
	Parameter NLMASK bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cpu_pmu_srst_b_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/core_top.v:469]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter ERROR bound to: 2'b01 
	Parameter REG_NUM bound to: 64 - type: integer 
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter BYTE bound to: 3'b000 
	Parameter HALFWORD bound to: 3'b001 
	Parameter WORD bound to: 3'b010 
	Parameter OKAY bound to: 2'b00 
	Parameter ERROR bound to: 2'b01 
	Parameter RETRY bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/sms.v:345]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/sms.v:466]
INFO: [Synth 8-226] default block is never used [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/sms.v:466]
	Parameter BYTE bound to: 3'b000 
	Parameter HALFWORD bound to: 3'b001 
	Parameter WORD bound to: 3'b010 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter ADDRWIDTH bound to: 14 - type: integer 
	Parameter MEMDEPTH bound to: 16384 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/sms.v:555]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/sms.v:557]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/sms.v:568]
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter ADDRWIDTH bound to: 14 - type: integer 
	Parameter MEMDEPTH bound to: 16384 - type: integer 
	Parameter ADDRWIDTH bound to: 14 - type: integer 
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter MEMDEPTH bound to: 16384 - type: integer 
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[31]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[30]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[29]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[28]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[27]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[26]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[25]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[24]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[23]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[22]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[21]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[20]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[19]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[18]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[17]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port harb_xx_haddr[16]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port mem_hprot[3]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port mem_hprot[2]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port mem_hprot[1]
WARNING: [Synth 8-3331] design sms_sms_ahbs_bk2 has unconnected port mem_hprot[0]
WARNING: [Synth 8-3331] design gated_clk_cell has unconnected port global_en
WARNING: [Synth 8-3331] design gated_clk_cell has unconnected port module_en
WARNING: [Synth 8-3331] design gated_clk_cell has unconnected port local_en
WARNING: [Synth 8-3331] design gated_clk_cell has unconnected port external_en
WARNING: [Synth 8-3331] design gated_clk_cell has unconnected port pad_yy_test_mode
WARNING: [Synth 8-3331] design gated_clk_cell has unconnected port pad_yy_gate_clk_en_b
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_addr[15]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_addr[14]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_addr[13]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_addr[12]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_addr[11]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_addr[10]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_addr[9]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_addr[8]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_addr[1]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_addr[0]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_wdata[31]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_wdata[30]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_wdata[29]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_wdata[28]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_wdata[27]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_wdata[26]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_wdata[25]
WARNING: [Synth 8-3331] design cr_coretim_top has unconnected port tcipif_coretim_wdata[24]
WARNING: [Synth 8-3331] design cr_clic_kid has unconnected port ctl_xx_prot_sec
WARNING: [Synth 8-3331] design cr_clic_kid has unconnected port int_sec_updt_val
WARNING: [Synth 8-3331] design cr_clic_kid has unconnected port intcfg_updt_value[4]
WARNING: [Synth 8-3331] design cr_clic_kid has unconnected port intcfg_updt_value[3]
WARNING: [Synth 8-3331] design cr_clic_kid has unconnected port intcfg_updt_value[2]
WARNING: [Synth 8-3331] design cr_clic_kid has unconnected port intcfg_updt_value[1]
WARNING: [Synth 8-3331] design cr_clic_kid has unconnected port intcfg_updt_value[0]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[63]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[62]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[61]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[60]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[59]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[58]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[57]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[56]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[55]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[54]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[53]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[52]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[51]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[50]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[49]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[48]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[47]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[46]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[45]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[44]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[43]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[42]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[41]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[40]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[39]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[38]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[37]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[36]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[35]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[34]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[33]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[32]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[31]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[30]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[29]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[28]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[27]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[26]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[25]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[24]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[23]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[22]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[21]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[20]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[19]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[18]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[17]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[16]
WARNING: [Synth 8-3331] design cr_clic_arb has unconnected port ctrl_arb_int_sec[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 881.633 ; gain = 569.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 881.633 ; gain = 569.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 881.633 ; gain = 569.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/constrs_1/imports/xdc/XC7A200T3B.xdc]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: PAD_JTAG_TCLK). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/constrs_1/imports/xdc/XC7A200T3B.xdc:56]
Finished Parsing XDC File [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/constrs_1/imports/xdc/XC7A200T3B.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/constrs_1/imports/xdc/XC7A200T3B.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wujian100_open_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wujian100_open_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1355.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1355.297 ; gain = 1042.969
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1355.297 ; gain = 1042.969
INFO: [Synth 8-5546] ROM "gpio_int_level_sync_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_int_en_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_int_mask_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_int_type_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_int_pol_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_sw_data_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_sw_dir_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "m0_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/dmac.v:15714]
INFO: [Synth 8-802] inferred FSM for state register 'hbus_stt_reg' in module 'fsmc'
INFO: [Synth 8-5544] ROM "hbus_stt_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hbus_stt_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hbus_stt_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hbus_stt_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hbus_stt_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hbus_stt_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hbus_stt_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hbus_stt_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hbus_stt_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hbus_stt_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s0_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s1_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s2_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s3_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s4_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s5_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "afull_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "empty_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aempty_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "afull_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "empty_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aempty_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'apb0_state_ctrl'
INFO: [Synth 8-5544] ROM "byte_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "timer1loadcount_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer1controlreg_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer2loadcount_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer2controlreg_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer2eoi_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer1eoi_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timerseoi_ren" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "toggle" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'uart_fsm_reg' in module 'uart'
INFO: [Synth 8-5544] ROM "dbit_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dbit_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dbit_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dbit_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txd_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_uart_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_uart_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_uart_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_uart_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'i2cm_fsm_reg' in module 'i2cm'
INFO: [Synth 8-5544] ROM "nxt_i2cm_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_i2cm_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_i2cm_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_i2cm_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_i2cm_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_i2cm_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_i2cm_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'i2cs_fsm_reg' in module 'i2cs'
INFO: [Synth 8-5544] ROM "nxt_i2cs_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_i2cs_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_i2cs_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_i2cs_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_i2cs_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2cs_rx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'spim_fsm_reg' in module 'spi'
INFO: [Synth 8-5544] ROM "nxt_spim_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_spim_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/usi0.v:3226]
INFO: [Synth 8-5546] ROM "full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdt_ccvr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdt_stat_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdt_cr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdt_torr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdt_crr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdt_eoi_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdt_ccvr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdt_stat_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdt_cr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdt_torr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdt_crr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wdt_eoi_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "int_top" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "int_top_init" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rpl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "zero_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pwm_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'apb1_state_ctrl'
INFO: [Synth 8-5544] ROM "byte_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'cr_ifu_ibusif'
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "decd_func0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/E902_20191018.v:13087]
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'cr_iu_mad'
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'br_cur_state_reg' in module 'cr_iu_retire'
INFO: [Synth 8-5544] ROM "br_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "br_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_rbus_lsu_vec0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'cr_iu_vector'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "imm_inv" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'cr_cp0_lpmd'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cross_cur_st_reg' in module 'cr_bmu_dbus_if'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'cr_bmu_dbus_if'
INFO: [Synth 8-5544] ROM "req_bus" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_bus" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_bus" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_bus" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_bus" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_bus" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_bus" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_bus" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_bus" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_bus" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ahbLif_cur_state_reg' in module 'cr_ahbl_if'
INFO: [Synth 8-5544] ROM "ahbLif_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ahbLif_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ahbLif_nxt_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'A1865c_reg' in module 'A45'
INFO: [Synth 8-5544] ROM "A46" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "A46" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'A1864b_reg' in module 'A1864d'
INFO: [Synth 8-5546] ROM "A1864a" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IDLE_BUS |                              000 |                            00001
     WAIT_RRDY_DRADR_BUS |                              001 |                            00010
     WAIT_RRDY_DWADR_BUS |                              010 |                            10000
     WAIT_WRDY_DWADR_BUS |                              011 |                            11000
     WAIT_WRDY_DRADR_BUS |                              100 |                            00100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hbus_stt_reg' using encoding 'sequential' in module 'fsmc'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cstate_reg' in module 'fsm250B9CA84300'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               UART_IDLE |                            00001 |                              000
              UART_START |                            00010 |                              011
               UART_DATA |                            00100 |                              010
             UART_PARITY |                            01000 |                              110
               UART_STOP |                            10000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_fsm_reg' using encoding 'one-hot' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               I2CM_IDLE |                              000 |                              000
              I2CM_START |                              001 |                              001
            I2CM_SPECIAL |                              010 |                              011
              I2CM_ADDR0 |                              011 |                              110
              I2CM_ADDR1 |                              100 |                              111
               I2CM_DATA |                              101 |                              101
            I2CM_RESTART |                              110 |                              010
               I2CM_STOP |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i2cm_fsm_reg' using encoding 'sequential' in module 'i2cm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               I2CS_IDLE |                               00 |                               00
              I2CS_ADDR0 |                               01 |                               01
              I2CS_ADDR1 |                               10 |                               11
               I2CS_DATA |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i2cs_fsm_reg' using encoding 'sequential' in module 'i2cs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               SPIM_IDLE |                               00 |                               00
              SPIM_START |                               01 |                               01
               SPIM_DATA |                               10 |                               11
               SPIM_STOP |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spim_fsm_reg' using encoding 'sequential' in module 'spi'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cstate_reg' in module 'fsm250A33622300'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              001
                    WFG1 |                              100 |                              010
                    WFD1 |                              010 |                              011
                WFD1WFG2 |                              011 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'sequential' in module 'cr_ifu_ibusif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    WFI2 |                              010 |                              011
                   SPLIT |                              001 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'sequential' in module 'cr_iu_mad'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             BR_DBG_IDLE |                                0 |                               00
              BR_DBG_ACK |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'br_cur_state_reg' using encoding 'sequential' in module 'cr_iu_retire'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
             NONVEC_WAIT |                              111 |                             0101
        NONVEC_WAIT_IDLE |                              110 |                             0110
                 BUF_VBR |                              101 |                             0001
               WAIT_IDLE |                              100 |                             0010
              WAIT_GRANT |                              011 |                             0011
               WAIT_DATA |                              010 |                             0100
                 VEC_ERR |                              001 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'cr_iu_vector'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   WFACK |                               01 |                               01
                  WFCPLT |                               10 |                               11
                    CPLT |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'cr_cp0_lpmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   CIDLE |                              000 |                              000
                   DAHBL |                              001 |                              100
                   IAHBL |                              100 |                              011
                   CTCIP |                              011 |                              010
                   SAHBL |                              010 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cross_cur_st_reg' using encoding 'sequential' in module 'cr_bmu_dbus_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
             BSTACK_FAIL |                               01 |                               01
                    DENY |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'cr_bmu_dbus_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                     WFG |                            00010 |                              010
                     WFD |                            00100 |                              001
                  ERROR1 |                            01000 |                              110
                  ERROR2 |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ahbLif_cur_state_reg' using encoding 'one-hot' in module 'cr_ahbl_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     A50 |                        000000001 |                             0000
                  A18651 |                        000000010 |                             0001
                     A51 |                        000000100 |                             0010
                  A18650 |                        000001000 |                             0011
                     A52 |                        000010000 |                             0100
                  A1864f |                        000100000 |                             0101
                     A53 |                        001000000 |                             0110
                  A1864e |                        010000000 |                             0111
                     A54 |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'A1865c_reg' using encoding 'one-hot' in module 'A45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  A18632 |                        000000001 |                             0000
                     A70 |                        000000010 |                             0001
                  A18631 |                        000000100 |                             0011
                     A71 |                        000001000 |                             0010
                  A18630 |                        000010000 |                             0110
                  A1862f |                        000100000 |                             0101
                     A72 |                        001000000 |                             0111
                     A73 |                        010000000 |                             0100
                  A1862e |                        100000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'A1864b_reg' using encoding 'one-hot' in module 'A1864d'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:40 ; elapsed = 00:03:16 . Memory (MB): peak = 1355.297 ; gain = 1042.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ahb_matrix_7_12_arb__GB0 |           1|     46922|
|2     |ahb_matrix_7_12_arb__GB1 |           1|     24758|
|3     |ahb_matrix_7_12_arb__GB2 |           1|     38679|
|4     |ahb_matrix_7_12_dec      |           1|     23942|
|5     |ch_ctrl__GB0             |           1|     35748|
|6     |ch_ctrl__GB1             |           1|     11916|
|7     |ch_ctrl__GB2             |           1|     15888|
|8     |dmac_top__GC0            |           1|     20397|
|9     |pwm_sec_top              |           1|     30372|
|10    |apb0_sub_top__GB1        |           1|     23656|
|11    |pdu_top__GC0             |           1|     20402|
|12    |wujian100_open_top__GCB0 |           1|     39362|
|13    |wujian100_open_top__GCB1 |           1|      7424|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 32    
	   2 Input     32 Bit       Adders := 74    
	   3 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 13    
	   2 Input     23 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 16    
	   3 Input     13 Bit       Adders := 16    
	   2 Input     12 Bit       Adders := 12    
	   2 Input      8 Bit       Adders := 10    
	   2 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 32    
	   2 Input      5 Bit       Adders := 14    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 33    
	   3 Input      3 Bit       Adders := 80    
	   2 Input      3 Bit       Adders := 19    
	   6 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 12    
	   3 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 101   
+---XORs : 
	                8 Bit    Wide XORs := 6     
	                7 Bit    Wide XORs := 6     
	                6 Bit    Wide XORs := 6     
	                5 Bit    Wide XORs := 6     
+---Registers : 
	               64 Bit    Registers := 1     
	               49 Bit    Registers := 7     
	               45 Bit    Registers := 7     
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 248   
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 20    
	               23 Bit    Registers := 3     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 8     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 20    
	               13 Bit    Registers := 17    
	               12 Bit    Registers := 30    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 51    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 37    
	                5 Bit    Registers := 38    
	                4 Bit    Registers := 76    
	                3 Bit    Registers := 172   
	                2 Bit    Registers := 171   
	                1 Bit    Registers := 1820  
+---RAMs : 
	             128K Bit         RAMs := 16    
	              256 Bit         RAMs := 6     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     49 Bit        Muxes := 113   
	   2 Input     45 Bit        Muxes := 197   
	   2 Input     43 Bit        Muxes := 7     
	   2 Input     41 Bit        Muxes := 29    
	   2 Input     37 Bit        Muxes := 29    
	   2 Input     33 Bit        Muxes := 29    
	   3 Input     32 Bit        Muxes := 40    
	   2 Input     32 Bit        Muxes := 729   
	   4 Input     32 Bit        Muxes := 42    
	  11 Input     32 Bit        Muxes := 9     
	  27 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	  44 Input     32 Bit        Muxes := 1     
	  32 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 12    
	   2 Input     30 Bit        Muxes := 3     
	   3 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 29    
	   2 Input     25 Bit        Muxes := 29    
	   2 Input     24 Bit        Muxes := 60    
	   8 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 3     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 29    
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 35    
	   3 Input     16 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 98    
	  16 Input     16 Bit        Muxes := 3     
	  18 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 85    
	   2 Input     12 Bit        Muxes := 37    
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 11    
	  65 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 38    
	   9 Input      9 Bit        Muxes := 1     
	  17 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 170   
	   4 Input      8 Bit        Muxes := 81    
	  10 Input      8 Bit        Muxes := 9     
	   8 Input      8 Bit        Muxes := 3     
	  14 Input      8 Bit        Muxes := 5     
	  26 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 53    
	   2 Input      5 Bit        Muxes := 128   
	   5 Input      5 Bit        Muxes := 19    
	  14 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 135   
	   3 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 8     
	  16 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	  41 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 255   
	  20 Input      3 Bit        Muxes := 16    
	  31 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 3     
	  41 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 7     
	  14 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 76    
	  17 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 5     
	   8 Input      2 Bit        Muxes := 21    
	   3 Input      2 Bit        Muxes := 13    
	   6 Input      2 Bit        Muxes := 4     
	  50 Input      1 Bit        Muxes := 266   
	   2 Input      1 Bit        Muxes := 1805  
	  25 Input      1 Bit        Muxes := 161   
	   4 Input      1 Bit        Muxes := 30    
	   5 Input      1 Bit        Muxes := 13    
	  10 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 23    
	  14 Input      1 Bit        Muxes := 9     
	  41 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ahb_matrix_7_12_dec 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 7     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     45 Bit        Muxes := 168   
Module ahb_matrix_7_12_arb 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 7     
	                1 Bit    Registers := 84    
+---Muxes : 
	   2 Input     49 Bit        Muxes := 113   
	   2 Input     45 Bit        Muxes := 29    
	   2 Input     41 Bit        Muxes := 29    
	   2 Input     37 Bit        Muxes := 29    
	   2 Input     33 Bit        Muxes := 29    
	   2 Input     29 Bit        Muxes := 29    
	   2 Input     25 Bit        Muxes := 29    
	   2 Input     21 Bit        Muxes := 29    
	   2 Input     17 Bit        Muxes := 29    
	   2 Input     13 Bit        Muxes := 29    
	   2 Input      9 Bit        Muxes := 29    
	   8 Input      7 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 29    
	  50 Input      1 Bit        Muxes := 266   
	   2 Input      1 Bit        Muxes := 336   
	  25 Input      1 Bit        Muxes := 161   
Module fsmc__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fsmc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 27    
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module bmux_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module gbregc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module chregc0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module chregc15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module reg_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
Module chntrg_latch__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module chntrg_latch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module arb_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pwm_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     12 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module pwm_gen__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     12 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module pwm_gen__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     12 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module pwm_gen__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     12 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module pwm_gen__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     12 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module pwm_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     12 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module pwm_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pwm_apbif 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 37    
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 14    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 18    
Module pwm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module timers_apbif__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module timers_frc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_frc__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_apbif__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module timers_frc__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_frc__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_apbif__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module timers_frc__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_frc__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_apbif__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module timers_frc__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_frc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module uart__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---XORs : 
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module i2cm__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 13    
	   8 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   8 Input      4 Bit        Muxes := 1     
	  31 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	  10 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module i2cs__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   5 Input      1 Bit        Muxes := 1     
Module i2c_top__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module spi__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	  16 Input      1 Bit        Muxes := 1     
Module sdata_if__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module apb_if__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module sync_fifo_16x16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module sync_fifo_16x16__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module usi_top__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module uart__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---XORs : 
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module i2cm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 13    
	   8 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   8 Input      4 Bit        Muxes := 1     
	  31 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	  10 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module i2cs__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   5 Input      1 Bit        Muxes := 1     
Module i2c_top__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module spi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	  16 Input      1 Bit        Muxes := 1     
Module sdata_if__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module apb_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module sync_fifo_16x16__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module sync_fifo_16x16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module usi_top__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module wdt_biu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module wdt_regfile 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  32 Input     31 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module wdt_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module wdt_isrg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module apb0_state_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module apb0_leaf_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ahb_matrix_1_6_sub_dec 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 1     
Module afifo_77x2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 4     
+---Registers : 
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module afifo_35x2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 4     
+---Registers : 
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module ahb_matrix_1_6_sub 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module apb1_state_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module apb1_leaf_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module timers_apbif 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module timers_frc__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_frc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_apbif__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module timers_frc__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_frc__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_apbif__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module timers_frc__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_frc__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_apbif__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module timers_frc__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module timers_frc__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---XORs : 
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module i2cm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 13    
	   8 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   8 Input      4 Bit        Muxes := 1     
	  31 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 62    
	  10 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module i2cs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   5 Input      1 Bit        Muxes := 1     
Module i2c_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	  16 Input      1 Bit        Muxes := 1     
Module sdata_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module apb_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module sync_fifo_16x16__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module sync_fifo_16x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module usi_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module cr_ifu_ibusif 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cr_ifu_ibuf_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module cr_ifu_ibuf_entry__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module cr_ifu_ibuf_entry__3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module cr_ifu_ibuf_entry__4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module cr_ifu_ibuf_entry__5 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module cr_ifu_ibuf_entry 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module cr_ifu_ibuf 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module cr_ifu_ifctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_iu_decd 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	  41 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  41 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cr_iu_gated_clk_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_gated_clk_reg_timing 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cr_iu_oper_gpr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
Module cr_iu_oper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module cr_iu_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cr_iu_mad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	  33 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cr_iu_branch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module cr_iu_rbus 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module cr_iu_retire 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module cr_iu_wb 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
Module cr_iu_pcgen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module cr_iu_vector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 16    
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cr_iu_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
Module cr_lsu_dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  14 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 2     
	  26 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module cr_lsu_ctrl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module cr_cp0_oreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     31 Bit        Muxes := 4     
	   3 Input     30 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module cr_cp0_status 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module cr_cp0_lpmd 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cr_bmu_dbus_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module cr_bmu_ibus_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_ahbl_req_arb 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cr_ahbl_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
Module cr_ahbl_req_arb__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cr_ahbl_if__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
Module cr_sys_io 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module cr_core_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module A186a0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module A186a0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module A15__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module A15__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module A15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module A1867b 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module A45 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
Module A1862c 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module A7f 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  44 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module A10a__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module A10a__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module A10a 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module A1864d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  17 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module cr_clk_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_rst_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module cr_tcipif_behavior_bus 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module cr_tcipif_dummy_bus 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cr_clic_reg_if 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module cr_clic_arb 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	  65 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_clic_kid 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cr_coretim_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module core_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sms_sms_ahbs_bk2__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module fpga_byte_spram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module fpga_byte_spram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module fpga_byte_spram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module fpga_byte_spram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module sms_sram_bk2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
Module sms_bank_64k_top__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module sms_sms_ahbs_bk2__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module fpga_byte_spram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module fpga_byte_spram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module fpga_byte_spram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module fpga_byte_spram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module sms_sram_bk2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
Module sms_bank_64k_top__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module sms_sms_ahbs_bk2__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module fpga_byte_spram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module fpga_byte_spram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module fpga_byte_spram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module fpga_byte_spram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module sms_sram_bk2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
Module sms_bank_64k_top__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module sms_sms_ahbs_bk2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module fpga_byte_spram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module fpga_byte_spram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module fpga_byte_spram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module fpga_byte_spram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module sms_sram_bk2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
Module sms_bank_64k_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module gpio_apbif 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module gpio_ctrl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 224   
Module rtc_pdu_apbif 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module rtc_cdr_sync 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module rtc_clr_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rtc_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rtc_ig 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rtc_clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module rtc_aou_apbif 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element x_rtc_aou_top/x_rtc_clk_div/cnt_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/rtc.v:458]
INFO: [Synth 8-3886] merging instance 'i_1/x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_reg1_reg' (FDC) to 'i_1/x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/rty_first_reg' (FDC) to 'i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/rty_first_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\x_retu_top/x_smu_top/x_sms_top /\x_sms2_top/wr_deny_resp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\x_retu_top/x_smu_top/x_sms_top /\x_sms2_top/rd_deny_resp_reg )
INFO: [Synth 8-3886] merging instance 'i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/rty_first_reg' (FDC) to 'i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/rty_first_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\x_retu_top/x_smu_top/x_sms_top /\x_sms1_top/wr_deny_resp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\x_retu_top/x_smu_top/x_sms_top /\x_sms1_top/rd_deny_resp_reg )
INFO: [Synth 8-3886] merging instance 'i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/rty_first_reg' (FDC) to 'i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/rty_first_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\x_retu_top/x_smu_top/x_sms_top /\x_sms0_top/wr_deny_resp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\x_retu_top/x_smu_top/x_sms_top /\x_sms0_top/rd_deny_resp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\x_retu_top/x_smu_top/x_sms_top /\x_isram_top/x_sms_sms_ahbs/rty_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\x_retu_top/x_smu_top/x_sms_top /\x_isram_top/wr_deny_resp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\x_retu_top/x_smu_top/x_sms_top /\x_isram_top/rd_deny_resp_reg )
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_ahbs_hsel_r_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[15]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[14]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[13]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[12]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[11]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[10]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[9]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[8]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[7]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[6]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[5]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[4]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[3]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[2]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[1]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[0]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_hsize_r_reg[2]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_hsize_r_reg[1]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/x_sms_sms_ahbs/harb_xx_hsize_r_reg[0]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/wr_deny_resp_2_cycle_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/wr_deny_resp_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/rd_deny_resp_2_cycle_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms0_top/rd_deny_resp_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_ahbs_hsel_r_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[15]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[14]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[13]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[12]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[11]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[10]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[9]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[8]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[7]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[6]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[5]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[4]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[3]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[2]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[1]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[0]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_hsize_r_reg[2]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_hsize_r_reg[1]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/x_sms_sms_ahbs/harb_xx_hsize_r_reg[0]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/wr_deny_resp_2_cycle_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/wr_deny_resp_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/rd_deny_resp_2_cycle_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms1_top/rd_deny_resp_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_ahbs_hsel_r_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[15]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[14]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[13]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[12]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[11]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[10]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[9]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[8]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[7]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[6]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[5]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[4]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[3]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[2]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[1]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[0]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_hsize_r_reg[2]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_hsize_r_reg[1]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/x_sms_sms_ahbs/harb_xx_hsize_r_reg[0]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/wr_deny_resp_2_cycle_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/wr_deny_resp_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/rd_deny_resp_2_cycle_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_sms2_top/rd_deny_resp_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_ahbs_hsel_r_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[15]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[14]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[13]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[12]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[11]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[10]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[9]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[8]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[7]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[6]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[5]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[4]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[3]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[2]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[1]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_haddr_r_reg[0]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_hsize_r_reg[2]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_hsize_r_reg[1]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/harb_xx_hsize_r_reg[0]) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/wr_deny_resp_2_cycle_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/wr_deny_resp_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/rd_deny_resp_2_cycle_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/rd_deny_resp_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_isram_top/x_sms_sms_ahbs/rty_first_reg) is unused and will be removed from module sms_top.
WARNING: [Synth 8-3332] Sequential element (x_gpio_sec_top/x_gpio0/x_gpio_top/U_GPIO_CTRL/gpio_int_clk_en_reg) is unused and will be removed from module aou_top.
WARNING: [Synth 8-3332] Sequential element (x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_reg2_reg) is unused and will be removed from module aou_top.
WARNING: [Synth 8-3332] Sequential element (x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_reg3_reg) is unused and will be removed from module aou_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "m6_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m0_hgrant driven by constant 1
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m1_hgrant driven by constant 1
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m2_hgrant driven by constant 1
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m3_hgrant driven by constant 1
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m4_hgrant driven by constant 1
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m5_hgrant driven by constant 1
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m6_hgrant driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc0/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc1/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc2/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc3/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc4/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc5/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc6/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc7/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc8/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc9/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc10/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc11/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc12/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc13/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc14/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc15/we_prot_reg)
WARNING: [Synth 8-6014] Unused sequential element x_pwm/x_pwm_ctrl/clkdiv_en_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/pwm.v:4171]
WARNING: [Synth 8-6014] Unused sequential element x_tim_top/x_timers_top/U_TIMER0/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
WARNING: [Synth 8-6014] Unused sequential element x_tim_top/x_timers_top/U_TIMER1/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
INFO: [Synth 8-5546] ROM "x_tim_top/x_timers_top/U_TIMERS_APBIF/timerseoi_ren" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_tim2_tim_top/x_timers_top/U_TIMER0/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
WARNING: [Synth 8-6014] Unused sequential element x_tim2_tim_top/x_timers_top/U_TIMER1/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
INFO: [Synth 8-5546] ROM "x_tim2_tim_top/x_timers_top/U_TIMERS_APBIF/timerseoi_ren" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_tim4_tim_top/x_timers_top/U_TIMER0/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
WARNING: [Synth 8-6014] Unused sequential element x_tim4_tim_top/x_timers_top/U_TIMER1/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
INFO: [Synth 8-5546] ROM "x_tim4_tim_top/x_timers_top/U_TIMERS_APBIF/timerseoi_ren" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_tim6_tim_top/x_timers_top/U_TIMER0/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
WARNING: [Synth 8-6014] Unused sequential element x_tim6_tim_top/x_timers_top/U_TIMER1/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
INFO: [Synth 8-5546] ROM "x_tim6_tim_top/x_timers_top/U_TIMERS_APBIF/timerseoi_ren" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy1_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy2_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy3_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy4_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy5_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy7_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy8_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy9_intr driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[2]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[1]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[0]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[3]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[2]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[1]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[0]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[3]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[2]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[1]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[0]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[3]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_tx_sync_fifo_16x16/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[2]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[1]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[0]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[3]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[24]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[24]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[25]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[25]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[26]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[26]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[27]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[27]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[28]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[28]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[29]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[29]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[30]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[30]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_usi0_sec_top/x_usi0 /\x_apb_if/prdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_usi2_sec_top/x_usi2 /\x_apb_if/prdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb0_sub_top/\U_APB0_STATE_CTRL/o_root_pprot_reg[1] )
INFO: [Synth 8-5546] ROM "s0_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s1_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s2_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s3_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s4_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s5_last_cmd" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_tim1_tim_top/x_timers_top/U_TIMER0/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
WARNING: [Synth 8-6014] Unused sequential element x_tim1_tim_top/x_timers_top/U_TIMER1/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
INFO: [Synth 8-5546] ROM "x_tim1_tim_top/x_timers_top/U_TIMERS_APBIF/timerseoi_ren" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_tim3_tim_top/x_timers_top/U_TIMER0/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
WARNING: [Synth 8-6014] Unused sequential element x_tim3_tim_top/x_timers_top/U_TIMER1/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
INFO: [Synth 8-5546] ROM "x_tim3_tim_top/x_timers_top/U_TIMERS_APBIF/timerseoi_ren" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_tim5_tim_top/x_timers_top/U_TIMER0/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
WARNING: [Synth 8-6014] Unused sequential element x_tim5_tim_top/x_timers_top/U_TIMER1/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
INFO: [Synth 8-5546] ROM "x_tim5_tim_top/x_timers_top/U_TIMERS_APBIF/timerseoi_ren" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_tim7_tim_top/x_timers_top/U_TIMER0/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
WARNING: [Synth 8-6014] Unused sequential element x_tim7_tim_top/x_timers_top/U_TIMER1/toggle_reg was removed.  [E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.srcs/sources_1/imports/wujian100_open/soc/tim.v:503]
INFO: [Synth 8-5546] ROM "x_tim7_tim_top/x_timers_top/U_TIMERS_APBIF/timerseoi_ren" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design pdu_top__GC0 has port lsbus_dummy0_intr driven by constant 0
WARNING: [Synth 8-3917] design pdu_top__GC0 has port lsbus_dummy1_intr driven by constant 0
WARNING: [Synth 8-3917] design pdu_top__GC0 has port lsbus_dummy2_intr driven by constant 0
WARNING: [Synth 8-3917] design pdu_top__GC0 has port lsbus_dummy3_intr driven by constant 0
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[2]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[1]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[0]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[3]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[2]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[1]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[0]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[3]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/rd_ptr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/grey_rd_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/grey_rd_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/grey_wr_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/grey_wr_ptr_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/sync_rd_ptr_0_reg[0]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/sync_rd_ptr_0_reg[1]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_0_reg[0]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_0_reg[1]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/wfifo_wr_en_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/wr_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/wr_ptr_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/sync_rd_ptr_1_reg[0]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/sync_rd_ptr_1_reg[1]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[24]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[25]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[26]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[27]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[28]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[29]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[30]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_sub_apb1_top/\x_usi1_sec_top/x_usi1 /\x_apb_if/prdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/wfifo_wr_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_sub_apb1_top/x_apb1_sub_top/\U_APB1_STATE_CTRL/o_root_pprot_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_1_reg[0]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/wfifo_wr_en_reg'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_1_reg[1]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/wfifo_wr_en_reg'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[11]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[9]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[9]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[3]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/rd_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/rd_ptr_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[30]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[31]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[32]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[33]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[34]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[35]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[36]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[37]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[38]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42] )
INFO: [Synth 8-5546] ROM "imm_inv" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[31] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[30] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[29] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[28] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[27] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[26] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[25] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[24] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[23] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[22] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[21] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[20] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[19] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[18] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[17] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[16] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[15] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[14] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[13] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[12] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[11] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[10] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[9] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[8] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[7] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[6] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[5] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[4] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[3] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[2] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[1] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_haddr[0] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hburst[2] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hburst[1] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hburst[0] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hprot[3] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hprot[2] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hprot[1] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hprot[0] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hsize[2] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hsize[1] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hsize[0] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_htrans[1] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_htrans[0] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[31] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[30] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[29] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[28] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[27] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[26] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[25] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[24] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[23] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[22] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[21] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[20] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[19] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[18] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[17] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[16] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[15] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[14] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[13] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[12] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[11] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[10] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[9] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[8] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[7] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[6] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[5] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[4] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[3] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[2] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[1] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwdata[0] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GCB0 has port cpu_hmain0_m1_hwrite driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[0].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[12].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[8].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[4].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[3].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[15].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[11].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[2].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[14].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[10].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[6].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[1].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[13].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[9].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[5].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_core_top/x_cr_core /x_cr_cp0_top/\x_cr_cp0_status/mprv_reg )
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/wb_int_spcu_inst_reg' (FDCE) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/wb_int_spcu_mask_reg'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[6]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[9]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[7]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[9]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[8]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /x_cr_clic_arb/\clic_pad_int_id_reg[9] )
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_priv_reg[0]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_priv_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_ibus_if/acc_err_for_deny_reg )
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[0]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[1]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[2]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[3]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\x_cpu_top/CPU/x_cr_core_top/x_cr_core /x_cr_iu_top/x_cr_iu_retire/cpu_ext_int_b_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_core_top/x_cr_core /x_cr_iu_top/x_cr_iu_wb/wb_int_spcu_mask_reg)
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_lpmd/lpmd_b_reg[1]' (FDPE) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_lpmd/lpmd_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nmbits_reg[1]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[4]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[5]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[3]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nmbits_reg[0]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[0].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[12].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[8].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[4].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[3].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[15].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[11].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[2].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[14].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[10].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[6].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[1].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[13].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[9].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[5].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /x_cr_clic_arb/\nlbits_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_req_arb/cpu_req_bus_grnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_req_arb/cpu_req_bus_grnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/xx_tcip_grant_reg )
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_prot_reg_reg[0]' (FDE) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_prot_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_prot_reg_reg[2]' (FDE) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_prot_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_core_top/x_cr_core /x_cr_ifu_top/\x_ibusif/ibus_prot_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/iahbl_lrw_hit_ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU/x_cr_core_top/x_cr_core /x_cr_iu_top/x_cr_iu_wb/\wb_idx_buffer_reg[4] )
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_status/pm_reg[0]' (FDPE) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_status/pm_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_sys_io/sysio_pad_lpmd_b_reg[1]' (FDPE) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_sys_io/sysio_pad_lpmd_b_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:51 ; elapsed = 00:09:44 . Memory (MB): peak = 1355.297 ; gain = 1042.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------+-----------------------------------+-----------+----------------------+--------------+
|Module Name                            | RTL Object                        | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------------+-----------------------------------+-----------+----------------------+--------------+
|\x_usi0_sec_top/x_usi0                 | x_tx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3   | 
|\x_usi0_sec_top/x_usi0                 | x_rx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3   | 
|\x_usi2_sec_top/x_usi2                 | x_tx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3   | 
|\x_usi2_sec_top/x_usi2                 | x_rx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3   | 
|x_sub_apb1_top/\x_usi1_sec_top/x_usi1  | x_tx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3   | 
|x_sub_apb1_top/\x_usi1_sec_top/x_usi1  | x_rx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3   | 
+---------------------------------------+-----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_0/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_0/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_0/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_0/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_1/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_1/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_1/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_1/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_2/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_2/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_2/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_2/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_3/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_3/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_3/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_topi_3/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_18/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_18/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_18/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_18/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_19/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_19/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_19/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_19/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_20/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_20/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_20/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_20/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_21/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_21/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_21/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_topi_21/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_36/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_36/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_36/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_36/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_37/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_37/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_37/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_37/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_38/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_38/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_38/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_38/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_39/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_39/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_39/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_topi_39/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_54/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_54/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_54/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_54/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_55/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_55/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_55/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_55/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_56/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_56/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_56/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_56/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_57/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_57/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_57/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_topi_57/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ahb_matrix_7_12_arb__GB0 |           1|      6297|
|2     |ahb_matrix_7_12_arb__GB1 |           1|      2125|
|3     |ahb_matrix_7_12_arb__GB2 |           1|      3900|
|4     |ahb_matrix_7_12_dec      |           1|     22844|
|5     |ch_ctrl__GB0             |           1|     16326|
|6     |ch_ctrl__GB1             |           1|      5442|
|7     |ch_ctrl__GB2             |           1|      7256|
|8     |dmac_top__GC0            |           1|     12617|
|9     |pwm_sec_top              |           1|     13105|
|10    |apb0_sub_top__GB1        |           1|     13824|
|11    |pdu_top__GC0             |           1|      9399|
|12    |wujian100_open_top__GCB0 |           1|     20507|
|13    |wujian100_open_top__GCB1 |           1|      2836|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:11 ; elapsed = 00:10:10 . Memory (MB): peak = 1355.297 ; gain = 1042.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m6_ctrl_bus_ff_reg[1]' (FDCE) to 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m6_ctrl_bus_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m6_ctrl_bus_ff_reg[11]' (FDCE) to 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m6_ctrl_bus_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m5_ctrl_bus_ff_reg[1]' (FDCE) to 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m5_ctrl_bus_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m5_ctrl_bus_ff_reg[11]' (FDCE) to 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m5_ctrl_bus_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m4_ctrl_bus_ff_reg[1]' (FDCE) to 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m4_ctrl_bus_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m4_ctrl_bus_ff_reg[11]' (FDCE) to 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m4_ctrl_bus_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m1_ctrl_bus_ff_reg[1]' (FDCE) to 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m1_ctrl_bus_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m1_ctrl_bus_ff_reg[11]' (FDCE) to 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m1_ctrl_bus_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m6_ctrl_bus_ff_reg[2]' (FDCE) to 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m6_ctrl_bus_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m5_ctrl_bus_ff_reg[2]' (FDCE) to 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m5_ctrl_bus_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m4_ctrl_bus_ff_reg[2]' (FDCE) to 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m4_ctrl_bus_ff_reg[44]'
INFO: [Synth 8-3886] merging instance 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m1_ctrl_bus_ff_reg[2]' (FDCE) to 'x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m1_ctrl_bus_ff_reg[44]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec /\m3_ctrl_bus_ff_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec /\m0_ctrl_bus_ff_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec /\m2_ctrl_bus_ff_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec /\m6_ctrl_bus_ff_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec /\m5_ctrl_bus_ff_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec /\m4_ctrl_bus_ff_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec /\m1_ctrl_bus_ff_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_matrix_arbi_2/\m5_cur_st_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\x_cpu_top/CPU/x_cr_core_top/pad_cpu_halt_ff1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[52].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[48].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[56].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[44].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[60].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[49].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[45].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top /\INT_KID[53].x_cr_clic_kid /int_pending_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:12:09 ; elapsed = 00:14:28 . Memory (MB): peak = 1590.168 ; gain = 1277.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|fpga_byte_spram: | mem_reg    | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------+-----------------------------------+-----------+----------------------+--------------+
|Module Name                            | RTL Object                        | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------------+-----------------------------------+-----------+----------------------+--------------+
|\x_usi2_sec_top/x_usi2                 | x_tx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3   | 
|\x_usi2_sec_top/x_usi2                 | x_rx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3   | 
|\x_usi0_sec_top/x_usi0                 | x_tx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3   | 
|\x_usi0_sec_top/x_usi0                 | x_rx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3   | 
|x_sub_apb1_top/\x_usi1_sec_top/x_usi1  | x_tx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3   | 
|x_sub_apb1_top/\x_usi1_sec_top/x_usi1  | x_rx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3   | 
+---------------------------------------+-----------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |ahb_matrix_7_12_dec       |           1|      3474|
|2     |ch_ctrl__GB0              |           1|     16263|
|3     |ch_ctrl__GB1              |           1|      5421|
|4     |ch_ctrl__GB2              |           1|      7228|
|5     |dmac_top__GC0             |           1|     12442|
|6     |pwm_sec_top               |           1|     12434|
|7     |wujian100_open_top__GCB1  |           1|      2813|
|8     |wujian100_open_top_GT0    |           1|     23021|
|9     |wujian100_open_top_GT1    |           1|         2|
|10    |wujian100_open_top_GT0__2 |           1|     22468|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:41 ; elapsed = 00:15:35 . Memory (MB): peak = 1590.168 ; gain = 1277.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |ahb_matrix_7_12_dec       |           1|      1100|
|2     |ch_ctrl__GB0              |           1|      6905|
|3     |ch_ctrl__GB1              |           1|      2303|
|4     |ch_ctrl__GB2              |           1|      3070|
|5     |dmac_top__GC0             |           1|      4790|
|6     |pwm_sec_top               |           1|      6615|
|7     |wujian100_open_top__GCB1  |           1|      1670|
|8     |wujian100_open_top_GT0    |           1|      9804|
|9     |wujian100_open_top_GT1    |           1|         2|
|10    |wujian100_open_top_GT0__2 |           1|      9391|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:12:51 ; elapsed = 00:15:47 . Memory (MB): peak = 1590.168 ; gain = 1277.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:12:52 ; elapsed = 00:15:47 . Memory (MB): peak = 1590.168 ; gain = 1277.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:13:05 ; elapsed = 00:16:01 . Memory (MB): peak = 1590.168 ; gain = 1277.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:13:08 ; elapsed = 00:16:04 . Memory (MB): peak = 1590.168 ; gain = 1277.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:13:10 ; elapsed = 00:16:06 . Memory (MB): peak = 1590.168 ; gain = 1277.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:13:10 ; elapsed = 00:16:06 . Memory (MB): peak = 1590.168 ; gain = 1277.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |  1508|
|3     |LUT1     |  1184|
|4     |LUT2     |  2876|
|5     |LUT3     |  2450|
|6     |LUT4     |  4434|
|7     |LUT5     |  5782|
|8     |LUT6     | 13454|
|9     |MUXF7    |   359|
|10    |MUXF8    |    38|
|11    |RAM32M   |    18|
|12    |RAMB36E1 |    64|
|13    |FDCE     | 11274|
|14    |FDPE     |  1168|
|15    |FDRE     |   963|
|16    |FDSE     |     5|
|17    |IBUF     |     4|
|18    |IOBUF    |    51|
|19    |OBUF     |     1|
|20    |OBUFT    |     6|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------+---------------------------+------+
|      |Instance                                        |Module                     |Cells |
+------+------------------------------------------------+---------------------------+------+
|1     |top                                             |                           | 45641|
|2     |  x_aou_top                                     |aou_top                    |  1074|
|3     |    x_gpio_sec_top                              |gpio0_sec_top              |   816|
|4     |      x_gpio0                                   |gpio0                      |   816|
|5     |        x_gpio_top                              |gpio_top                   |   816|
|6     |          U_GPIO_APBIF                          |gpio_apbif                 |   656|
|7     |          U_GPIO_CTRL                           |gpio_ctrl                  |   160|
|8     |    x_rtc0_sec_top                              |rtc0_sec_top               |   258|
|9     |      x_rtc_aou_top                             |rtc_aou_top                |   152|
|10    |        x_rtc_aou_apbif                         |rtc_aou_apbif              |    64|
|11    |        x_rtc_cnt                               |rtc_cnt                    |    85|
|12    |        x_rtc_ig                                |rtc_ig                     |     3|
|13    |      x_rtc_pdu_top                             |rtc_pdu_top                |   106|
|14    |        x_rtc_cdr_sync                          |rtc_cdr_sync               |    32|
|15    |        x_rtc_clr_sync                          |rtc_clr_sync               |     5|
|16    |        x_rtc_pdu_apbif                         |rtc_pdu_apbif              |    69|
|17    |  x_cpu_top                                     |core_top                   |  8005|
|18    |    CPU                                         |E902_20191018              |  8005|
|19    |      x_cr_core_top                             |cr_core_top                |  5632|
|20    |        x_cr_bmu_top                            |cr_bmu_top                 |    86|
|21    |          x_cr_bmu_dbus_if                      |cr_bmu_dbus_if             |    22|
|22    |          x_cr_bmu_ibus_if                      |cr_bmu_ibus_if             |    64|
|23    |        x_cr_core                               |cr_core                    |  5367|
|24    |          x_cr_cp0_top                          |cr_cp0_top                 |   503|
|25    |            x_cr_cp0_lpmd                       |cr_cp0_lpmd                |     5|
|26    |            x_cr_cp0_oreg                       |cr_cp0_oreg                |   430|
|27    |            x_cr_cp0_status                     |cr_cp0_status              |    68|
|28    |          x_cr_ifu_top                          |cr_ifu_top                 |  1987|
|29    |            x_ibuf                              |cr_ifu_ibuf                |  1851|
|30    |              x_ibuf_entry_0                    |cr_ifu_ibuf_entry          |    32|
|31    |              x_ibuf_entry_1                    |cr_ifu_ibuf_entry_193      |    57|
|32    |              x_ibuf_entry_2                    |cr_ifu_ibuf_entry_194      |  1491|
|33    |              x_ibuf_entry_3                    |cr_ifu_ibuf_entry_195      |   113|
|34    |              x_ibuf_entry_4                    |cr_ifu_ibuf_entry_196      |    45|
|35    |              x_ibuf_entry_5                    |cr_ifu_ibuf_entry_197      |    95|
|36    |            x_ibusif                            |cr_ifu_ibusif              |    58|
|37    |            x_ifctrl                            |cr_ifu_ifctrl              |    78|
|38    |          x_cr_iu_top                           |cr_iu_top                  |  2789|
|39    |            x_cr_iu_mad                         |cr_iu_mad                  |   692|
|40    |            x_cr_iu_oper                        |cr_iu_oper                 |   870|
|41    |              x_cr_iu_oper_gpr                  |cr_iu_oper_gpr             |   870|
|42    |                x_cr_iu_gated_clk_reg_machine_2 |cr_iu_gated_clk_reg_timing |    32|
|43    |                x_cr_iu_gated_clk_reg_user_1    |cr_iu_gated_clk_reg        |    32|
|44    |                x_cr_iu_gated_clk_reg_user_10   |cr_iu_gated_clk_reg_180    |    32|
|45    |                x_cr_iu_gated_clk_reg_user_11   |cr_iu_gated_clk_reg_181    |   132|
|46    |                x_cr_iu_gated_clk_reg_user_12   |cr_iu_gated_clk_reg_182    |    32|
|47    |                x_cr_iu_gated_clk_reg_user_13   |cr_iu_gated_clk_reg_183    |    32|
|48    |                x_cr_iu_gated_clk_reg_user_14   |cr_iu_gated_clk_reg_184    |    32|
|49    |                x_cr_iu_gated_clk_reg_user_15   |cr_iu_gated_clk_reg_185    |   128|
|50    |                x_cr_iu_gated_clk_reg_user_3    |cr_iu_gated_clk_reg_186    |   162|
|51    |                x_cr_iu_gated_clk_reg_user_4    |cr_iu_gated_clk_reg_187    |    32|
|52    |                x_cr_iu_gated_clk_reg_user_5    |cr_iu_gated_clk_reg_188    |    32|
|53    |                x_cr_iu_gated_clk_reg_user_6    |cr_iu_gated_clk_reg_189    |    32|
|54    |                x_cr_iu_gated_clk_reg_user_7    |cr_iu_gated_clk_reg_190    |    96|
|55    |                x_cr_iu_gated_clk_reg_user_8    |cr_iu_gated_clk_reg_191    |    32|
|56    |                x_cr_iu_gated_clk_reg_user_9    |cr_iu_gated_clk_reg_192    |    32|
|57    |            x_cr_iu_pcgen                       |cr_iu_pcgen                |   156|
|58    |            x_cr_iu_retire                      |cr_iu_retire               |   159|
|59    |            x_cr_iu_special                     |cr_iu_special              |     1|
|60    |            x_cr_iu_vector                      |cr_iu_vector               |   189|
|61    |            x_cr_iu_wb                          |cr_iu_wb                   |   722|
|62    |          x_cr_lsu_top                          |cr_lsu_top                 |    88|
|63    |            x_cr_lsu_ctrl                       |cr_lsu_ctrl                |     4|
|64    |            x_cr_lsu_dp                         |cr_lsu_dp                  |    84|
|65    |        x_cr_iahbl_top                          |cr_iahbl_top               |    61|
|66    |          x_cr_ahbl_if                          |cr_ahbl_if_178             |    27|
|67    |          x_cr_ahbl_req_arb                     |cr_ahbl_req_arb_179        |    34|
|68    |        x_cr_sahbl_top                          |cr_sahbl_top               |   117|
|69    |          x_cr_ahbl_if                          |cr_ahbl_if                 |    74|
|70    |          x_cr_ahbl_req_arb                     |cr_ahbl_req_arb            |    43|
|71    |        x_cr_sys_io                             |cr_sys_io                  |     1|
|72    |      x_cr_had_top                              |cr_had_top                 |   892|
|73    |        A159                                    |A186a0                     |     8|
|74    |        A15a                                    |A15                        |     9|
|75    |        A15b                                    |A1867b                     |     4|
|76    |        A15d                                    |A1864d                     |   180|
|77    |          A1862d                                |A10a__xdcDup__2            |     5|
|78    |          A74                                   |A10a__xdcDup__1            |    15|
|79    |          A75                                   |A10a                       |    10|
|80    |        A18545                                  |A7f                        |   618|
|81    |        A18546                                  |A45                        |    46|
|82    |        A18547                                  |A15_175                    |    10|
|83    |        A18548                                  |A15_176                    |     9|
|84    |        A18549                                  |A186a0_177                 |     8|
|85    |      x_cr_tcipif_top                           |cr_tcipif_top              |  1481|
|86    |        x_cr_clic_top                           |cr_clic_top                |   747|
|87    |          \INT_KID[0].x_cr_clic_kid             |cr_clic_kid                |     4|
|88    |          \INT_KID[10].x_cr_clic_kid            |cr_clic_kid_112            |     4|
|89    |          \INT_KID[11].x_cr_clic_kid            |cr_clic_kid_113            |     4|
|90    |          \INT_KID[12].x_cr_clic_kid            |cr_clic_kid_114            |     4|
|91    |          \INT_KID[13].x_cr_clic_kid            |cr_clic_kid_115            |     4|
|92    |          \INT_KID[14].x_cr_clic_kid            |cr_clic_kid_116            |     4|
|93    |          \INT_KID[15].x_cr_clic_kid            |cr_clic_kid_117            |     4|
|94    |          \INT_KID[16].x_cr_clic_kid            |cr_clic_kid_118            |    17|
|95    |          \INT_KID[17].x_cr_clic_kid            |cr_clic_kid_119            |    19|
|96    |          \INT_KID[18].x_cr_clic_kid            |cr_clic_kid_120            |    18|
|97    |          \INT_KID[19].x_cr_clic_kid            |cr_clic_kid_121            |    23|
|98    |          \INT_KID[1].x_cr_clic_kid             |cr_clic_kid_122            |     4|
|99    |          \INT_KID[20].x_cr_clic_kid            |cr_clic_kid_123            |    17|
|100   |          \INT_KID[21].x_cr_clic_kid            |cr_clic_kid_124            |    17|
|101   |          \INT_KID[22].x_cr_clic_kid            |cr_clic_kid_125            |    21|
|102   |          \INT_KID[23].x_cr_clic_kid            |cr_clic_kid_126            |    48|
|103   |          \INT_KID[24].x_cr_clic_kid            |cr_clic_kid_127            |    17|
|104   |          \INT_KID[25].x_cr_clic_kid            |cr_clic_kid_128            |    25|
|105   |          \INT_KID[26].x_cr_clic_kid            |cr_clic_kid_129            |    23|
|106   |          \INT_KID[27].x_cr_clic_kid            |cr_clic_kid_130            |    24|
|107   |          \INT_KID[28].x_cr_clic_kid            |cr_clic_kid_131            |    17|
|108   |          \INT_KID[29].x_cr_clic_kid            |cr_clic_kid_132            |    20|
|109   |          \INT_KID[2].x_cr_clic_kid             |cr_clic_kid_133            |     5|
|110   |          \INT_KID[30].x_cr_clic_kid            |cr_clic_kid_134            |    18|
|111   |          \INT_KID[31].x_cr_clic_kid            |cr_clic_kid_135            |     4|
|112   |          \INT_KID[32].x_cr_clic_kid            |cr_clic_kid_136            |    19|
|113   |          \INT_KID[33].x_cr_clic_kid            |cr_clic_kid_137            |    19|
|114   |          \INT_KID[34].x_cr_clic_kid            |cr_clic_kid_138            |    24|
|115   |          \INT_KID[35].x_cr_clic_kid            |cr_clic_kid_139            |    30|
|116   |          \INT_KID[36].x_cr_clic_kid            |cr_clic_kid_140            |    17|
|117   |          \INT_KID[37].x_cr_clic_kid            |cr_clic_kid_141            |    19|
|118   |          \INT_KID[38].x_cr_clic_kid            |cr_clic_kid_142            |    20|
|119   |          \INT_KID[39].x_cr_clic_kid            |cr_clic_kid_143            |    18|
|120   |          \INT_KID[3].x_cr_clic_kid             |cr_clic_kid_144            |     4|
|121   |          \INT_KID[40].x_cr_clic_kid            |cr_clic_kid_145            |    19|
|122   |          \INT_KID[41].x_cr_clic_kid            |cr_clic_kid_146            |     4|
|123   |          \INT_KID[42].x_cr_clic_kid            |cr_clic_kid_147            |     4|
|124   |          \INT_KID[43].x_cr_clic_kid            |cr_clic_kid_148            |     4|
|125   |          \INT_KID[44].x_cr_clic_kid            |cr_clic_kid_149            |     4|
|126   |          \INT_KID[45].x_cr_clic_kid            |cr_clic_kid_150            |     4|
|127   |          \INT_KID[46].x_cr_clic_kid            |cr_clic_kid_151            |     4|
|128   |          \INT_KID[47].x_cr_clic_kid            |cr_clic_kid_152            |     4|
|129   |          \INT_KID[48].x_cr_clic_kid            |cr_clic_kid_153            |     4|
|130   |          \INT_KID[49].x_cr_clic_kid            |cr_clic_kid_154            |     4|
|131   |          \INT_KID[4].x_cr_clic_kid             |cr_clic_kid_155            |     5|
|132   |          \INT_KID[50].x_cr_clic_kid            |cr_clic_kid_156            |     4|
|133   |          \INT_KID[51].x_cr_clic_kid            |cr_clic_kid_157            |     4|
|134   |          \INT_KID[52].x_cr_clic_kid            |cr_clic_kid_158            |     4|
|135   |          \INT_KID[53].x_cr_clic_kid            |cr_clic_kid_159            |     4|
|136   |          \INT_KID[54].x_cr_clic_kid            |cr_clic_kid_160            |     4|
|137   |          \INT_KID[55].x_cr_clic_kid            |cr_clic_kid_161            |     4|
|138   |          \INT_KID[56].x_cr_clic_kid            |cr_clic_kid_162            |     4|
|139   |          \INT_KID[57].x_cr_clic_kid            |cr_clic_kid_163            |     4|
|140   |          \INT_KID[58].x_cr_clic_kid            |cr_clic_kid_164            |     4|
|141   |          \INT_KID[59].x_cr_clic_kid            |cr_clic_kid_165            |     4|
|142   |          \INT_KID[5].x_cr_clic_kid             |cr_clic_kid_166            |     4|
|143   |          \INT_KID[60].x_cr_clic_kid            |cr_clic_kid_167            |     4|
|144   |          \INT_KID[61].x_cr_clic_kid            |cr_clic_kid_168            |     4|
|145   |          \INT_KID[62].x_cr_clic_kid            |cr_clic_kid_169            |     4|
|146   |          \INT_KID[63].x_cr_clic_kid            |cr_clic_kid_170            |     4|
|147   |          \INT_KID[6].x_cr_clic_kid             |cr_clic_kid_171            |     4|
|148   |          \INT_KID[7].x_cr_clic_kid             |cr_clic_kid_172            |    20|
|149   |          \INT_KID[8].x_cr_clic_kid             |cr_clic_kid_173            |     4|
|150   |          \INT_KID[9].x_cr_clic_kid             |cr_clic_kid_174            |     4|
|151   |          x_cr_clic_arb                         |cr_clic_arb                |    60|
|152   |        x_cr_coretim_top                        |cr_coretim_top             |   158|
|153   |        x_cr_tcipif_dbus                        |cr_tcipif_behavior_bus     |   575|
|154   |        x_cr_tcipif_ibus                        |cr_tcipif_dummy_bus        |     1|
|155   |  x_pdu_top                                     |pdu_top                    | 36094|
|156   |    x_main_bus_top                              |ahb_matrix_top             | 19498|
|157   |      x_ahb_matrix_7_12_main                    |ahb_matrix_7_12_main       |  3766|
|158   |        x_matrix_arb                            |ahb_matrix_7_12_arb        |  3068|
|159   |        x_matrix_dec                            |ahb_matrix_7_12_dec        |   698|
|160   |      x_dmac_top                                |dmac_top                   | 15732|
|161   |        x_ahbbusmux_ctrl                        |bmux_ctrl                  |   243|
|162   |        x_arb_ctrl                              |arb_ctrl                   |   153|
|163   |          U_CH0TRGLATCH                         |chntrg_latch               |     6|
|164   |          U_CH10TRGLATCH                        |chntrg_latch_97            |     8|
|165   |          U_CH11TRGLATCH                        |chntrg_latch_98            |     5|
|166   |          U_CH12TRGLATCH                        |chntrg_latch_99            |     4|
|167   |          U_CH13TRGLATCH                        |chntrg_latch_100           |     7|
|168   |          U_CH14TRGLATCH                        |chntrg_latch_101           |     5|
|169   |          U_CH15TRGLATCH                        |chntrg_latch_102           |     5|
|170   |          U_CH1TRGLATCH                         |chntrg_latch_103           |     6|
|171   |          U_CH2TRGLATCH                         |chntrg_latch_104           |     6|
|172   |          U_CH3TRGLATCH                         |chntrg_latch_105           |     5|
|173   |          U_CH4TRGLATCH                         |chntrg_latch_106           |     5|
|174   |          U_CH5TRGLATCH                         |chntrg_latch_107           |    26|
|175   |          U_CH6TRGLATCH                         |chntrg_latch_108           |     5|
|176   |          U_CH7TRGLATCH                         |chntrg_latch_109           |     5|
|177   |          U_CH8TRGLATCH                         |chntrg_latch_110           |     4|
|178   |          U_CH9TRGLATCH                         |chntrg_latch_111           |     6|
|179   |          U_HPCHNS                              |hpchn_decd                 |    20|
|180   |        x_chfsm_ctrl                            |ch_ctrl                    |  9723|
|181   |          x_fsmc0                               |fsmc                       |   628|
|182   |          x_fsmc1                               |fsmc_82                    |   595|
|183   |          x_fsmc10                              |fsmc_83                    |   595|
|184   |          x_fsmc11                              |fsmc_84                    |   595|
|185   |          x_fsmc12                              |fsmc_85                    |   628|
|186   |          x_fsmc13                              |fsmc_86                    |   595|
|187   |          x_fsmc14                              |fsmc_87                    |   595|
|188   |          x_fsmc15                              |fsmc_88                    |   598|
|189   |          x_fsmc2                               |fsmc_89                    |   595|
|190   |          x_fsmc3                               |fsmc_90                    |   663|
|191   |          x_fsmc4                               |fsmc_91                    |   595|
|192   |          x_fsmc5                               |fsmc_92                    |   595|
|193   |          x_fsmc6                               |fsmc_93                    |   628|
|194   |          x_fsmc7                               |fsmc_94                    |   595|
|195   |          x_fsmc8                               |fsmc_95                    |   595|
|196   |          x_fsmc9                               |fsmc_96                    |   628|
|197   |        x_reg_ctrl                              |reg_ctrl                   |  5613|
|198   |          x_chregc0                             |chregc0                    |   322|
|199   |          x_chregc1                             |chregc1                    |   322|
|200   |          x_chregc10                            |chregc10                   |   321|
|201   |          x_chregc11                            |chregc11                   |   318|
|202   |          x_chregc12                            |chregc12                   |   324|
|203   |          x_chregc13                            |chregc13                   |   323|
|204   |          x_chregc14                            |chregc14                   |   348|
|205   |          x_chregc15                            |chregc15                   |   323|
|206   |          x_chregc2                             |chregc2                    |   320|
|207   |          x_chregc3                             |chregc3                    |   326|
|208   |          x_chregc4                             |chregc4                    |   322|
|209   |          x_chregc5                             |chregc5                    |   340|
|210   |          x_chregc6                             |chregc6                    |   329|
|211   |          x_chregc7                             |chregc7                    |   325|
|212   |          x_chregc8                             |chregc8                    |   320|
|213   |          x_chregc9                             |chregc9                    |   324|
|214   |          x_gbregc                              |gbregc                     |    41|
|215   |    x_sub_apb0_top                              |apb0_sub_top               | 12472|
|216   |      x_apb0_sub_top                            |csky_apb0_top              |   954|
|217   |        U_APB0_STATE_CTRL                       |apb0_state_ctrl            |   954|
|218   |      x_pwm_sec_top                             |pwm_sec_top                |  6470|
|219   |        x_pwm                                   |pwm                        |  6348|
|220   |          x_pwm_apbif                           |pwm_apbif                  |  2013|
|221   |          x_pwm_ctrl                            |pwm_ctrl                   |  4332|
|222   |            pwm_0_inst                          |pwm_gen                    |   721|
|223   |            pwm_1_inst                          |pwm_gen_77                 |   738|
|224   |            pwm_2_inst                          |pwm_gen_78                 |   720|
|225   |            pwm_3_inst                          |pwm_gen_79                 |   696|
|226   |            pwm_4_inst                          |pwm_gen_80                 |   711|
|227   |            pwm_5_inst                          |pwm_gen_81                 |   710|
|228   |      x_tim0_sec_top                            |tim0_sec_top               |   384|
|229   |        x_tim_top                               |tim_top                    |   384|
|230   |          x_timers_top                          |timers_top_73              |   384|
|231   |            U_TIMER0                            |timers_frc_74              |    86|
|232   |            U_TIMER1                            |timers_frc_75              |    86|
|233   |            U_TIMERS_APBIF                      |timers_apbif_76            |   212|
|234   |      x_tim2_sec_top                            |tim2_sec_top               |   383|
|235   |        x_tim2_tim_top                          |tim2_tim_top               |   383|
|236   |          x_timers_top                          |timers_top_69              |   383|
|237   |            U_TIMER0                            |timers_frc_70              |    86|
|238   |            U_TIMER1                            |timers_frc_71              |    86|
|239   |            U_TIMERS_APBIF                      |timers_apbif_72            |   211|
|240   |      x_tim4_sec_top                            |tim4_sec_top               |   383|
|241   |        x_tim4_tim_top                          |tim4_tim_top               |   383|
|242   |          x_timers_top                          |timers_top_65              |   383|
|243   |            U_TIMER0                            |timers_frc_66              |    86|
|244   |            U_TIMER1                            |timers_frc_67              |    86|
|245   |            U_TIMERS_APBIF                      |timers_apbif_68            |   211|
|246   |      x_tim6_sec_top                            |tim6_sec_top               |   383|
|247   |        x_tim6_tim_top                          |tim6_tim_top               |   383|
|248   |          x_timers_top                          |timers_top_61              |   383|
|249   |            U_TIMER0                            |timers_frc_62              |    86|
|250   |            U_TIMER1                            |timers_frc_63              |    86|
|251   |            U_TIMERS_APBIF                      |timers_apbif_64            |   211|
|252   |      x_usi0_sec_top                            |usi0_sec_top               |  1641|
|253   |        x_usi0                                  |usi_top_51                 |  1636|
|254   |          x_apb_if                              |apb_if_52                  |   428|
|255   |          x_i2c_top                             |i2c_top_53                 |   615|
|256   |            x_i2cm                              |i2cm_59                    |   417|
|257   |            x_i2cs                              |i2cs_60                    |   198|
|258   |          x_rx_sync_fifo_16x16                  |sync_fifo_16x16_54         |    45|
|259   |          x_sdata_if                            |sdata_if_55                |    41|
|260   |          x_spi                                 |spi_56                     |   205|
|261   |          x_tx_sync_fifo_16x16                  |sync_fifo_16x16_57         |    46|
|262   |          x_uart                                |uart_58                    |   238|
|263   |      x_usi2_sec_top                            |usi2_sec_top               |  1641|
|264   |        x_usi2                                  |usi_top_41                 |  1636|
|265   |          x_apb_if                              |apb_if_42                  |   428|
|266   |          x_i2c_top                             |i2c_top_43                 |   615|
|267   |            x_i2cm                              |i2cm_49                    |   417|
|268   |            x_i2cs                              |i2cs_50                    |   198|
|269   |          x_rx_sync_fifo_16x16                  |sync_fifo_16x16_44         |    45|
|270   |          x_sdata_if                            |sdata_if_45                |    41|
|271   |          x_spi                                 |spi_46                     |   205|
|272   |          x_tx_sync_fifo_16x16                  |sync_fifo_16x16_47         |    46|
|273   |          x_uart                                |uart_48                    |   238|
|274   |      x_wdt_sec_top                             |wdt_sec_top                |   233|
|275   |        x_wdt                                   |wdt                        |   233|
|276   |          U_WDT_BIU                             |wdt_biu                    |    32|
|277   |          U_WDT_ISRC                            |wdt_isrc                   |   129|
|278   |            U_WDT_CNT                           |wdt_cnt                    |    98|
|279   |            U_WDT_ISRG                          |wdt_isrg                   |    31|
|280   |          U_WDT_REGFILE                         |wdt_regfile                |    72|
|281   |    x_sub_apb1_top                              |apb1_sub_top               |  3853|
|282   |      x_apb1_sub_top                            |csky_apb1_top              |   679|
|283   |        U_APB1_STATE_CTRL                       |apb1_state_ctrl            |   679|
|284   |      x_tim1_sec_top                            |tim1_sec_top               |   384|
|285   |        x_tim1_tim_top                          |tim1_tim_top               |   384|
|286   |          x_timers_top                          |timers_top_37              |   384|
|287   |            U_TIMER0                            |timers_frc_38              |    86|
|288   |            U_TIMER1                            |timers_frc_39              |    86|
|289   |            U_TIMERS_APBIF                      |timers_apbif_40            |   212|
|290   |      x_tim3_sec_top                            |tim3_sec_top               |   383|
|291   |        x_tim3_tim_top                          |tim3_tim_top               |   383|
|292   |          x_timers_top                          |timers_top_33              |   383|
|293   |            U_TIMER0                            |timers_frc_34              |    86|
|294   |            U_TIMER1                            |timers_frc_35              |    86|
|295   |            U_TIMERS_APBIF                      |timers_apbif_36            |   211|
|296   |      x_tim5_sec_top                            |tim5_sec_top               |   383|
|297   |        x_tim5_tim_top                          |tim5_tim_top               |   383|
|298   |          x_timers_top                          |timers_top_29              |   383|
|299   |            U_TIMER0                            |timers_frc_30              |    86|
|300   |            U_TIMER1                            |timers_frc_31              |    86|
|301   |            U_TIMERS_APBIF                      |timers_apbif_32            |   211|
|302   |      x_tim7_sec_top                            |tim7_sec_top               |   383|
|303   |        x_tim7_tim_top                          |tim7_tim_top               |   383|
|304   |          x_timers_top                          |timers_top                 |   383|
|305   |            U_TIMER0                            |timers_frc                 |    86|
|306   |            U_TIMER1                            |timers_frc_28              |    86|
|307   |            U_TIMERS_APBIF                      |timers_apbif               |   211|
|308   |      x_usi1_sec_top                            |usi1_sec_top               |  1641|
|309   |        x_usi1                                  |usi_top                    |  1636|
|310   |          x_apb_if                              |apb_if                     |   428|
|311   |          x_i2c_top                             |i2c_top                    |   615|
|312   |            x_i2cm                              |i2cm                       |   417|
|313   |            x_i2cs                              |i2cs                       |   198|
|314   |          x_rx_sync_fifo_16x16                  |sync_fifo_16x16            |    45|
|315   |          x_sdata_if                            |sdata_if                   |    41|
|316   |          x_spi                                 |spi                        |   205|
|317   |          x_tx_sync_fifo_16x16                  |sync_fifo_16x16_27         |    46|
|318   |          x_uart                                |uart                       |   238|
|319   |    x_sub_ls_top                                |ls_sub_top                 |   267|
|320   |      x_sub_ls_top                              |ahb_matrix_1_6_sub         |   267|
|321   |        x_matrix_sub_dec                        |ahb_matrix_1_6_sub_dec     |   267|
|322   |  x_retu_top                                    |retu_top                   |   403|
|323   |    x_smu_top                                   |smu_top                    |   403|
|324   |      x_sms_top                                 |sms_top                    |   403|
|325   |        x_isram_top                             |sms_bank_64k_top           |    96|
|326   |          x_sms_sms_ahbs                        |sms_sms_ahbs_bk2_20        |    76|
|327   |          x_sms_sram                            |sms_sram_bk2_21            |    20|
|328   |            x_fpga_spram                        |fpga_spram_22              |    19|
|329   |              x_fpga_byte0_spram                |fpga_byte_spram_23         |     7|
|330   |              x_fpga_byte1_spram                |fpga_byte_spram_24         |     4|
|331   |              x_fpga_byte2_spram                |fpga_byte_spram_25         |     4|
|332   |              x_fpga_byte3_spram                |fpga_byte_spram_26         |     4|
|333   |        x_sms0_top                              |sms_bank_64k_top_0         |    92|
|334   |          x_sms_sms_ahbs                        |sms_sms_ahbs_bk2_13        |    51|
|335   |          x_sms_sram                            |sms_sram_bk2_14            |    41|
|336   |            x_fpga_spram                        |fpga_spram_15              |    40|
|337   |              x_fpga_byte0_spram                |fpga_byte_spram_16         |     6|
|338   |              x_fpga_byte1_spram                |fpga_byte_spram_17         |    12|
|339   |              x_fpga_byte2_spram                |fpga_byte_spram_18         |    10|
|340   |              x_fpga_byte3_spram                |fpga_byte_spram_19         |    12|
|341   |        x_sms1_top                              |sms_bank_64k_top_1         |   121|
|342   |          x_sms_sms_ahbs                        |sms_sms_ahbs_bk2_6         |    53|
|343   |          x_sms_sram                            |sms_sram_bk2_7             |    68|
|344   |            x_fpga_spram                        |fpga_spram_8               |    67|
|345   |              x_fpga_byte0_spram                |fpga_byte_spram_9          |    20|
|346   |              x_fpga_byte1_spram                |fpga_byte_spram_10         |    15|
|347   |              x_fpga_byte2_spram                |fpga_byte_spram_11         |    17|
|348   |              x_fpga_byte3_spram                |fpga_byte_spram_12         |    15|
|349   |        x_sms2_top                              |sms_bank_64k_top_2         |    94|
|350   |          x_sms_sms_ahbs                        |sms_sms_ahbs_bk2           |    64|
|351   |          x_sms_sram                            |sms_sram_bk2               |    30|
|352   |            x_fpga_spram                        |fpga_spram                 |    29|
|353   |              x_fpga_byte0_spram                |fpga_byte_spram            |     7|
|354   |              x_fpga_byte1_spram                |fpga_byte_spram_3          |     6|
|355   |              x_fpga_byte2_spram                |fpga_byte_spram_4          |     9|
|356   |              x_fpga_byte3_spram                |fpga_byte_spram_5          |     7|
+------+------------------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:10 ; elapsed = 00:16:06 . Memory (MB): peak = 1590.168 ; gain = 1277.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 887 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:44 ; elapsed = 00:15:26 . Memory (MB): peak = 1590.168 ; gain = 804.176
Synthesis Optimization Complete : Time (s): cpu = 00:13:10 ; elapsed = 00:16:12 . Memory (MB): peak = 1590.168 ; gain = 1277.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2042 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 51 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
862 Infos, 331 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:34 ; elapsed = 00:16:39 . Memory (MB): peak = 1590.168 ; gain = 1290.852
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Documents/GitHub/ZhixinTongde_WJ100/Bitstream/wj100_test/wj100_test.runs/synth_1/wujian100_open_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1590.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file wujian100_open_top_utilization_synth.rpt -pb wujian100_open_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.557 . Memory (MB): peak = 1590.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug  8 20:06:36 2020...
