Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jan 17 16:35:59 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file cryptoprocessor_wrapper_timing_summary_routed.rpt -pb cryptoprocessor_wrapper_timing_summary_routed.pb -rpx cryptoprocessor_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cryptoprocessor_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.018        0.000                      0                21067        0.024        0.000                      0                21067        3.750        0.000                       0                 13724  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.018        0.000                      0                21067        0.024        0.000                      0                21067        3.750        0.000                       0                 13724  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 2.586ns (29.575%)  route 6.158ns (70.425%))
  Logic Levels:           13  (CARRY4=12 LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.635     2.929    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/clk
    SLICE_X33Y77         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.456     3.385 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/Q
                         net (fo=1174, routed)        6.149     9.534    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/intt
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.658 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array[0][19]_i_9/O
                         net (fo=1, routed)           0.000     9.658    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array[0][19]_i_9_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.190 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][19]_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][23]_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.427    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][27]_i_1_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][31]_i_1_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][35]_i_1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][39]_i_1_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][43]_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.997 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][47]_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.111 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.111    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][51]_i_1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.225 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][55]_i_1_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.339 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.673 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][63]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.673    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][63]_i_1_n_6
    SLICE_X39Y33         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.488    12.667    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/clk
    SLICE_X39Y33         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][61]/C
                         clock pessimism              0.115    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.062    12.690    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][61]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 2.565ns (29.406%)  route 6.158ns (70.594%))
  Logic Levels:           13  (CARRY4=12 LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.635     2.929    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/clk
    SLICE_X33Y77         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.456     3.385 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/Q
                         net (fo=1174, routed)        6.149     9.534    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/intt
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.658 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array[0][19]_i_9/O
                         net (fo=1, routed)           0.000     9.658    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array[0][19]_i_9_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.190 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][19]_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][23]_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.427    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][27]_i_1_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][31]_i_1_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][35]_i_1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][39]_i_1_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][43]_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.997 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][47]_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.111 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.111    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][51]_i_1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.225 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][55]_i_1_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.339 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.652 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][63]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.652    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][63]_i_1_n_4
    SLICE_X39Y33         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.488    12.667    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/clk
    SLICE_X39Y33         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][63]/C
                         clock pessimism              0.115    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.062    12.690    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][63]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 0.642ns (12.716%)  route 4.407ns (87.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.664     2.958    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/clk
    SLICE_X32Y14         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/counter_reg[3]/Q
                         net (fo=131, routed)         2.390     5.866    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/SEL_IN
    SLICE_X48Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.990 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT_i_99/O
                         net (fo=4, routed)           2.016     8.007    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/btf_in_b[29]
    DSP48_X2Y3           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.585    12.764    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X2Y3           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/CLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.839    
    DSP48_X2Y3           DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722     9.117    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.649ns  (logic 2.491ns (28.802%)  route 6.158ns (71.198%))
  Logic Levels:           13  (CARRY4=12 LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.635     2.929    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/clk
    SLICE_X33Y77         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.456     3.385 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/Q
                         net (fo=1174, routed)        6.149     9.534    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/intt
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.658 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array[0][19]_i_9/O
                         net (fo=1, routed)           0.000     9.658    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array[0][19]_i_9_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.190 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][19]_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][23]_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.427    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][27]_i_1_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][31]_i_1_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][35]_i_1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][39]_i_1_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][43]_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.997 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][47]_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.111 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.111    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][51]_i_1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.225 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][55]_i_1_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.339 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.578 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][63]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.578    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][63]_i_1_n_5
    SLICE_X39Y33         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.488    12.667    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/clk
    SLICE_X39Y33         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][62]/C
                         clock pessimism              0.115    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.062    12.690    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][62]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -11.578    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 2.475ns (28.670%)  route 6.158ns (71.330%))
  Logic Levels:           13  (CARRY4=12 LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.635     2.929    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/clk
    SLICE_X33Y77         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.456     3.385 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/Q
                         net (fo=1174, routed)        6.149     9.534    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/intt
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.658 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array[0][19]_i_9/O
                         net (fo=1, routed)           0.000     9.658    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array[0][19]_i_9_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.190 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][19]_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][23]_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.427    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][27]_i_1_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][31]_i_1_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][35]_i_1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][39]_i_1_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][43]_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.997 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][47]_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.111 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.111    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][51]_i_1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.225 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][55]_i_1_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.339 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.339    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]_i_1_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.562 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][63]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.562    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][63]_i_1_n_7
    SLICE_X39Y33         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.488    12.667    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/clk
    SLICE_X39Y33         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][60]/C
                         clock pessimism              0.115    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)        0.062    12.690    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][60]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.630ns  (logic 2.472ns (28.645%)  route 6.158ns (71.355%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.635     2.929    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/clk
    SLICE_X33Y77         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.456     3.385 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/Q
                         net (fo=1174, routed)        6.149     9.534    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/intt
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.658 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array[0][19]_i_9/O
                         net (fo=1, routed)           0.000     9.658    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array[0][19]_i_9_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.190 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][19]_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][23]_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.427    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][27]_i_1_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][31]_i_1_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][35]_i_1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][39]_i_1_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][43]_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.997 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][47]_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.111 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.111    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][51]_i_1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.225 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][55]_i_1_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.559 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.559    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]_i_1_n_6
    SLICE_X39Y32         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.487    12.667    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/clk
    SLICE_X39Y32         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][57]/C
                         clock pessimism              0.115    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)        0.062    12.689    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][57]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -11.559    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 2.451ns (28.471%)  route 6.158ns (71.529%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.635     2.929    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/clk
    SLICE_X33Y77         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.456     3.385 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/command_reg0_reg[15]/Q
                         net (fo=1174, routed)        6.149     9.534    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/intt
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.124     9.658 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array[0][19]_i_9/O
                         net (fo=1, routed)           0.000     9.658    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array[0][19]_i_9_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.190 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][19]_i_1_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][23]_i_1_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.427    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][27]_i_1_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.541 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.541    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][31]_i_1_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.655 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.655    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][35]_i_1_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.769 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.769    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][39]_i_1_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.883 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.883    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][43]_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.997 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.997    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][47]_i_1_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.111 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.111    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][51]_i_1_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.225 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.225    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][55]_i_1_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.538 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.538    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]_i_1_n_4
    SLICE_X39Y32         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.487    12.667    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/clk
    SLICE_X39Y32         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]/C
                         clock pessimism              0.115    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)        0.062    12.689    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/shift_array_reg[0][59]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 3.452ns (40.274%)  route 5.119ns (59.726%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.870     3.164    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X3Y24          DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434     3.598 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/P[28]
                         net (fo=5, routed)           1.621     5.218    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/CSA_TREE/csatu/LAYER_LOOP[1].csau/res[86]_i_24[21]
    SLICE_X106Y60        LUT6 (Prop_lut6_I2_O)        0.124     5.342 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/CSA_TREE/csatu/LAYER_LOOP[1].csau/c0_inferred__34/i_/O
                         net (fo=2, routed)           0.719     6.061    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/csatu/tree_2[2]_18[70]
    SLICE_X106Y61        LUT5 (Prop_lut5_I4_O)        0.153     6.214 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res[74]_i_29/O
                         net (fo=2, routed)           0.767     6.981    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res[74]_i_29_n_0
    SLICE_X106Y61        LUT3 (Prop_lut3_I1_O)        0.327     7.308 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res[74]_i_16/O
                         net (fo=3, routed)           1.369     8.676    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/csatu/csatu/csatu/p_1_in280_in
    SLICE_X84Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.800 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res[74]_i_5/O
                         net (fo=1, routed)           0.635     9.436    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/CSA_OUT[0]_11[71]
    SLICE_X82Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.986 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[74]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[74]_i_1_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[78]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[78]_i_1_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[82]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.220    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[82]_i_1_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[86]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[86]_i_1_n_0
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.454 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[90]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.454    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[90]_i_1_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.571 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[94]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[94]_i_1_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.688 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[98]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[98]_i_1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.805 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[102]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.805    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[102]_i_1_n_0
    SLICE_X82Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.922 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[106]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.922    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[106]_i_1_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.039 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[110]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.039    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[110]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.156 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[114]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.156    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[114]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.273 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[118]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.273    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[118]_i_1_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.390 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[122]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.399    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[122]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.516 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[126]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.516    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[126]_i_1_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.735 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[127]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.735    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[127]_i_1_n_7
    SLICE_X82Y76         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.531    12.710    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    SLICE_X82Y76         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[127]/C
                         clock pessimism              0.229    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.109    12.894    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[127]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.558ns  (logic 3.439ns (40.183%)  route 5.119ns (59.817%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.870     3.164    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X3Y24          DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434     3.598 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/P[28]
                         net (fo=5, routed)           1.621     5.218    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/CSA_TREE/csatu/LAYER_LOOP[1].csau/res[86]_i_24[21]
    SLICE_X106Y60        LUT6 (Prop_lut6_I2_O)        0.124     5.342 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/CSA_TREE/csatu/LAYER_LOOP[1].csau/c0_inferred__34/i_/O
                         net (fo=2, routed)           0.719     6.061    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/csatu/tree_2[2]_18[70]
    SLICE_X106Y61        LUT5 (Prop_lut5_I4_O)        0.153     6.214 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res[74]_i_29/O
                         net (fo=2, routed)           0.767     6.981    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res[74]_i_29_n_0
    SLICE_X106Y61        LUT3 (Prop_lut3_I1_O)        0.327     7.308 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res[74]_i_16/O
                         net (fo=3, routed)           1.369     8.676    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/csatu/csatu/csatu/p_1_in280_in
    SLICE_X84Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.800 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res[74]_i_5/O
                         net (fo=1, routed)           0.635     9.436    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/CSA_OUT[0]_11[71]
    SLICE_X82Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.986 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[74]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[74]_i_1_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[78]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[78]_i_1_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[82]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.220    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[82]_i_1_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[86]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[86]_i_1_n_0
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.454 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[90]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.454    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[90]_i_1_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.571 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[94]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[94]_i_1_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.688 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[98]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[98]_i_1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.805 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[102]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.805    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[102]_i_1_n_0
    SLICE_X82Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.922 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[106]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.922    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[106]_i_1_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.039 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[110]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.039    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[110]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.156 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[114]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.156    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[114]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.273 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[118]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.273    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[118]_i_1_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.390 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[122]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.399    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[122]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.722 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[126]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.722    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[126]_i_1_n_6
    SLICE_X82Y75         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.529    12.708    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    SLICE_X82Y75         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[124]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X82Y75         FDRE (Setup_fdre_C_D)        0.109    12.892    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[124]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.550ns  (logic 3.431ns (40.127%)  route 5.119ns (59.873%))
  Logic Levels:           18  (CARRY4=14 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.870     3.164    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    DSP48_X3Y24          DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.434     3.598 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/P[28]
                         net (fo=5, routed)           1.621     5.218    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/CSA_TREE/csatu/LAYER_LOOP[1].csau/res[86]_i_24[21]
    SLICE_X106Y60        LUT6 (Prop_lut6_I2_O)        0.124     5.342 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/CSA_TREE/csatu/LAYER_LOOP[1].csau/c0_inferred__34/i_/O
                         net (fo=2, routed)           0.719     6.061    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/csatu/tree_2[2]_18[70]
    SLICE_X106Y61        LUT5 (Prop_lut5_I4_O)        0.153     6.214 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res[74]_i_29/O
                         net (fo=2, routed)           0.767     6.981    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res[74]_i_29_n_0
    SLICE_X106Y61        LUT3 (Prop_lut3_I1_O)        0.327     7.308 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res[74]_i_16/O
                         net (fo=3, routed)           1.369     8.676    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/csatu/csatu/csatu/p_1_in280_in
    SLICE_X84Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.800 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res[74]_i_5/O
                         net (fo=1, routed)           0.635     9.436    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/CSA_OUT[0]_11[71]
    SLICE_X82Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.986 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[74]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[74]_i_1_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[78]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.103    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[78]_i_1_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[82]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.220    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[82]_i_1_n_0
    SLICE_X82Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.337 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[86]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.337    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[86]_i_1_n_0
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.454 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[90]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.454    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[90]_i_1_n_0
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.571 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[94]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.571    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[94]_i_1_n_0
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.688 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[98]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.688    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[98]_i_1_n_0
    SLICE_X82Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.805 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[102]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.805    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[102]_i_1_n_0
    SLICE_X82Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.922 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[106]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.922    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[106]_i_1_n_0
    SLICE_X82Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.039 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[110]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.039    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[110]_i_1_n_0
    SLICE_X82Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.156 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[114]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.156    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[114]_i_1_n_0
    SLICE_X82Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.273 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[118]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.273    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[118]_i_1_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.390 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[122]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.399    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[122]_i_1_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.714 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[126]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.714    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[126]_i_1_n_4
    SLICE_X82Y75         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       1.529    12.708    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    SLICE_X82Y75         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[126]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X82Y75         FDRE (Setup_fdre_C_D)        0.109    12.892    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[126]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  1.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/b_l_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.363%)  route 0.190ns (53.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.591     0.927    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk
    SLICE_X26Y46         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/res_reg[7]/Q
                         net (fo=1, routed)           0.190     1.280    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/Q[7]
    SLICE_X27Y50         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/b_l_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.844     1.210    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/clk
    SLICE_X27Y50         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/b_l_reg_reg[7]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.076     1.256    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/b_l_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.392ns (79.907%)  route 0.099ns (20.093%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.584     0.920    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk
    SLICE_X84Y99         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[52]/Q
                         net (fo=2, routed)           0.098     1.158    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg_n_0_[52]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.203 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__12_i_4/O
                         net (fo=1, routed)           0.000     1.203    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__12_i_4_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.355 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__12/CO[3]
                         net (fo=1, routed)           0.001     1.356    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__12_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.410 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__13/O[0]
                         net (fo=1, routed)           0.000     1.410    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c0[56]
    SLICE_X85Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.939     1.305    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk
    SLICE_X85Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[56]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.312ns (63.044%)  route 0.183ns (36.956%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.608     0.944    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/clk
    SLICE_X97Y99         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[30]/Q
                         net (fo=2, routed)           0.182     1.267    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/p_0_in1_in[62]
    SLICE_X99Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.384 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30_carry__14/CO[3]
                         net (fo=1, routed)           0.001     1.384    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30_carry__14_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.438 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30_carry__15/O[0]
                         net (fo=1, routed)           0.000     1.438    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30[64]
    SLICE_X99Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.965     1.331    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/clk
    SLICE_X99Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[64]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X99Y100        FDRE (Hold_fdre_C_D)         0.105     1.401    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.370ns (74.275%)  route 0.128ns (25.725%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.584     0.920    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/clk
    SLICE_X82Y97         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[3].shift_array_reg[4][51]/Q
                         net (fo=4, routed)           0.127     1.211    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/a[51]
    SLICE_X84Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.324 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     1.324    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab0_carry__11_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.363 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab0_carry__12/CO[3]
                         net (fo=1, routed)           0.001     1.364    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab0_carry__12_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.418 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab0_carry__13/O[0]
                         net (fo=1, routed)           0.000     1.418    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab0[56]
    SLICE_X84Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.939     1.305    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk
    SLICE_X84Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[56]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.392ns (78.125%)  route 0.110ns (21.875%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.584     0.920    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/clk
    SLICE_X89Y99         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 f  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[8]/Q
                         net (fo=2, routed)           0.109     1.170    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/p_0_in1_in[40]
    SLICE_X88Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.215 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30_carry__9_i_4/O
                         net (fo=1, routed)           0.000     1.215    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30_carry__9_i_4_n_0
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.367 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30_carry__9/CO[3]
                         net (fo=1, routed)           0.001     1.367    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30_carry__9_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.421 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30_carry__10/O[0]
                         net (fo=1, routed)           0.000     1.421    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30[44]
    SLICE_X88Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.940     1.306    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/clk
    SLICE_X88Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[44]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.105     1.376    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.568     0.904    cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y80         FDRE                                         r  cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.119     1.163    cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X26Y80         SRLC32E                                      r  cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.833     1.199    cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y80         SRLC32E                                      r  cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.935    
    SLICE_X26Y80         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.118    cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.586     0.922    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk
    SLICE_X24Y16         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[15]/Q
                         net (fo=1, routed)           0.103     1.166    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/SHIFT/data_in[15]
    SLICE_X26Y15         SRL16E                                       r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.853     1.219    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X26Y15         SRL16E                                       r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][15]_srl3/CLK
                         clock pessimism             -0.282     0.937    
    SLICE_X26Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.120    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][15]_srl3
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.403ns (80.348%)  route 0.099ns (19.652%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.584     0.920    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk
    SLICE_X84Y99         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg[52]/Q
                         net (fo=2, routed)           0.098     1.158    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_reg_n_0_[52]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.203 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__12_i_4/O
                         net (fo=1, routed)           0.000     1.203    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__12_i_4_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.355 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__12/CO[3]
                         net (fo=1, routed)           0.001     1.356    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__12_n_0
    SLICE_X85Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.421 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/ab_pq_carry__13/O[2]
                         net (fo=1, routed)           0.000     1.421    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c0[58]
    SLICE_X85Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.939     1.305    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk
    SLICE_X85Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[58]/C
                         clock pessimism             -0.035     1.270    
    SLICE_X85Y100        FDRE (Hold_fdre_C_D)         0.105     1.375    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.578     0.914    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/clk
    SLICE_X29Y26         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][31]/Q
                         net (fo=1, routed)           0.102     1.157    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][31]
    SLICE_X30Y26         SRL16E                                       r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][31]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.843     1.209    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/clk
    SLICE_X30Y26         SRL16E                                       r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][31]_srl2/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.110    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][31]_srl2
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.335ns (66.169%)  route 0.171ns (33.831%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.556     0.892    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/clk
    SLICE_X38Y96         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t1_reg[14]/Q
                         net (fo=2, routed)           0.171     1.226    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/p_0_in1_in[46]
    SLICE_X37Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.343 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30_carry__10/CO[3]
                         net (fo=1, routed)           0.001     1.344    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30_carry__10_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.398 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30_carry__11/O[0]
                         net (fo=1, routed)           0.000     1.398    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t30[48]
    SLICE_X37Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13724, routed)       0.911     1.277    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/clk
    SLICE_X37Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[48]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/MODRED_64/t3_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y13  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y18  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y18  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y17  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y17  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y74  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y74  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y74  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y74  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y76  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y76  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y76  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y76  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y74  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y74  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y74  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y74  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y74  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y74  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y76  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y76  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y76  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y76  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y74  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y74  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMB/CLK



