$date
	Mon Jun  8 16:02:12 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module COMP_TEST $end
$var wire 1 ! EQ $end
$var wire 1 " LG $end
$var wire 1 # RG $end
$var reg 4 $ X [3:0] $end
$var reg 4 % Y [3:0] $end
$scope module COMP $end
$var wire 1 ! EQ $end
$var wire 1 " LG $end
$var wire 1 # RG $end
$var wire 4 & X [3:0] $end
$var wire 4 ' Y [3:0] $end
$scope function FUNC_COMP $end
$var reg 3 ( FUNC_COMP [2:0] $end
$var reg 4 ) X [3:0] $end
$var reg 4 * Y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 *
b0 )
b1 (
b1000 '
b0 &
b1000 %
b0 $
1#
0"
0!
$end
#50
b1 )
b1 $
b1 &
#100
b10 )
b10 $
b10 &
#150
b11 )
b11 $
b11 &
#200
b100 )
b100 $
b100 &
#250
b101 )
b101 $
b101 &
#300
b110 )
b110 $
b110 &
#350
b111 )
b111 $
b111 &
#400
0#
1!
b10 (
b1000 )
b1000 $
b1000 &
#450
0!
1"
b100 (
b1001 )
b1001 $
b1001 &
#500
b1010 )
b1010 $
b1010 &
#550
b1011 )
b1011 $
b1011 &
#600
b1100 )
b1100 $
b1100 &
#650
b1101 )
b1101 $
b1101 &
#700
b1110 )
b1110 $
b1110 &
#750
b1111 )
b1111 $
b1111 &
#800
1#
0"
b1 (
b0 )
b0 $
b0 &
