Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar  7 22:50:26 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.731        0.000                      0                  473        0.056        0.000                      0                  473        4.500        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.731        0.000                      0                  473        0.056        0.000                      0                  473        4.500        0.000                       0                   182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.731ns  (required time - arrival time)
  Source:                 masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/addertest/FSM_sequential_M_testCase_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 2.193ns (31.382%)  route 4.795ns (68.618%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.627     5.211    masterTest/addertest/CLK
    SLICE_X62Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/Q
                         net (fo=77, routed)          0.901     6.568    masterTest/addertest/M_testCase_q[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.692 r  masterTest/addertest/0_carry_i_1/O
                         net (fo=1, routed)           0.568     7.260    masterTest/addertest/A[0]
    SLICE_X60Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.855 r  masterTest/addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.855    masterTest/addertest/0_carry_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.094 r  masterTest/addertest/0_carry__0/O[2]
                         net (fo=28, routed)          1.072     9.167    masterTest/addertest/M_fa_s[6]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.329     9.496 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_29/O
                         net (fo=1, routed)           0.848    10.343    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_29_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.326    10.669 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_7/O
                         net (fo=2, routed)           0.611    11.281    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_7_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.405 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_1/O
                         net (fo=4, routed)           0.794    12.199    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_1_n_0
    SLICE_X59Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.509    14.913    masterTest/addertest/CLK
    SLICE_X59Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[3]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X59Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.931    masterTest/addertest/FSM_sequential_M_testCase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -12.199    
  -------------------------------------------------------------------
                         slack                                  2.731    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/addertest/FSM_sequential_M_testCase_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.193ns (32.783%)  route 4.496ns (67.217%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.627     5.211    masterTest/addertest/CLK
    SLICE_X62Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/Q
                         net (fo=77, routed)          0.901     6.568    masterTest/addertest/M_testCase_q[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.692 r  masterTest/addertest/0_carry_i_1/O
                         net (fo=1, routed)           0.568     7.260    masterTest/addertest/A[0]
    SLICE_X60Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.855 r  masterTest/addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.855    masterTest/addertest/0_carry_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.094 r  masterTest/addertest/0_carry__0/O[2]
                         net (fo=28, routed)          1.072     9.167    masterTest/addertest/M_fa_s[6]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.329     9.496 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_29/O
                         net (fo=1, routed)           0.848    10.343    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_29_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.326    10.669 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_7/O
                         net (fo=2, routed)           0.611    11.281    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_7_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.405 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_1/O
                         net (fo=4, routed)           0.496    11.901    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.510    14.914    masterTest/addertest/CLK
    SLICE_X62Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[0]/C
                         clock pessimism              0.297    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.971    masterTest/addertest/FSM_sequential_M_testCase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.193ns (32.783%)  route 4.496ns (67.217%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.627     5.211    masterTest/addertest/CLK
    SLICE_X62Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/Q
                         net (fo=77, routed)          0.901     6.568    masterTest/addertest/M_testCase_q[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.692 r  masterTest/addertest/0_carry_i_1/O
                         net (fo=1, routed)           0.568     7.260    masterTest/addertest/A[0]
    SLICE_X60Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.855 r  masterTest/addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.855    masterTest/addertest/0_carry_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.094 r  masterTest/addertest/0_carry__0/O[2]
                         net (fo=28, routed)          1.072     9.167    masterTest/addertest/M_fa_s[6]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.329     9.496 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_29/O
                         net (fo=1, routed)           0.848    10.343    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_29_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.326    10.669 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_7/O
                         net (fo=2, routed)           0.611    11.281    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_7_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.405 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_1/O
                         net (fo=4, routed)           0.496    11.901    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.510    14.914    masterTest/addertest/CLK
    SLICE_X62Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
                         clock pessimism              0.297    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X62Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.971    masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/addertest/FSM_sequential_M_testCase_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 2.193ns (33.483%)  route 4.357ns (66.517%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.627     5.211    masterTest/addertest/CLK
    SLICE_X62Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/Q
                         net (fo=77, routed)          0.901     6.568    masterTest/addertest/M_testCase_q[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.692 r  masterTest/addertest/0_carry_i_1/O
                         net (fo=1, routed)           0.568     7.260    masterTest/addertest/A[0]
    SLICE_X60Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.855 r  masterTest/addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.855    masterTest/addertest/0_carry_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.094 r  masterTest/addertest/0_carry__0/O[2]
                         net (fo=28, routed)          1.072     9.167    masterTest/addertest/M_fa_s[6]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.329     9.496 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_29/O
                         net (fo=1, routed)           0.848    10.343    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_29_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.326    10.669 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_7/O
                         net (fo=2, routed)           0.611    11.281    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_7_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.405 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_1/O
                         net (fo=4, routed)           0.356    11.761    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_1_n_0
    SLICE_X62Y53         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.509    14.913    masterTest/addertest/CLK
    SLICE_X62Y53         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[1]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.945    masterTest/addertest/FSM_sequential_M_testCase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/addertest/FSM_sequential_M_testCase_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 2.516ns (38.270%)  route 4.058ns (61.730%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.627     5.211    masterTest/addertest/CLK
    SLICE_X62Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/Q
                         net (fo=77, routed)          0.901     6.568    masterTest/addertest/M_testCase_q[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.692 r  masterTest/addertest/0_carry_i_1/O
                         net (fo=1, routed)           0.568     7.260    masterTest/addertest/A[0]
    SLICE_X60Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.855 r  masterTest/addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.855    masterTest/addertest/0_carry_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.972 r  masterTest/addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.972    masterTest/addertest/0_carry__0_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.089 r  masterTest/addertest/0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.089    masterTest/addertest/0_carry__1_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.412 r  masterTest/addertest/0_carry__2/O[1]
                         net (fo=10, routed)          0.826     9.238    masterTest/addertest/M_fa_s[13]
    SLICE_X61Y53         LUT4 (Prop_lut4_I0_O)        0.306     9.544 f  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_19/O
                         net (fo=5, routed)           1.177    10.721    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_19_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.152    10.873 f  masterTest/addertest/FSM_sequential_M_testCase_q[1]_i_5/O
                         net (fo=2, routed)           0.586    11.459    masterTest/addertest/FSM_sequential_M_testCase_q[1]_i_5_n_0
    SLICE_X62Y53         LUT6 (Prop_lut6_I4_O)        0.326    11.785 r  masterTest/addertest/FSM_sequential_M_testCase_q[1]_i_1/O
                         net (fo=1, routed)           0.000    11.785    masterTest/addertest/M_testCase_d[1]
    SLICE_X62Y53         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.509    14.913    masterTest/addertest/CLK
    SLICE_X62Y53         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[1]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y53         FDRE (Setup_fdre_C_D)        0.029    15.179    masterTest/addertest/FSM_sequential_M_testCase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.460ns  (required time - arrival time)
  Source:                 masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/addertest/FSM_sequential_M_testCase_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 2.195ns (33.794%)  route 4.300ns (66.206%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.627     5.211    masterTest/addertest/CLK
    SLICE_X62Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/Q
                         net (fo=77, routed)          0.901     6.568    masterTest/addertest/M_testCase_q[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.692 r  masterTest/addertest/0_carry_i_1/O
                         net (fo=1, routed)           0.568     7.260    masterTest/addertest/A[0]
    SLICE_X60Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.855 r  masterTest/addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.855    masterTest/addertest/0_carry_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.094 r  masterTest/addertest/0_carry__0/O[2]
                         net (fo=28, routed)          1.005     9.100    masterTest/addertest/M_fa_s[6]
    SLICE_X63Y54         LUT5 (Prop_lut5_I4_O)        0.330     9.430 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_20/O
                         net (fo=1, routed)           0.640    10.069    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_20_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I4_O)        0.327    10.396 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_5/O
                         net (fo=3, routed)           1.186    11.582    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_5_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.706 r  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_2/O
                         net (fo=1, routed)           0.000    11.706    masterTest/addertest/M_testCase_d[3]
    SLICE_X59Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.509    14.913    masterTest/addertest/CLK
    SLICE_X59Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[3]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)        0.031    15.167    masterTest/addertest/FSM_sequential_M_testCase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/addertest/FSM_sequential_M_testCase_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 2.516ns (38.762%)  route 3.975ns (61.238%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.627     5.211    masterTest/addertest/CLK
    SLICE_X62Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[2]/Q
                         net (fo=77, routed)          0.901     6.568    masterTest/addertest/M_testCase_q[2]
    SLICE_X61Y52         LUT4 (Prop_lut4_I1_O)        0.124     6.692 r  masterTest/addertest/0_carry_i_1/O
                         net (fo=1, routed)           0.568     7.260    masterTest/addertest/A[0]
    SLICE_X60Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.855 r  masterTest/addertest/0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.855    masterTest/addertest/0_carry_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.972 r  masterTest/addertest/0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.972    masterTest/addertest/0_carry__0_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.089 r  masterTest/addertest/0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.089    masterTest/addertest/0_carry__1_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.412 r  masterTest/addertest/0_carry__2/O[1]
                         net (fo=10, routed)          0.826     9.238    masterTest/addertest/M_fa_s[13]
    SLICE_X61Y53         LUT4 (Prop_lut4_I0_O)        0.306     9.544 f  masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_19/O
                         net (fo=5, routed)           1.177    10.721    masterTest/addertest/FSM_sequential_M_testCase_q[3]_i_19_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.152    10.873 f  masterTest/addertest/FSM_sequential_M_testCase_q[1]_i_5/O
                         net (fo=2, routed)           0.503    11.376    masterTest/addertest/FSM_sequential_M_testCase_q[1]_i_5_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I4_O)        0.326    11.702 r  masterTest/addertest/FSM_sequential_M_testCase_q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.702    masterTest/addertest/M_testCase_d[0]
    SLICE_X62Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.510    14.914    masterTest/addertest/CLK
    SLICE_X62Y52         FDRE                                         r  masterTest/addertest/FSM_sequential_M_testCase_q_reg[0]/C
                         clock pessimism              0.297    15.211    
                         clock uncertainty           -0.035    15.176    
    SLICE_X62Y52         FDRE (Setup_fdre_C_D)        0.031    15.207    masterTest/addertest/FSM_sequential_M_testCase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.564ns (25.522%)  route 4.564ns (74.478%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.637     5.221    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X64Y42         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.518     5.739 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.817     6.557    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]
    SLICE_X65Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.681 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.987     7.668    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4_n_0
    SLICE_X65Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.792 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=25, routed)          0.617     8.409    masterTest/edge_detector/sel
    SLICE_X63Y47         LUT3 (Prop_lut3_I1_O)        0.118     8.527 f  masterTest/edge_detector/FSM_sequential_M_testCase_q[0]_i_2/O
                         net (fo=6, routed)           0.632     9.159    masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[0]_1
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.352     9.511 r  masterTest/shifterTest/FSM_onehot_M_testCase_q[15]_i_3/O
                         net (fo=1, routed)           0.469     9.980    masterTest/shifterTest/end_detector/FSM_onehot_M_testCase_q_reg[0]_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.328    10.308 r  masterTest/shifterTest/end_detector/FSM_onehot_M_testCase_q[15]_i_1/O
                         net (fo=16, routed)          1.041    11.349    masterTest/shifterTest/end_detector_n_1
    SLICE_X60Y42         FDRE                                         r  masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.517    14.922    masterTest/shifterTest/CLK
    SLICE_X60Y42         FDRE                                         r  masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[13]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X60Y42         FDRE (Setup_fdre_C_CE)      -0.169    14.977    masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 1.564ns (26.098%)  route 4.429ns (73.902%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.637     5.221    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X64Y42         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.518     5.739 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.817     6.557    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]
    SLICE_X65Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.681 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.987     7.668    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4_n_0
    SLICE_X65Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.792 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=25, routed)          0.617     8.409    masterTest/edge_detector/sel
    SLICE_X63Y47         LUT3 (Prop_lut3_I1_O)        0.118     8.527 f  masterTest/edge_detector/FSM_sequential_M_testCase_q[0]_i_2/O
                         net (fo=6, routed)           0.632     9.159    masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[0]_1
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.352     9.511 r  masterTest/shifterTest/FSM_onehot_M_testCase_q[15]_i_3/O
                         net (fo=1, routed)           0.469     9.980    masterTest/shifterTest/end_detector/FSM_onehot_M_testCase_q_reg[0]_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.328    10.308 r  masterTest/shifterTest/end_detector/FSM_onehot_M_testCase_q[15]_i_1/O
                         net (fo=16, routed)          0.906    11.214    masterTest/shifterTest/end_detector_n_1
    SLICE_X59Y43         FDRE                                         r  masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.518    14.923    masterTest/shifterTest/CLK
    SLICE_X59Y43         FDRE                                         r  masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[1]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X59Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.942    masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 1.564ns (26.098%)  route 4.429ns (73.902%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.637     5.221    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X64Y42         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.518     5.739 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.817     6.557    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]
    SLICE_X65Y42         LUT4 (Prop_lut4_I1_O)        0.124     6.681 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.987     7.668    buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_4_n_0
    SLICE_X65Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.792 f  buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=25, routed)          0.617     8.409    masterTest/edge_detector/sel
    SLICE_X63Y47         LUT3 (Prop_lut3_I1_O)        0.118     8.527 f  masterTest/edge_detector/FSM_sequential_M_testCase_q[0]_i_2/O
                         net (fo=6, routed)           0.632     9.159    masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[0]_1
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.352     9.511 r  masterTest/shifterTest/FSM_onehot_M_testCase_q[15]_i_3/O
                         net (fo=1, routed)           0.469     9.980    masterTest/shifterTest/end_detector/FSM_onehot_M_testCase_q_reg[0]_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.328    10.308 r  masterTest/shifterTest/end_detector/FSM_onehot_M_testCase_q[15]_i_1/O
                         net (fo=16, routed)          0.906    11.214    masterTest/shifterTest/end_detector_n_1
    SLICE_X59Y43         FDRE                                         r  masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.518    14.923    masterTest/shifterTest/CLK
    SLICE_X59Y43         FDRE                                         r  masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[5]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X59Y43         FDRE (Setup_fdre_C_CE)      -0.205    14.942    masterTest/shifterTest/FSM_onehot_M_testCase_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  3.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 masterTest/addertest/M_s_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.311%)  route 0.234ns (55.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.593     1.537    masterTest/addertest/CLK
    SLICE_X61Y51         FDRE                                         r  masterTest/addertest/M_s_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  masterTest/addertest/M_s_reg_q_reg[2]/Q
                         net (fo=1, routed)           0.234     1.912    masterTest/shifterTest/M_s_reg_q_reg[15]_0[2]
    SLICE_X61Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.957 r  masterTest/shifterTest/M_s_reg_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.957    masterTest/shifterTest_n_16
    SLICE_X61Y47         FDRE                                         r  masterTest/M_s_reg_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.865     2.055    masterTest/CLK
    SLICE_X61Y47         FDRE                                         r  masterTest/M_s_reg_q_reg[2]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X61Y47         FDRE (Hold_fdre_C_D)         0.092     1.901    masterTest/M_s_reg_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 masterTest/addertest/M_s_reg_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.009%)  route 0.257ns (57.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.593     1.537    masterTest/addertest/CLK
    SLICE_X61Y51         FDRE                                         r  masterTest/addertest/M_s_reg_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  masterTest/addertest/M_s_reg_q_reg[5]/Q
                         net (fo=1, routed)           0.257     1.935    masterTest/shifterTest/M_s_reg_q_reg[15]_0[5]
    SLICE_X61Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.980 r  masterTest/shifterTest/M_s_reg_q[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.980    masterTest/shifterTest_n_13
    SLICE_X61Y47         FDRE                                         r  masterTest/M_s_reg_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.865     2.055    masterTest/CLK
    SLICE_X61Y47         FDRE                                         r  masterTest/M_s_reg_q_reg[5]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X61Y47         FDRE (Hold_fdre_C_D)         0.092     1.901    masterTest/M_s_reg_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 masterTest/shifterTest/M_s_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.410%)  route 0.274ns (59.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.594     1.538    masterTest/shifterTest/CLK
    SLICE_X58Y45         FDRE                                         r  masterTest/shifterTest/M_s_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  masterTest/shifterTest/M_s_reg_q_reg[1]/Q
                         net (fo=1, routed)           0.274     1.953    masterTest/shifterTest/M_s_reg_q_reg_n_0_[1]
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.998 r  masterTest/shifterTest/M_s_reg_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.998    masterTest/shifterTest_n_17
    SLICE_X58Y50         FDRE                                         r  masterTest/M_s_reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.863     2.052    masterTest/CLK
    SLICE_X58Y50         FDRE                                         r  masterTest/M_s_reg_q_reg[1]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.092     1.899    masterTest/M_s_reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 masterTest/addertest/M_s_reg_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.226ns (46.839%)  route 0.257ns (53.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.593     1.537    masterTest/addertest/CLK
    SLICE_X59Y51         FDRE                                         r  masterTest/addertest/M_s_reg_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  masterTest/addertest/M_s_reg_q_reg[13]/Q
                         net (fo=1, routed)           0.257     1.921    masterTest/shifterTest/M_s_reg_q_reg[15]_0[13]
    SLICE_X59Y49         LUT5 (Prop_lut5_I0_O)        0.098     2.019 r  masterTest/shifterTest/M_s_reg_q[13]_i_1__1/O
                         net (fo=1, routed)           0.000     2.019    masterTest/shifterTest_n_5
    SLICE_X59Y49         FDRE                                         r  masterTest/M_s_reg_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.865     2.055    masterTest/CLK
    SLICE_X59Y49         FDRE                                         r  masterTest/M_s_reg_q_reg[13]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.091     1.900    masterTest/M_s_reg_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 masterTest/shifterTest/M_s_reg_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.260%)  route 0.327ns (63.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.568     1.512    masterTest/shifterTest/CLK
    SLICE_X57Y44         FDRE                                         r  masterTest/shifterTest/M_s_reg_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  masterTest/shifterTest/M_s_reg_q_reg[11]/Q
                         net (fo=1, routed)           0.327     1.980    masterTest/shifterTest/M_s_reg_q_reg_n_0_[11]
    SLICE_X58Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.025 r  masterTest/shifterTest/M_s_reg_q[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.025    masterTest/shifterTest_n_7
    SLICE_X58Y50         FDRE                                         r  masterTest/M_s_reg_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.863     2.052    masterTest/CLK
    SLICE_X58Y50         FDRE                                         r  masterTest/M_s_reg_q_reg[11]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.092     1.899    masterTest/M_s_reg_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 masterTest/addertest/M_s_reg_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.253%)  route 0.310ns (59.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.593     1.537    masterTest/addertest/CLK
    SLICE_X60Y51         FDRE                                         r  masterTest/addertest/M_s_reg_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  masterTest/addertest/M_s_reg_q_reg[14]/Q
                         net (fo=1, routed)           0.310     2.011    masterTest/shifterTest/M_s_reg_q_reg[15]_0[14]
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.056 r  masterTest/shifterTest/M_s_reg_q[14]_i_1__1/O
                         net (fo=1, routed)           0.000     2.056    masterTest/shifterTest_n_4
    SLICE_X60Y49         FDRE                                         r  masterTest/M_s_reg_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.865     2.055    masterTest/CLK
    SLICE_X60Y49         FDRE                                         r  masterTest/M_s_reg_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.121     1.930    masterTest/M_s_reg_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 masterTest/addertest/M_flag_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_flag_reg_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (37.005%)  route 0.317ns (62.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     1.536    masterTest/addertest/CLK
    SLICE_X59Y53         FDRE                                         r  masterTest/addertest/M_flag_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  masterTest/addertest/M_flag_reg_q_reg[0]/Q
                         net (fo=1, routed)           0.317     1.993    masterTest/shifterTest/M_flag_reg_q_reg[3]_1[0]
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.038 r  masterTest/shifterTest/M_flag_reg_q[3]_i_2__0/O
                         net (fo=1, routed)           0.000     2.038    masterTest/M_flag_reg_d[3]
    SLICE_X61Y49         FDRE                                         r  masterTest/M_flag_reg_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.865     2.055    masterTest/CLK
    SLICE_X61Y49         FDRE                                         r  masterTest/M_flag_reg_q_reg[3]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.092     1.901    masterTest/M_flag_reg_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 masterTest/shifterTest/M_s_reg_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.506%)  route 0.324ns (63.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.594     1.538    masterTest/shifterTest/CLK
    SLICE_X58Y45         FDRE                                         r  masterTest/shifterTest/M_s_reg_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  masterTest/shifterTest/M_s_reg_q_reg[9]/Q
                         net (fo=1, routed)           0.324     2.002    masterTest/shifterTest/M_s_reg_q_reg_n_0_[9]
    SLICE_X58Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.047 r  masterTest/shifterTest/M_s_reg_q[9]_i_1__1/O
                         net (fo=1, routed)           0.000     2.047    masterTest/shifterTest_n_9
    SLICE_X58Y50         FDRE                                         r  masterTest/M_s_reg_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.863     2.052    masterTest/CLK
    SLICE_X58Y50         FDRE                                         r  masterTest/M_s_reg_q_reg[9]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.092     1.899    masterTest/M_s_reg_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 masterTest/FSM_sequential_M_testCase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_s_reg_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.785%)  route 0.303ns (59.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.596     1.540    masterTest/CLK
    SLICE_X64Y49         FDRE                                         r  masterTest/FSM_sequential_M_testCase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  masterTest/FSM_sequential_M_testCase_q_reg[0]/Q
                         net (fo=62, routed)          0.303     2.007    masterTest/shifterTest/M_flag_reg_q_reg[3]_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.045     2.052 r  masterTest/shifterTest/M_s_reg_q[12]_i_1__1/O
                         net (fo=1, routed)           0.000     2.052    masterTest/shifterTest_n_6
    SLICE_X59Y50         FDRE                                         r  masterTest/M_s_reg_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.863     2.052    masterTest/CLK
    SLICE_X59Y50         FDRE                                         r  masterTest/M_s_reg_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.091     1.898    masterTest/M_s_reg_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 masterTest/addertest/M_checkoff_reg_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterTest/M_checkoff_reg_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.595     1.539    masterTest/addertest/CLK
    SLICE_X62Y46         FDRE                                         r  masterTest/addertest/M_checkoff_reg_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  masterTest/addertest/M_checkoff_reg_q_reg[7]/Q
                         net (fo=3, routed)           0.074     1.754    masterTest/shifterTest/M_checkoff_reg_q[7]
    SLICE_X63Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.799 r  masterTest/shifterTest/M_checkoff_reg_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    masterTest/M_checkoff_reg_d[7]
    SLICE_X63Y46         FDRE                                         r  masterTest/M_checkoff_reg_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.866     2.056    masterTest/CLK
    SLICE_X63Y46         FDRE                                         r  masterTest/M_checkoff_reg_q_reg[7]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.092     1.644    masterTest/M_checkoff_reg_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y42   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y44   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y44   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y45   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y45   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y45   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y42   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y42   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y43   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/C



