#ifndef __MEMORYMAP_INFO_H__
#define __MEMORYMAP_INFO_H__


#define I_SYSTEM_DDR_BASEADDR 0x0
#define I_SYSTEM_DDR_SIZE 0x40000000
#define I_SYSTEM_DDR_LASTADDR 0x3fffffff
#define I_VTA00_CONFIG_BASEADDR 0xc0000000
#define I_VTA00_CONFIG_SIZE 0x10000
#define I_VTA00_CONFIG_LASTADDR 0xc000ffff
#define I_DCA_MATRIX_QGEMM_MQ2VTA_BASEADDR 0xc0010000
#define I_DCA_MATRIX_QGEMM_MQ2VTA_SIZE 0x8000
#define I_DCA_MATRIX_QGEMM_MQ2VTA_LASTADDR 0xc0017fff
#define DEFAULT_SLAVE_BASEADDR 0xc0018000
#define DEFAULT_SLAVE_SIZE 0x1000
#define DEFAULT_SLAVE_LASTADDR 0xc0018fff
#define I_SYSTEM_SRAM_BASEADDR 0xe0000000
#define I_SYSTEM_SRAM_SIZE 0x10000
#define I_SYSTEM_SRAM_LASTADDR 0xe000ffff
#define PLATFORM_CONTROLLER_BASEADDR 0xe1000000
#define PLATFORM_CONTROLLER_SIZE 0x40000
#define PLATFORM_CONTROLLER_LASTADDR 0xe103ffff
#define COMMON_PERI_GROUP_BASEADDR 0xe2000000
#define COMMON_PERI_GROUP_SIZE 0x10000
#define COMMON_PERI_GROUP_LASTADDR 0xe200ffff
#define EXTERNAL_PERI_GROUP_BASEADDR 0xe2010000
#define EXTERNAL_PERI_GROUP_SIZE 0x10000
#define EXTERNAL_PERI_GROUP_LASTADDR 0xe201ffff
#define I_DCA_MATRIX_QGEMM_CONTROL_BASEADDR 0xe2020000
#define I_DCA_MATRIX_QGEMM_CONTROL_SIZE 0x1000
#define I_DCA_MATRIX_QGEMM_CONTROL_LASTADDR 0xe2020fff
#define CORE_PERI_GROUP_BASEADDR 0xf0000000
#define CORE_PERI_GROUP_SIZE 0x8000
#define CORE_PERI_GROUP_LASTADDR 0xf0007fff
#define NOC_CONTROLLER_BASEADDR 0xc0018000
#define IROM_BASEADDR 0xe2000000

#endif