
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander.v
# synth_design -part xc7z020clg484-3 -top key_expander -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top key_expander -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 220122 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 37.895 ; free physical = 253966 ; free virtual = 314710
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'key_expander' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander.v:2]
	Parameter KEY_WIDTH bound to: 32 - type: integer 
	Parameter KEY_NUM bound to: 4 - type: integer 
	Parameter WORD bound to: 8 - type: integer 
	Parameter ROUNDS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'key_expander' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 83.660 ; free physical = 253724 ; free virtual = 314465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 83.660 ; free physical = 253778 ; free virtual = 314520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 91.660 ; free physical = 253778 ; free virtual = 314519
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 99.660 ; free physical = 253756 ; free virtual = 314498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   2 Input      8 Bit         XORs := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module key_expander 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   2 Input      8 Bit         XORs := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1710.320 ; gain = 247.680 ; free physical = 254347 ; free virtual = 315059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1710.320 ; gain = 247.680 ; free physical = 254369 ; free virtual = 315086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1710.320 ; gain = 247.680 ; free physical = 254358 ; free virtual = 315074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.320 ; gain = 247.680 ; free physical = 254307 ; free virtual = 315025
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.320 ; gain = 247.680 ; free physical = 254299 ; free virtual = 315017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.320 ; gain = 247.680 ; free physical = 254299 ; free virtual = 315017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.320 ; gain = 247.680 ; free physical = 254303 ; free virtual = 315020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.320 ; gain = 247.680 ; free physical = 254307 ; free virtual = 315024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.320 ; gain = 247.680 ; free physical = 254301 ; free virtual = 315019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    96|
|2     |LUT3 |    32|
|3     |LUT4 |    32|
|4     |LUT5 |     1|
|5     |LUT6 |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   168|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.320 ; gain = 247.680 ; free physical = 254306 ; free virtual = 315023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.320 ; gain = 247.680 ; free physical = 254301 ; free virtual = 315018
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1710.320 ; gain = 247.680 ; free physical = 254310 ; free virtual = 315028
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1792.449 ; gain = 0.000 ; free physical = 255199 ; free virtual = 315908
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1792.449 ; gain = 329.906 ; free physical = 255232 ; free virtual = 315941
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2411.133 ; gain = 618.684 ; free physical = 256053 ; free virtual = 316761
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.133 ; gain = 0.000 ; free physical = 256053 ; free virtual = 316761
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.145 ; gain = 0.000 ; free physical = 256060 ; free virtual = 316768
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255627 ; free virtual = 316333

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: cb519bbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255621 ; free virtual = 316327

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cb519bbd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255319 ; free virtual = 316025
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cb519bbd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255312 ; free virtual = 316019
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cb519bbd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255319 ; free virtual = 316025
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: cb519bbd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255315 ; free virtual = 316021
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: cb519bbd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255398 ; free virtual = 316104
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cb519bbd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255394 ; free virtual = 316100
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255392 ; free virtual = 316098
Ending Logic Optimization Task | Checksum: cb519bbd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255396 ; free virtual = 316102

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cb519bbd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255388 ; free virtual = 316094

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cb519bbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255385 ; free virtual = 316091

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255384 ; free virtual = 316090
Ending Netlist Obfuscation Task | Checksum: cb519bbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255383 ; free virtual = 316089
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2498.180 ; gain = 0.000 ; free physical = 255380 ; free virtual = 316087
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: cb519bbd
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module key_expander ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.160 ; gain = 0.000 ; free physical = 255360 ; free virtual = 316066
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.160 ; gain = 0.000 ; free physical = 255356 ; free virtual = 316063
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.160 ; gain = 0.000 ; free physical = 255353 ; free virtual = 316060
Power optimization passes: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2514.160 ; gain = 0.000 ; free physical = 255351 ; free virtual = 316058
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2514.160 ; gain = 0.000 ; free physical = 255326 ; free virtual = 316032
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 255315 ; free virtual = 316021


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design key_expander ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: cb519bbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 255311 ; free virtual = 316017
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: cb519bbd
Power optimization: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2634.219 ; gain = 136.039 ; free physical = 255313 ; free virtual = 316019
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27667616 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cb519bbd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 255355 ; free virtual = 316062
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: cb519bbd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 255352 ; free virtual = 316059
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: cb519bbd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 255359 ; free virtual = 316065
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: cb519bbd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 255356 ; free virtual = 316063
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cb519bbd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 255360 ; free virtual = 316067

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 255361 ; free virtual = 316068
Ending Netlist Obfuscation Task | Checksum: cb519bbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 255361 ; free virtual = 316067
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254705 ; free virtual = 315413
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254705 ; free virtual = 315413
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254705 ; free virtual = 315413

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254642 ; free virtual = 315350

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fde0417b

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254655 ; free virtual = 315363

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fde0417b

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254655 ; free virtual = 315363
Phase 1 Placer Initialization | Checksum: fde0417b

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254655 ; free virtual = 315363

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fde0417b

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254653 ; free virtual = 315361
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 80739af4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254576 ; free virtual = 315284

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 80739af4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254574 ; free virtual = 315282

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: faa425fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254570 ; free virtual = 315278

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d73da17e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254568 ; free virtual = 315276

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d73da17e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254568 ; free virtual = 315276

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 8a5bf5b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254536 ; free virtual = 315244

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 8a5bf5b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254535 ; free virtual = 315243

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 8a5bf5b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254533 ; free virtual = 315241
Phase 3 Detail Placement | Checksum: 8a5bf5b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254533 ; free virtual = 315241

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 8a5bf5b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254530 ; free virtual = 315238

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8a5bf5b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254528 ; free virtual = 315236

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 8a5bf5b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254528 ; free virtual = 315236

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254528 ; free virtual = 315237
Phase 4.4 Final Placement Cleanup | Checksum: 8a5bf5b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254528 ; free virtual = 315237
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8a5bf5b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254528 ; free virtual = 315236
Ending Placer Task | Checksum: 6d92c1b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254539 ; free virtual = 315247
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 95.2% nets are fully routed)
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254546 ; free virtual = 315256
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254554 ; free virtual = 315262
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 254514 ; free virtual = 315224
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6d92c1b2 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "enc_dec" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enc_dec". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "round[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "round[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "round[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "round[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "round[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "round[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "g_out[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "g_out[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "add_w_out" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "add_w_out". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "round[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "round[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "g_out[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "g_out[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "g_out[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "g_out[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "g_out[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "g_out[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "g_out[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "g_out[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "g_out[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "g_out[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "g_out[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "g_out[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "g_out[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "g_out[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "g_out[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "g_out[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "g_out[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "g_out[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "g_out[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "g_out[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "key_in[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "key_in[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 998f656a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 252117 ; free virtual = 312836
Post Restoration Checksum: NetGraph: 6e3c6608 NumContArr: 2b52ff62 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 998f656a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 252104 ; free virtual = 312821

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 998f656a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 252061 ; free virtual = 312779

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 998f656a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 252062 ; free virtual = 312777
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1371eed58

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 252020 ; free virtual = 312736
Phase 2 Router Initialization | Checksum: 1371eed58

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 252017 ; free virtual = 312733

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10f3fecdb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251962 ; free virtual = 312678

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10f3fecdb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251959 ; free virtual = 312675
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 10f3fecdb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251954 ; free virtual = 312670

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 13a39adb8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251940 ; free virtual = 312656
Phase 4 Rip-up And Reroute | Checksum: 13a39adb8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251939 ; free virtual = 312655

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13a39adb8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251938 ; free virtual = 312654

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13a39adb8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251938 ; free virtual = 312654
Phase 5 Delay and Skew Optimization | Checksum: 13a39adb8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251937 ; free virtual = 312653

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13a39adb8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251934 ; free virtual = 312650
Phase 6.1 Hold Fix Iter | Checksum: 13a39adb8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251934 ; free virtual = 312650
Phase 6 Post Hold Fix | Checksum: 13a39adb8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251934 ; free virtual = 312650

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13a39adb8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251925 ; free virtual = 312641

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13a39adb8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251920 ; free virtual = 312636

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ee3d5e35

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251919 ; free virtual = 312635

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: ee3d5e35

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251918 ; free virtual = 312634
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251959 ; free virtual = 312675

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251962 ; free virtual = 312678
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251959 ; free virtual = 312675
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251849 ; free virtual = 312567
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.219 ; gain = 0.000 ; free physical = 251923 ; free virtual = 312641
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/apbtoaes_submodules/key_expander/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2821.051 ; gain = 0.000 ; free physical = 253930 ; free virtual = 314642
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:14:15 2022...
