<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

</twCmdLine><twDesign>dragonv5_main.ncd</twDesign><twDesignPath>dragonv5_main.ncd</twDesignPath><twPCF>dragonv5_main.pcf</twPCF><twPcfPath>dragonv5_main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.660" period="8.000" constraintValue="4.000" deviceLimit="2.670" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.660" period="8.000" constraintValue="4.000" deviceLimit="2.670" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_TL/I" logResource="BUFIO2_ADC_TL/I" locationPin="BUFIO2_X2Y28.I" clockNet="adc_dco_ibufout"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_TR/I" logResource="BUFIO2_ADC_TR/I" locationPin="BUFIO2_X4Y28.I" clockNet="adc_dco_ibufout"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_INV_TL/I" logResource="BUFIO2_ADC_INV_TL/I" locationPin="BUFIO2_X2Y29.I" clockNet="adc_dco_ibufout"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>32.000</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Tdcmper_CLKFX" slack="22.330" period="25.000" constraintValue="25.000" deviceLimit="2.670" freqLimit="374.532" physResource="dcm_extclk/dcm_sp_inst/CLKFX" logResource="dcm_extclk/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="dcm_extclk/clkfx"/><twPinLimit anchorID="18" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="68.000" period="100.000" constraintValue="50.000" deviceLimit="16.000" physResource="dcm_extclk/dcm_sp_inst/CLKIN" logResource="dcm_extclk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="19" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="68.000" period="100.000" constraintValue="50.000" deviceLimit="16.000" physResource="dcm_extclk/dcm_sp_inst/CLKIN" logResource="dcm_extclk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;</twConstName><twItemCnt>2236</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1097</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.481</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X59Y40.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="FF">RX_SELECT</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twDest><twTotPathDel>0.588</twTotPathDel><twClkSkew dest = "-0.258" src = "-0.937">-0.679</twClkSkew><twDelConst>0.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.417" fPhaseErr="0.257" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.501</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RX_SELECT</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X56Y40.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>Maccum_RX_COUNT_lut&lt;0&gt;</twComp><twBEL>RX_SELECT</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>RX_SELECT</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twBEL></twPathDel><twLogDel>0.322</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8 (SLICE_X33Y19.C2), 2 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.519</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8</twDest><twTotPathDel>6.280</twTotPathDel><twClkSkew dest = "0.737" src = "0.803">0.066</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X4Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;4&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.240</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;3&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb&lt;3&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y19.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd03b&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;9&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476311</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>5.308</twRouteDel><twTotDel>6.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.017</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8</twDest><twTotPathDel>2.849</twTotPathDel><twClkSkew dest = "0.152" src = "0.151">-0.001</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X33Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;28&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;3&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb&lt;3&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y19.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd03b&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;9&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476311</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_8</twBEL></twPathDel><twLogDel>0.916</twLogDel><twRouteDel>1.933</twRouteDel><twTotDel>2.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15 (SLICE_X33Y20.C3), 2 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.520</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15</twDest><twTotPathDel>6.277</twTotPathDel><twClkSkew dest = "0.735" src = "0.803">0.068</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X4Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;4&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">4.240</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;3&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb&lt;3&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd03b&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;16&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047671</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>5.305</twRouteDel><twTotDel>6.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.018</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15</twDest><twTotPathDel>2.846</twTotPathDel><twClkSkew dest = "0.150" src = "0.151">0.001</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X33Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;28&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;3&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb&lt;3&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.065</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd03b&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;16&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047671</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15</twBEL></twPathDel><twLogDel>0.916</twLogDel><twRouteDel>1.930</twRouteDel><twTotDel>2.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2 (SLICE_X21Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.220</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2</twDest><twTotPathDel>0.223</twTotPathDel><twClkSkew dest = "0.044" src = "0.041">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X20Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y47.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.120</twRouteDel><twTotDel>0.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3 (SLICE_X21Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.223</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3</twDest><twTotPathDel>0.226</twTotPathDel><twClkSkew dest = "0.044" src = "0.041">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X20Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y47.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.120</twRouteDel><twTotDel>0.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5 (SLICE_X21Y47.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.224</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5</twDest><twTotPathDel>0.227</twTotPathDel><twClkSkew dest = "0.044" src = "0.041">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X20Y46.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y47.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5</twBEL></twPathDel><twLogDel>0.107</twLogDel><twRouteDel>0.120</twRouteDel><twTotDel>0.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKB" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB" locationPin="RAMB16_X0Y26.CLKB" clockNet="int_ETH_TX_CLK"/><twPinLimit anchorID="39" type="MINPERIOD" name="Trper_CLKB" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB" locationPin="RAMB16_X0Y28.CLKB" clockNet="int_ETH_TX_CLK"/><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA" logResource="SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA" locationPin="RAMB16_X4Y28.CLKA" clockNet="int_ETH_TX_CLK"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH         50%;</twConstName><twItemCnt>126140</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16901</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.780</twMinPer></twConstHead><twPathRptBanner iPaths="188" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[6].drs_read_i/rDRS_A_2 (SLICE_X43Y156.C6), 188 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.110</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_1</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/rDRS_A_2</twDest><twTotPathDel>6.975</twTotPathDel><twClkSkew dest = "1.631" src = "1.797">0.166</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/rDRS_A_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X57Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y128.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX90Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX90Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor&lt;0&gt;_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y142.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/dfifo_din&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y156.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.542</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/rDRS_A_2_rstpot</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/rDRS_A_2</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>5.522</twRouteDel><twTotDel>6.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.211</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_0</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/rDRS_A_2</twDest><twTotPathDel>6.878</twTotPathDel><twClkSkew dest = "1.631" src = "1.793">0.162</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_0</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/rDRS_A_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X59Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX91Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y129.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>rbcp_reg/regX91Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y130.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y130.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;3</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut&lt;0&gt;1</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y131.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/dfifo_din&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y156.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.542</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/rDRS_A_2_rstpot</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/rDRS_A_2</twBEL></twPathDel><twLogDel>1.900</twLogDel><twRouteDel>4.978</twRouteDel><twTotDel>6.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.242</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_1</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/rDRS_A_2</twDest><twTotPathDel>6.843</twTotPathDel><twClkSkew dest = "1.631" src = "1.797">0.166</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/rDRS_A_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X57Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y128.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX90Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX90Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y142.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/dfifo_din&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y156.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.542</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/rDRS_A_2_rstpot</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/rDRS_A_2</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>5.415</twRouteDel><twTotDel>6.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="125" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[4].drs_read_i/drs_samp_end (SLICE_X71Y144.A5), 125 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.183</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_2</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_samp_end</twDest><twTotPathDel>6.824</twTotPathDel><twClkSkew dest = "1.549" src = "1.793">0.244</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_2</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_samp_end</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X59Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y127.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX91Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y140.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.819</twDelInfo><twComp>rbcp_reg/regX91Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y140.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut&lt;2&gt;_INV_0</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y141.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y143.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y143.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut&lt;1&gt;</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y144.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_samp_end</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/drs_samp_end</twBEL></twPathDel><twLogDel>1.849</twLogDel><twRouteDel>4.975</twRouteDel><twTotDel>6.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.196</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_2</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_samp_end</twDest><twTotPathDel>6.811</twTotPathDel><twClkSkew dest = "1.549" src = "1.793">0.244</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_2</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_samp_end</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X59Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y127.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX91Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y140.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.819</twDelInfo><twComp>rbcp_reg/regX91Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y140.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut&lt;2&gt;_INV_0</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y143.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y143.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut&lt;0&gt;</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y144.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_samp_end</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/drs_samp_end</twBEL></twPathDel><twLogDel>1.768</twLogDel><twRouteDel>5.043</twRouteDel><twTotDel>6.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.210</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_2</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_samp_end</twDest><twTotPathDel>6.797</twTotPathDel><twClkSkew dest = "1.549" src = "1.793">0.244</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_2</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_samp_end</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X59Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y127.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX91Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y140.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.819</twDelInfo><twComp>rbcp_reg/regX91Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y140.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut&lt;2&gt;_INV_0</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y141.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y142.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y142.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y143.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y144.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y144.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut&lt;4&gt;</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_samp_end</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/drs_samp_end</twBEL></twPathDel><twLogDel>1.875</twLogDel><twRouteDel>4.922</twRouteDel><twTotDel>6.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="188" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[6].drs_read_i/rDRS_A_3 (SLICE_X43Y156.D6), 188 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.228</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_1</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/rDRS_A_3</twDest><twTotPathDel>6.857</twTotPathDel><twClkSkew dest = "1.631" src = "1.797">0.166</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/rDRS_A_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X57Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y128.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX90Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX90Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y133.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y133.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor&lt;0&gt;_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y142.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/dfifo_din&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y156.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.424</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/rDRS_A_3_rstpot</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/rDRS_A_3</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>5.404</twRouteDel><twTotDel>6.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_0</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/rDRS_A_3</twDest><twTotPathDel>6.760</twTotPathDel><twClkSkew dest = "1.631" src = "1.793">0.162</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_0</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/rDRS_A_3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X59Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX91Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y129.A6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>rbcp_reg/regX91Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y129.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y130.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y130.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;3</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut&lt;0&gt;1</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y131.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y131.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/dfifo_din&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y156.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.424</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/rDRS_A_3_rstpot</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/rDRS_A_3</twBEL></twPathDel><twLogDel>1.900</twLogDel><twRouteDel>4.860</twRouteDel><twTotDel>6.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_1</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/rDRS_A_3</twDest><twTotPathDel>6.725</twTotPathDel><twClkSkew dest = "1.631" src = "1.797">0.166</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/rDRS_A_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X57Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X57Y128.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX90Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX90Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y132.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.206</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y132.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y142.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/dfifo_din&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y156.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.424</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y156.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/rDRS_A&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/rDRS_A_3_rstpot</twBEL><twBEL>DRS_READ_GEN[6].drs_read_i/rDRS_A_3</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>5.297</twRouteDel><twTotDel>6.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X86Y118.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "0.971" src = "0.779">-0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.112</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y118.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;10&gt;_rt</twBEL><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.112</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>74.6</twPctLog><twPctRoute>25.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13 (SLICE_X88Y86.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13</twSrc><twDest BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "0.974" src = "0.784">-0.190</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13</twSrc><twDest BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;13&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y86.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;13&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_13</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.195</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (SLICE_X80Y101.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "0.942" src = "0.753">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X81Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X81Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y101.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.195</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.195</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X5Y42.CLKA" clockNet="clk"/><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y50.CLKA" clockNet="clk"/><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y50.CLKA" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="70" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE         7.5 ns HIGH 50%;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>22.914</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X38Y134.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.772</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>5.235</twTotPathDel><twClkSkew dest = "1.620" src = "1.848">0.228</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.265</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y134.SR</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">4.612</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y134.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>4.612</twRouteDel><twTotDel>5.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X38Y134.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.285</twSlack><twSrc BELType="FF">int_clk_33m_90</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>1.570</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.145</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>int_clk_33m_90</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twSrcClk><twPathDel><twSite>SLICE_X38Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y134.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>int_clk_33m_90</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90_INV_81_o1_INV_0</twBEL><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>0.821</twRouteDel><twTotDel>1.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X38Y134.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.801</twSlack><twSrc BELType="FF">int_clk_33m_90</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>0.801</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>int_clk_33m_90</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twSrcClk><twPathDel><twSite>SLICE_X38Y134.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y134.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>int_clk_33m_90</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y134.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90_INV_81_o1_INV_0</twBEL><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.411</twRouteDel><twTotDel>0.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X38Y134.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>10.182</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>3.144</twTotPathDel><twClkSkew dest = "0.984" src = "0.787">-0.197</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.265</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y134.SR</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twFalling">2.829</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y134.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.315</twLogDel><twRouteDel>2.829</twRouteDel><twTotDel>3.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="80" type="MINPERIOD" name="Tbcper_I" slack="28.270" period="30.000" constraintValue="30.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_v5/clkout3_buf/I0" logResource="dcm_v5/clkout3_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="dcm_v5/clkout2"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tockper" slack="28.361" period="30.000" constraintValue="30.000" deviceLimit="1.639" freqLimit="610.128" physResource="adc_clk/CLK0" logResource="ODDR2_AD9222_CLK/CK0" locationPin="OLOGIC_X8Y175.CLK0" clockNet="clk_33m_90"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tockper" slack="28.597" period="30.000" constraintValue="30.000" deviceLimit="1.403" freqLimit="712.758" physResource="adc_clk/CLK1" logResource="ODDR2_AD9222_CLK/CK1" locationPin="OLOGIC_X8Y175.CLK1" clockNet="clk_33m_90"/></twPinLimitRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH         50%;</twConstName><twItemCnt>142549</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27824</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.407</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_clock_counter_tmp_1 (SLICE_X72Y57.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.093</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="FF">drs_clock_counter_tmp_1</twDest><twTotPathDel>6.892</twTotPathDel><twClkSkew dest = "1.545" src = "1.811">0.266</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='FF'>drs_clock_counter_tmp_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">6.258</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>drs_clock_counter_tmp&lt;3&gt;</twComp><twBEL>drs_clock_counter_tmp_1</twBEL></twPathDel><twLogDel>0.634</twLogDel><twRouteDel>6.258</twRouteDel><twTotDel>6.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_clock_counter_tmp_0 (SLICE_X72Y57.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.104</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="FF">drs_clock_counter_tmp_0</twDest><twTotPathDel>6.881</twTotPathDel><twClkSkew dest = "1.545" src = "1.811">0.266</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='FF'>drs_clock_counter_tmp_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">6.258</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>drs_clock_counter_tmp&lt;3&gt;</twComp><twBEL>drs_clock_counter_tmp_0</twBEL></twPathDel><twLogDel>0.623</twLogDel><twRouteDel>6.258</twRouteDel><twTotDel>6.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_clock_counter_tmp_2 (SLICE_X72Y57.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.127</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="FF">drs_clock_counter_tmp_2</twDest><twTotPathDel>6.858</twTotPathDel><twClkSkew dest = "1.545" src = "1.811">0.266</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='FF'>drs_clock_counter_tmp_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">6.258</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>drs_clock_counter_tmp&lt;3&gt;</twComp><twBEL>drs_clock_counter_tmp_2</twBEL></twPathDel><twLogDel>0.600</twLogDel><twRouteDel>6.258</twRouteDel><twTotDel>6.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X80Y94.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew dest = "0.951" src = "0.761">-0.190</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X80Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y94.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y94.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X89Y98.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twTotPathDel>0.448</twTotPathDel><twClkSkew dest = "0.982" src = "0.790">-0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X88Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y98.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.189</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y98.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X89Y81.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twTotPathDel>0.449</twTotPathDel><twClkSkew dest = "0.983" src = "0.794">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X88Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y81.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="96"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKB" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB" locationPin="RAMB16_X1Y22.CLKB" clockNet="clk_133m"/><twPinLimit anchorID="98" type="MINPERIOD" name="Trper_CLKB" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB" locationPin="RAMB16_X1Y20.CLKB" clockNet="clk_133m"/><twPinLimit anchorID="99" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA" locationPin="RAMB16_X0Y26.CLKA" clockNet="clk_133m"/></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.818</twMinPer></twConstHead><twPinLimitRpt anchorID="101"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="102" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;4&gt;/CLK0" logResource="ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X11Y175.CLK0" clockNet="adc_ioclk2"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;5&gt;/CLK0" logResource="ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X10Y173.CLK0" clockNet="adc_ioclk2"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;6&gt;/CLK0" logResource="ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X9Y173.CLK0" clockNet="adc_ioclk2"/></twPinLimitRpt></twConst><twConst anchorID="105" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.818</twMinPer></twConstHead><twPinLimitRpt anchorID="106"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="107" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;0&gt;/CLK0" logResource="ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X18Y175.CLK0" clockNet="adc_ioclk"/><twPinLimit anchorID="108" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;1&gt;/CLK0" logResource="ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X14Y175.CLK0" clockNet="adc_ioclk"/><twPinLimit anchorID="109" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;2&gt;/CLK0" logResource="ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X16Y175.CLK0" clockNet="adc_ioclk"/></twPinLimitRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>1808</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1646</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.976</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout1_ir_5 (SLICE_X41Y183.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.024</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[5].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout1_ir_5</twDest><twTotPathDel>5.308</twTotPathDel><twClkSkew dest = "2.546" src = "2.179">-0.367</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[5].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout1_ir_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X10Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X10Y173.Q3</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>adc_ddrout1&lt;5&gt;</twComp><twBEL>ADC_IF_GEN_TL[5].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y183.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.517</twDelInfo><twComp>adc_ddrout1&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y183.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>adc_ddrout1_ir&lt;7&gt;</twComp><twBEL>adc_ddrout1_ir_5</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>4.517</twRouteDel><twTotDel>5.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout1_ir_6 (SLICE_X41Y183.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[6].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout1_ir_6</twDest><twTotPathDel>5.290</twTotPathDel><twClkSkew dest = "2.546" src = "2.179">-0.367</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[6].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout1_ir_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X9Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X9Y173.Q3</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>adc_ddrout1&lt;6&gt;</twComp><twBEL>ADC_IF_GEN_TL[6].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y183.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.499</twDelInfo><twComp>adc_ddrout1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y183.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>adc_ddrout1_ir&lt;7&gt;</twComp><twBEL>adc_ddrout1_ir_6</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>4.499</twRouteDel><twTotDel>5.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout1_ir_7 (SLICE_X41Y183.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.161</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[7].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout1_ir_7</twDest><twTotPathDel>5.171</twTotPathDel><twClkSkew dest = "2.546" src = "2.179">-0.367</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[7].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout1_ir_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X10Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X10Y175.Q3</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>adc_ddrout1&lt;7&gt;</twComp><twBEL>ADC_IF_GEN_TL[7].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y183.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.380</twDelInfo><twComp>adc_ddrout1&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y183.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>adc_ddrout1_ir&lt;7&gt;</twComp><twBEL>adc_ddrout1_ir_7</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>4.380</twRouteDel><twTotDel>5.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_fcoddrout1_ir (SLICE_X42Y186.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">IDDR2_ADCFCO</twSrc><twDest BELType="FF">adc_fcoddrout1_ir</twDest><twTotPathDel>1.608</twTotPathDel><twClkSkew dest = "2.961" src = "1.407">-1.554</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>IDDR2_ADCFCO</twSrc><twDest BELType='FF'>adc_fcoddrout1_ir</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X12Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X12Y173.Q3</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.685</twDelInfo><twComp>adc_fcoddrout1</twComp><twBEL>IDDR2_ADCFCO</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y186.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.816</twDelInfo><twComp>adc_fcoddrout1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y186.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.107</twDelInfo><twComp>adc_fcoddrout1_ir</twComp><twBEL>adc_fcoddrout1_ir</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>0.816</twRouteDel><twTotDel>1.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout1_ir_4 (SLICE_X41Y183.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[4].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout1_ir_4</twDest><twTotPathDel>1.673</twTotPathDel><twClkSkew dest = "2.955" src = "1.407">-1.548</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[4].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout1_ir_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X11Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X11Y175.Q3</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.685</twDelInfo><twComp>adc_ddrout1&lt;4&gt;</twComp><twBEL>ADC_IF_GEN_TL[4].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y183.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.940</twDelInfo><twComp>adc_ddrout1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y183.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>adc_ddrout1_ir&lt;7&gt;</twComp><twBEL>adc_ddrout1_ir_4</twBEL></twPathDel><twLogDel>0.733</twLogDel><twRouteDel>0.940</twRouteDel><twTotDel>1.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout1_ir_3 (SLICE_X70Y187.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.102</twSlack><twSrc BELType="FF">ADC_IF_GEN_TR[3].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout1_ir_3</twDest><twTotPathDel>1.461</twTotPathDel><twClkSkew dest = "2.335" src = "1.011">-1.324</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TR[3].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout1_ir_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X17Y173.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk</twSrcClk><twPathDel><twSite>ILOGIC_X17Y173.Q3</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.685</twDelInfo><twComp>adc_ddrout1&lt;3&gt;</twComp><twBEL>ADC_IF_GEN_TR[3].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y187.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.726</twDelInfo><twComp>adc_ddrout1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y187.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.050</twDelInfo><twComp>adc_ddrout1_ir&lt;3&gt;</twComp><twBEL>adc_ddrout1_ir_3</twBEL></twPathDel><twLogDel>0.735</twLogDel><twRouteDel>0.726</twRouteDel><twTotDel>1.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="adc_dco_bufg/I0" logResource="adc_dco_bufg/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="adc_divclk"/><twPinLimit anchorID="125" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;/CLK" logResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X36Y164.CLK" clockNet="adc_dco"/><twPinLimit anchorID="126" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;/CLK" logResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK" locationPin="SLICE_X36Y164.CLK" clockNet="adc_dco"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.814</twMinPer></twConstHead><twPinLimitRpt anchorID="128"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="129" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;0&gt;/CLK1" logResource="ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X18Y175.CLK1" clockNet="adc_ioclk_inv"/><twPinLimit anchorID="130" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;1&gt;/CLK1" logResource="ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X14Y175.CLK1" clockNet="adc_ioclk_inv"/><twPinLimit anchorID="131" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;2&gt;/CLK1" logResource="ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X16Y175.CLK1" clockNet="adc_ioclk_inv"/></twPinLimitRpt></twConst><twConst anchorID="132" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.814</twMinPer></twConstHead><twPinLimitRpt anchorID="133"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="134" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;4&gt;/CLK1" logResource="ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X11Y175.CLK1" clockNet="adc_ioclk_inv2"/><twPinLimit anchorID="135" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;5&gt;/CLK1" logResource="ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X10Y173.CLK1" clockNet="adc_ioclk_inv2"/><twPinLimit anchorID="136" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;6&gt;/CLK1" logResource="ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X9Y173.CLK1" clockNet="adc_ioclk_inv2"/></twPinLimitRpt></twConst><twConst anchorID="137" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE         50 ns HIGH 50%;</twConstName><twItemCnt>41266</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>692</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.487</twMinPer></twConstHead><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_P_5 (SLICE_X54Y106.AX), 26 paths
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.513</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_5_P_5</twDest><twTotPathDel>7.283</twTotPathDel><twClkSkew dest = "0.267" src = "0.286">0.019</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_5_P_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X53Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X53Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_4_C_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>drs_sampfreq_TenMreg_4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>mux1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp><twBEL>drs_sampfreq_TenMreg_5_P_5</twBEL></twPathDel><twLogDel>1.617</twLogDel><twRouteDel>5.666</twRouteDel><twTotDel>7.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.661</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_4_P_4</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_5_P_5</twDest><twTotPathDel>7.135</twTotPathDel><twClkSkew dest = "0.267" src = "0.286">0.019</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_4_P_4</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_5_P_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X52Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>drs_sampfreq_TenMreg_4_P_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>drs_sampfreq_TenMreg_4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>mux1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp><twBEL>drs_sampfreq_TenMreg_5_P_5</twBEL></twPathDel><twLogDel>1.673</twLogDel><twRouteDel>5.462</twRouteDel><twTotDel>7.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.678</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_5_C_5</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_5_P_5</twDest><twTotPathDel>7.125</twTotPathDel><twClkSkew dest = "0.146" src = "0.158">0.012</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_5_C_5</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_5_P_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X55Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X55Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_5_C_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>drs_sampfreq_TenMreg_5</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>mux1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y106.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y106.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>drs_sampfreq_TenMreg_5_P_5</twComp><twBEL>drs_sampfreq_TenMreg_5_P_5</twBEL></twPathDel><twLogDel>1.617</twLogDel><twRouteDel>5.508</twRouteDel><twTotDel>7.125</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_P_4 (SLICE_X52Y107.AX), 26 paths
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.670</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_4_P_4</twDest><twTotPathDel>7.136</twTotPathDel><twClkSkew dest = "0.149" src = "0.158">0.009</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_4_P_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X53Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X53Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_4_C_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>drs_sampfreq_TenMreg_4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>mux1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>drs_sampfreq_TenMreg_4_P_4</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>5.569</twRouteDel><twTotDel>7.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.825</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_5_C_5</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_4_P_4</twDest><twTotPathDel>6.978</twTotPathDel><twClkSkew dest = "0.272" src = "0.284">0.012</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_5_C_5</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_4_P_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X55Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X55Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_5_C_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>drs_sampfreq_TenMreg_5</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>mux1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>drs_sampfreq_TenMreg_4_P_4</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>5.411</twRouteDel><twTotDel>6.978</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.827</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_4_P_4</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_4_P_4</twDest><twTotPathDel>6.988</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_4_P_4</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_4_P_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X52Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>drs_sampfreq_TenMreg_4_P_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>drs_sampfreq_TenMreg_4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>mux1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>drs_sampfreq_TenMreg_4_P_4</twBEL></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>5.365</twRouteDel><twTotDel>6.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_C_5 (SLICE_X55Y107.AX), 26 paths
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.768</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_5_C_5</twDest><twTotPathDel>7.031</twTotPathDel><twClkSkew dest = "0.270" src = "0.286">0.016</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_5_C_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X53Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X53Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_4_C_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>drs_sampfreq_TenMreg_4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>mux1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_5_C_5</twBEL></twPathDel><twLogDel>1.544</twLogDel><twRouteDel>5.487</twRouteDel><twTotDel>7.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.916</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_4_P_4</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_5_C_5</twDest><twTotPathDel>6.883</twTotPathDel><twClkSkew dest = "0.270" src = "0.286">0.016</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_4_P_4</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_5_C_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X52Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>drs_sampfreq_TenMreg_4_P_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y107.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>drs_sampfreq_TenMreg_4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>mux1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_5_C_5</twBEL></twPathDel><twLogDel>1.600</twLogDel><twRouteDel>5.283</twRouteDel><twTotDel>6.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.942</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_5_C_5</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_5_C_5</twDest><twTotPathDel>6.873</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_5_C_5</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_5_C_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X55Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X55Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_5_C_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>drs_sampfreq_TenMreg_5</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y117.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y117.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.147</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>mux1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y107.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y107.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>drs_sampfreq_TenMreg_5_C_5</twComp><twBEL>drs_sampfreq_TenMreg_5_C_5</twBEL></twPathDel><twLogDel>1.544</twLogDel><twRouteDel>5.329</twRouteDel><twTotDel>6.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_refclkTenM (SLICE_X48Y113.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.452</twSlack><twSrc BELType="FF">drs_refclkTenM</twSrc><twDest BELType="FF">drs_refclkTenM</twDest><twTotPathDel>0.452</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>drs_refclkTenM</twSrc><twDest BELType='FF'>drs_refclkTenM</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X48Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>drs_refclkTenM</twComp><twBEL>drs_refclkTenM</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y113.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.021</twDelInfo><twComp>drs_refclkTenM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>drs_refclkTenM</twComp><twBEL>drs_refclkTenM_rstpot</twBEL><twBEL>drs_refclkTenM</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.021</twRouteDel><twTotDel>0.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>95.4</twPctLog><twPctRoute>4.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TenMHz_counter_tmp_31 (SLICE_X80Y59.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.459</twSlack><twSrc BELType="FF">TenMHz_counter_tmp_31</twSrc><twDest BELType="FF">TenMHz_counter_tmp_31</twDest><twTotPathDel>0.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>TenMHz_counter_tmp_31</twSrc><twDest BELType='FF'>TenMHz_counter_tmp_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X80Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X80Y59.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>TenMHz_counter_tmp&lt;31&gt;</twComp><twBEL>TenMHz_counter_tmp_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y59.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>TenMHz_counter_tmp&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X80Y59.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>TenMHz_counter_tmp&lt;31&gt;</twComp><twBEL>Mcount_TenMHz_counter_tmp_lut&lt;31&gt;</twBEL><twBEL>Mcount_TenMHz_counter_tmp_xor&lt;31&gt;</twBEL><twBEL>TenMHz_counter_tmp_31</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>95.2</twPctLog><twPctRoute>4.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_refclkTenM_c_7 (SLICE_X42Y118.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.459</twSlack><twSrc BELType="FF">drs_refclkTenM_c_7</twSrc><twDest BELType="FF">drs_refclkTenM_c_7</twDest><twTotPathDel>0.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>drs_refclkTenM_c_7</twSrc><twDest BELType='FF'>drs_refclkTenM_c_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X42Y118.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>drs_refclkTenM_c&lt;7&gt;</twComp><twBEL>drs_refclkTenM_c_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y118.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>drs_refclkTenM_c&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y118.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>drs_refclkTenM_c&lt;7&gt;</twComp><twBEL>Mcount_drs_refclkTenM_c_lut&lt;7&gt;</twBEL><twBEL>Mcount_drs_refclkTenM_c_xor&lt;7&gt;</twBEL><twBEL>drs_refclkTenM_c_7</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>95.2</twPctLog><twPctRoute>4.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="162"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="163" type="MINPERIOD" name="Tbcper_I" slack="98.270" period="100.000" constraintValue="100.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_extclk/clkout1_buf/I0" logResource="dcm_extclk/clkout1_buf/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="dcm_extclk/clk180"/><twPinLimit anchorID="164" type="MINPERIOD" name="Tcp" slack="99.570" period="100.000" constraintValue="100.000" deviceLimit="0.430" freqLimit="2325.581" physResource="TenMHz_counter_tmp&lt;3&gt;/CLK" logResource="TenMHz_counter_tmp_0/CK" locationPin="SLICE_X80Y52.CLK" clockNet="clk_ext10m"/><twPinLimit anchorID="165" type="MINHIGHPULSE" name="Trpw" slack="99.570" period="100.000" constraintValue="50.000" deviceLimit="0.215" physResource="TenMHz_counter_tmp&lt;3&gt;/SR" logResource="TenMHz_counter_tmp_0/SR" locationPin="SLICE_X80Y52.SR" clockNet="rst_read_sync"/></twPinLimitRpt></twConst><twConst anchorID="166" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="167"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="168" type="MINPERIOD" name="Tbcper_I" slack="23.270" period="25.000" constraintValue="25.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_extclk/clkout2_buf/I0" logResource="dcm_extclk/clkout2_buf/I0" locationPin="BUFGMUX_X3Y14.I0" clockNet="dcm_extclk/clkfx"/><twPinLimit anchorID="169" type="MINPERIOD" name="Tockper" slack="23.361" period="25.000" constraintValue="25.000" deviceLimit="1.639" freqLimit="610.128" physResource="drs_tag_h/CLK0" logResource="ODDR2_DRS_TAG_H/CK0" locationPin="OLOGIC_X4Y173.CLK0" clockNet="clk_ext40m"/><twPinLimit anchorID="170" type="MINPERIOD" name="Tockper" slack="23.361" period="25.000" constraintValue="25.000" deviceLimit="1.639" freqLimit="610.128" physResource="drs_tag_l/CLK0" logResource="ODDR2_DRS_TAG_L/CK0" locationPin="OLOGIC_X2Y175.CLK0" clockNet="clk_ext40m"/></twPinLimitRpt></twConst><twConst anchorID="171" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.812</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y96.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathFromToDelay"><twSlack>3.687</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>3.812</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.945</twRouteDel><twTotDel>3.812</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathFromToDelay"><twSlack>5.019</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>2.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.613</twRouteDel><twTotDel>2.480</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y96.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathFromToDelay"><twSlack>4.169</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>3.330</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.419</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>2.735</twRouteDel><twTotDel>3.330</twTotDel><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>5.501</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>1.998</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>1.403</twRouteDel><twTotDel>1.998</twTotDel><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y96.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="180"><twSlack>1.429</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.955</twRouteDel><twTotDel>1.429</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="181"><twSlack>2.267</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y95.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.793</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X62Y96.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="182"><twSlack>1.154</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.800</twRouteDel><twTotDel>1.154</twTotDel><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="183"><twSlack>1.992</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y95.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y95.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_821_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.638</twRouteDel><twTotDel>1.992</twTotDel><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="184" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.419</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X68Y91.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathFromToDelay"><twSlack>3.080</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>4.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y91.B5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.004</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.825</twRouteDel><twTotDel>4.419</twTotDel><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathFromToDelay"><twSlack>4.703</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>2.796</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.381</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.202</twRouteDel><twTotDel>2.796</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X68Y91.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathFromToDelay"><twSlack>3.092</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>4.407</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y91.B5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.004</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y91.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>3.525</twRouteDel><twTotDel>4.407</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathFromToDelay"><twSlack>4.715</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>2.784</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.381</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y91.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>1.902</twRouteDel><twTotDel>2.784</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X68Y91.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="193"><twSlack>1.558</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y91.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>1.062</twRouteDel><twTotDel>1.558</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="194"><twSlack>2.647</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y91.B5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y91.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y91.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>2.151</twRouteDel><twTotDel>2.647</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X68Y91.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="195"><twSlack>1.567</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y91.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.430</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.213</twRouteDel><twTotDel>1.567</twTotDel><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="196"><twSlack>2.656</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y91.B5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.872</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.430</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_827_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.302</twRouteDel><twTotDel>2.656</twTotDel><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="197" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.745</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X65Y95.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathFromToDelay"><twSlack>3.754</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>3.745</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.493</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.823</twRouteDel><twTotDel>3.745</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathFromToDelay"><twSlack>5.031</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>2.468</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>1.546</twRouteDel><twTotDel>2.468</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X65Y95.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathFromToDelay"><twSlack>3.936</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>3.563</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.493</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.967</twRouteDel><twTotDel>3.563</twTotDel><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathFromToDelay"><twSlack>5.213</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>2.286</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.690</twRouteDel><twTotDel>2.286</twTotDel><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X65Y95.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="206"><twSlack>1.427</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>0.891</twRouteDel><twTotDel>1.427</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="207"><twSlack>2.261</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.725</twRouteDel><twTotDel>2.261</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X65Y95.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="208"><twSlack>1.355</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.015</twRouteDel><twTotDel>1.355</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="209"><twSlack>2.189</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y95.D4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.558</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_823_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.849</twRouteDel><twTotDel>2.189</twTotDel><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="210" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.033</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X65Y94.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathFromToDelay"><twSlack>3.466</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>4.033</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.580</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>3.101</twRouteDel><twTotDel>4.033</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathFromToDelay"><twSlack>5.284</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>2.215</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y94.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.283</twRouteDel><twTotDel>2.215</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X65Y94.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathFromToDelay"><twSlack>3.831</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>3.668</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.580</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>3.073</twRouteDel><twTotDel>3.668</twTotDel><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>5.649</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>1.850</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>1.255</twRouteDel><twTotDel>1.850</twTotDel><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X65Y94.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="219"><twSlack>1.275</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.731</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="220"><twSlack>2.414</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.591</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y94.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.870</twRouteDel><twTotDel>2.414</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X65Y94.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="221"><twSlack>1.075</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.721</twRouteDel><twTotDel>1.075</twTotDel><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="222"><twSlack>2.214</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.591</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y94.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_825_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.860</twRouteDel><twTotDel>2.214</twTotDel><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="223" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.084</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y91.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathFromToDelay"><twSlack>2.415</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>5.084</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.331</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y91.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>4.150</twRouteDel><twTotDel>5.084</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathFromToDelay"><twSlack>4.060</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>3.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y91.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>2.505</twRouteDel><twTotDel>3.439</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y91.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathFromToDelay"><twSlack>3.211</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>4.288</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.331</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.638</twRouteDel><twTotDel>4.288</twTotDel><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathFromToDelay"><twSlack>4.856</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>2.643</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.686</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.993</twRouteDel><twTotDel>2.643</twTotDel><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y91.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="232"><twSlack>1.873</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y91.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>1.365</twRouteDel><twTotDel>1.873</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="233"><twSlack>3.022</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.087</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y91.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>2.514</twRouteDel><twTotDel>3.022</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X72Y91.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="234"><twSlack>1.454</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.938</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.100</twRouteDel><twTotDel>1.454</twTotDel><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="235"><twSlack>2.603</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.087</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y91.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_833_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.249</twRouteDel><twTotDel>2.603</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="236" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.146</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X69Y90.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathFromToDelay"><twSlack>2.353</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>5.146</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y90.C4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.376</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y90.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>4.224</twRouteDel><twTotDel>5.146</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathFromToDelay"><twSlack>4.652</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>2.847</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y90.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>1.925</twRouteDel><twTotDel>2.847</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X69Y90.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathFromToDelay"><twSlack>3.053</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>4.446</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y90.C4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.376</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.850</twRouteDel><twTotDel>4.446</twTotDel><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathFromToDelay"><twSlack>5.352</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>2.147</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.551</twRouteDel><twTotDel>2.147</twTotDel><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X69Y90.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="245"><twSlack>1.599</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y90.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y90.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.063</twRouteDel><twTotDel>1.599</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="246"><twSlack>3.034</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y90.C4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.062</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y90.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y90.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.498</twRouteDel><twTotDel>3.034</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X69Y90.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="247"><twSlack>1.258</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.918</twRouteDel><twTotDel>1.258</twTotDel><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="248"><twSlack>2.693</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y90.C4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.062</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_829_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.353</twRouteDel><twTotDel>2.693</twTotDel><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="249" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.918</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X68Y92.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathFromToDelay"><twSlack>2.581</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>4.918</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.164</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y92.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>3.984</twRouteDel><twTotDel>4.918</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathFromToDelay"><twSlack>4.154</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>3.345</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.591</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y92.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>2.411</twRouteDel><twTotDel>3.345</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X68Y92.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathFromToDelay"><twSlack>3.378</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>4.121</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.164</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.471</twRouteDel><twTotDel>4.121</twTotDel><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathFromToDelay"><twSlack>4.951</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>2.548</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.591</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.898</twRouteDel><twTotDel>2.548</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X68Y92.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="258"><twSlack>1.853</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y92.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>1.345</twRouteDel><twTotDel>1.853</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="259"><twSlack>2.894</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y92.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>2.386</twRouteDel><twTotDel>2.894</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X68Y92.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="260"><twSlack>1.433</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X59Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.079</twRouteDel><twTotDel>1.433</twTotDel><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="261"><twSlack>2.474</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y92.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_831_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.120</twRouteDel><twTotDel>2.474</twTotDel><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="262" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.607</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X78Y87.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathFromToDelay"><twSlack>1.892</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>5.607</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">4.000</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y87.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>4.750</twRouteDel><twTotDel>5.607</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathFromToDelay"><twSlack>4.420</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>3.079</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y87.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>2.222</twRouteDel><twTotDel>3.079</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X78Y87.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathFromToDelay"><twSlack>2.410</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>5.089</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">4.000</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.493</twRouteDel><twTotDel>5.089</twTotDel><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathFromToDelay"><twSlack>4.938</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>2.561</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.965</twRouteDel><twTotDel>2.561</twTotDel><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X78Y87.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="271"><twSlack>1.792</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y87.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.326</twRouteDel><twTotDel>1.792</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="272"><twSlack>3.409</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.529</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y87.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>2.943</twRouteDel><twTotDel>3.409</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X78Y87.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="273"><twSlack>1.521</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.181</twRouteDel><twTotDel>1.521</twTotDel><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="274"><twSlack>3.138</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.529</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_839_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.798</twRouteDel><twTotDel>3.138</twTotDel><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="275" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.946</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X73Y89.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathFromToDelay"><twSlack>2.553</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>4.946</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.426</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y89.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>3.962</twRouteDel><twTotDel>4.946</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathFromToDelay"><twSlack>4.419</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>3.080</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y89.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.096</twRouteDel><twTotDel>3.080</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X73Y89.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathFromToDelay"><twSlack>2.889</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>4.610</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.426</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.960</twRouteDel><twTotDel>4.610</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathFromToDelay"><twSlack>4.755</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>2.744</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.094</twRouteDel><twTotDel>2.744</twTotDel><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X73Y89.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="284"><twSlack>1.855</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y89.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.299</twRouteDel><twTotDel>1.855</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="285"><twSlack>2.989</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y89.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.433</twRouteDel><twTotDel>2.989</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X73Y89.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="286"><twSlack>1.649</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.295</twRouteDel><twTotDel>1.649</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="287"><twSlack>2.783</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.125</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_835_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.429</twRouteDel><twTotDel>2.783</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="288" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.230</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y88.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathFromToDelay"><twSlack>2.269</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>5.230</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.747</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.246</twRouteDel><twTotDel>5.230</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathFromToDelay"><twSlack>4.428</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>3.071</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.588</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.087</twRouteDel><twTotDel>3.071</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y88.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathFromToDelay"><twSlack>2.568</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>4.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.747</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.281</twRouteDel><twTotDel>4.931</twTotDel><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathFromToDelay"><twSlack>4.727</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>2.772</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.588</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.122</twRouteDel><twTotDel>2.772</twTotDel><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y88.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="297"><twSlack>1.804</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.248</twRouteDel><twTotDel>1.804</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="298"><twSlack>3.164</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.373</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X79Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.608</twRouteDel><twTotDel>3.164</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X79Y88.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="299"><twSlack>1.671</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.317</twRouteDel><twTotDel>1.671</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="300"><twSlack>3.031</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.373</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_837_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.677</twRouteDel><twTotDel>3.031</twTotDel><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="301" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.178</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X73Y88.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="302"><twConstPath anchorID="303" twDataPathType="twDataPathFromToDelay"><twSlack>2.321</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>5.178</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.733</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>4.256</twRouteDel><twTotDel>5.178</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="304"><twConstPath anchorID="305" twDataPathType="twDataPathFromToDelay"><twSlack>4.658</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>2.841</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>1.919</twRouteDel><twTotDel>2.841</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X73Y88.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="306"><twConstPath anchorID="307" twDataPathType="twDataPathFromToDelay"><twSlack>2.629</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>4.870</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.733</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.274</twRouteDel><twTotDel>4.870</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="308"><twConstPath anchorID="309" twDataPathType="twDataPathFromToDelay"><twSlack>4.966</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>2.533</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.937</twRouteDel><twTotDel>2.533</twTotDel><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X73Y88.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="310"><twSlack>1.652</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.116</twRouteDel><twTotDel>1.652</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="311"><twSlack>3.146</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.314</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y87.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.610</twRouteDel><twTotDel>3.146</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X73Y88.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="312"><twSlack>1.438</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X61Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y87.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.098</twRouteDel><twTotDel>1.438</twTotDel><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="313"><twSlack>2.932</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.314</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_841_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.592</twRouteDel><twTotDel>2.932</twTotDel><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="314" twConstType="PATHDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.964</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y90.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathFromToDelay"><twSlack>2.535</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>4.964</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.559</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y89.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>4.030</twRouteDel><twTotDel>4.964</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathFromToDelay"><twSlack>4.541</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>2.958</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y89.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y89.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o</twComp></twPathDel><twPathDel><twSite>SLICE_X76Y90.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>2.024</twRouteDel><twTotDel>2.958</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y90.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathFromToDelay"><twSlack>2.769</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>4.730</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.559</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.080</twRouteDel><twTotDel>4.730</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathFromToDelay"><twSlack>4.775</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>2.724</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y89.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.074</twRouteDel><twTotDel>2.724</twTotDel><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y90.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="323"><twSlack>1.669</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y89.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y89.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y90.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>1.161</twRouteDel><twTotDel>1.669</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="324"><twSlack>3.022</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.250</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y89.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y90.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y90.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>2.514</twRouteDel><twTotDel>3.022</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X76Y90.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="325"><twSlack>1.509</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y89.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.155</twRouteDel><twTotDel>1.509</twTotDel><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="326"><twSlack>2.862</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y89.B5</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.250</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y90.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_843_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.508</twRouteDel><twTotDel>2.862</twTotDel><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="327" twConstType="PATHDELAY" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.951</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X71Y88.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathFromToDelay"><twSlack>2.548</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>4.951</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.523</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y89.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.019</twRouteDel><twTotDel>4.951</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="330"><twConstPath anchorID="331" twDataPathType="twDataPathFromToDelay"><twSlack>4.952</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>2.547</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y89.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.615</twRouteDel><twTotDel>2.547</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X71Y88.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="332"><twConstPath anchorID="333" twDataPathType="twDataPathFromToDelay"><twSlack>3.096</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>4.403</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.523</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.809</twRouteDel><twTotDel>4.403</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathFromToDelay"><twSlack>5.500</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>1.999</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.405</twRouteDel><twTotDel>1.999</twTotDel><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X71Y88.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="336"><twSlack>1.450</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y89.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.906</twRouteDel><twTotDel>1.450</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="337"><twSlack>3.021</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y89.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.477</twRouteDel><twTotDel>3.021</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X71Y88.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="338"><twSlack>1.105</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.751</twRouteDel><twTotDel>1.105</twTotDel><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="339"><twSlack>2.676</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.208</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_2_C_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_845_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.322</twRouteDel><twTotDel>2.676</twTotDel><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="340" twConstType="PATHDELAY" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.313</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X78Y88.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="341"><twConstPath anchorID="342" twDataPathType="twDataPathFromToDelay"><twSlack>2.186</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>5.313</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.861</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.663</twRouteDel><twTotDel>5.313</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathFromToDelay"><twSlack>4.013</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>3.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.836</twRouteDel><twTotDel>3.486</twTotDel><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X78Y88.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="345"><twConstPath anchorID="346" twDataPathType="twDataPathFromToDelay"><twSlack>2.223</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>5.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.861</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y88.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>4.357</twRouteDel><twTotDel>5.276</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathFromToDelay"><twSlack>4.050</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>3.449</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y88.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.530</twRouteDel><twTotDel>3.449</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X78Y88.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="349"><twSlack>2.014</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y88.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>1.528</twRouteDel><twTotDel>2.014</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="350"><twSlack>3.150</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.390</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y88.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X78Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>2.664</twRouteDel><twTotDel>3.150</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X78Y88.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="351"><twSlack>2.045</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y88.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.437</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.691</twRouteDel><twTotDel>2.045</twTotDel><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="352"><twSlack>3.181</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y88.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.390</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.437</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_847_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.827</twRouteDel><twTotDel>3.181</twTotDel><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="353" twConstType="PATHDELAY" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.705</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X39Y115.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="354"><twConstPath anchorID="355" twDataPathType="twDataPathFromToDelay"><twSlack>10.295</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>4.705</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.244</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_788_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y115.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>3.721</twRouteDel><twTotDel>4.705</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_787_o</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="356"><twConstPath anchorID="357" twDataPathType="twDataPathFromToDelay"><twSlack>11.664</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>3.336</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.858</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_788_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y115.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>2.335</twRouteDel><twTotDel>3.336</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_787_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X39Y115.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="358"><twConstPath anchorID="359" twDataPathType="twDataPathFromToDelay"><twSlack>10.422</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>4.578</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.244</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_787_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_787_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.928</twRouteDel><twTotDel>4.578</twTotDel><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathFromToDelay"><twSlack>11.791</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>3.209</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.858</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_787_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_787_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.542</twRouteDel><twTotDel>3.209</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X39Y115.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="362"><twSlack>1.986</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_788_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y115.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.428</twRouteDel><twTotDel>1.986</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_787_o</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="363"><twSlack>2.800</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_788_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y115.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.244</twRouteDel><twTotDel>2.800</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_787_o</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X39Y115.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="364"><twSlack>1.845</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_787_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_787_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.489</twRouteDel><twTotDel>1.845</twTotDel><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="365"><twSlack>2.659</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.948</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_787_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_787_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.305</twRouteDel><twTotDel>2.659</twTotDel><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="366" twConstType="PATHDELAY" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.343</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X36Y117.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathFromToDelay"><twSlack>10.657</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>4.343</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y117.B3</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.109</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y117.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_790_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y117.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.424</twRouteDel><twTotDel>4.343</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_789_o</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathFromToDelay"><twSlack>12.301</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>2.699</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y117.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y117.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_790_o</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y117.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>1.763</twRouteDel><twTotDel>2.699</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_789_o</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X36Y117.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="371"><twConstPath anchorID="372" twDataPathType="twDataPathFromToDelay"><twSlack>10.931</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>4.069</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y117.B3</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.109</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_789_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.419</twRouteDel><twTotDel>4.069</twTotDel><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="373"><twConstPath anchorID="374" twDataPathType="twDataPathFromToDelay"><twSlack>12.575</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>2.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y117.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.448</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_789_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.758</twRouteDel><twTotDel>2.425</twTotDel><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X36Y117.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="375"><twSlack>1.545</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y117.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y117.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_790_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y117.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>1.057</twRouteDel><twTotDel>1.545</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_789_o</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="376"><twSlack>2.555</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y117.B3</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.897</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y117.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.172</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_790_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y117.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>2.555</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_789_o</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X36Y117.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="377"><twSlack>1.406</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y117.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_789_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.050</twRouteDel><twTotDel>1.406</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="378"><twSlack>2.416</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y117.B3</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.897</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_789_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.062</twRouteDel><twTotDel>2.416</twTotDel><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="379" twConstType="PATHDELAY" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.522</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X37Y119.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="380"><twConstPath anchorID="381" twDataPathType="twDataPathFromToDelay"><twSlack>10.478</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>4.522</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.A3</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.276</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_796_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y119.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>3.590</twRouteDel><twTotDel>4.522</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_795_o</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="382"><twConstPath anchorID="383" twDataPathType="twDataPathFromToDelay"><twSlack>11.676</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>3.324</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.022</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_796_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y119.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>2.336</twRouteDel><twTotDel>3.324</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_795_o</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X37Y119.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="384"><twConstPath anchorID="385" twDataPathType="twDataPathFromToDelay"><twSlack>10.663</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>4.337</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.A3</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.276</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_795_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.743</twRouteDel><twTotDel>4.337</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="386"><twConstPath anchorID="387" twDataPathType="twDataPathFromToDelay"><twSlack>11.861</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>3.139</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.022</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_795_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.489</twRouteDel><twTotDel>3.139</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X37Y119.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="388"><twSlack>2.001</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_796_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y119.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>1.421</twRouteDel><twTotDel>2.001</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_795_o</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="389"><twSlack>2.656</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.A3</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_796_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y119.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.112</twRouteDel><twTotDel>2.656</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_795_o</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X37Y119.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="390"><twSlack>1.945</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_795_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.555</twRouteDel><twTotDel>1.945</twTotDel><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="391"><twSlack>2.600</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y118.A3</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_795_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.246</twRouteDel><twTotDel>2.600</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="392" twConstType="PATHDELAY" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.271</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X41Y112.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathFromToDelay"><twSlack>10.729</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>4.271</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">2.810</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_792_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y112.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>3.287</twRouteDel><twTotDel>4.271</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_791_o</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathFromToDelay"><twSlack>12.100</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>2.900</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_792_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y112.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.899</twRouteDel><twTotDel>2.900</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_791_o</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X41Y112.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="397"><twConstPath anchorID="398" twDataPathType="twDataPathFromToDelay"><twSlack>10.856</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>4.144</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">2.810</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_791_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.494</twRouteDel><twTotDel>4.144</twTotDel><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="399"><twConstPath anchorID="400" twDataPathType="twDataPathFromToDelay"><twSlack>12.227</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>2.773</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.422</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_791_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.106</twRouteDel><twTotDel>2.773</twTotDel><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X41Y112.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="401"><twSlack>1.772</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_792_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y112.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.214</twRouteDel><twTotDel>1.772</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_791_o</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="402"><twSlack>2.537</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_792_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y112.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.981</twRouteDel><twTotDel>2.537</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_791_o</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X41Y112.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="403"><twSlack>1.631</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_791_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.275</twRouteDel><twTotDel>1.631</twTotDel><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="404"><twSlack>2.396</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_791_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.042</twRouteDel><twTotDel>2.396</twTotDel><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="405" twConstType="PATHDELAY" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.689</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X43Y111.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="406"><twConstPath anchorID="407" twDataPathType="twDataPathFromToDelay"><twSlack>10.311</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>4.689</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.034</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_793_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.093</twRouteDel><twTotDel>4.689</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="408"><twConstPath anchorID="409" twDataPathType="twDataPathFromToDelay"><twSlack>12.118</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>2.882</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_793_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>2.269</twRouteDel><twTotDel>2.882</twTotDel><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X43Y111.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="410"><twConstPath anchorID="411" twDataPathType="twDataPathFromToDelay"><twSlack>10.730</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>4.270</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.034</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y111.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>3.348</twRouteDel><twTotDel>4.270</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_793_o</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="412"><twConstPath anchorID="413" twDataPathType="twDataPathFromToDelay"><twSlack>12.537</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>2.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y111.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>1.524</twRouteDel><twTotDel>2.463</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_793_o</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X43Y111.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="414"><twSlack>1.413</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y111.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>0.875</twRouteDel><twTotDel>1.413</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_793_o</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="415"><twSlack>2.523</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y111.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.987</twRouteDel><twTotDel>2.523</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_793_o</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X43Y111.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="416"><twSlack>1.822</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.729</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_793_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>1.480</twRouteDel><twTotDel>1.822</twTotDel><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="417"><twSlack>2.932</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.863</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_4_P_4</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.729</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_793_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.592</twRouteDel><twTotDel>2.932</twTotDel><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="418" twConstType="PATHDELAY" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.340</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X39Y116.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathFromToDelay"><twSlack>10.660</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>4.340</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.088</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_802_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>3.418</twRouteDel><twTotDel>4.340</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_801_o</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathFromToDelay"><twSlack>12.363</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>2.637</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y116.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_802_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.659</twRouteDel><twTotDel>2.637</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_801_o</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X39Y116.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathFromToDelay"><twSlack>10.842</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>4.158</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.088</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_801_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.562</twRouteDel><twTotDel>4.158</twTotDel><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathFromToDelay"><twSlack>12.545</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>2.455</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y116.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_801_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.803</twRouteDel><twTotDel>2.455</twTotDel><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X39Y116.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="427"><twSlack>1.554</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y116.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_802_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>0.982</twRouteDel><twTotDel>1.554</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_801_o</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="428"><twSlack>2.568</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.865</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_802_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.032</twRouteDel><twTotDel>2.568</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_801_o</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X39Y116.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="429"><twSlack>1.482</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y116.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_801_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>1.106</twRouteDel><twTotDel>1.482</twTotDel><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="430"><twSlack>2.496</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y116.B4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.865</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_801_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.156</twRouteDel><twTotDel>2.496</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="431" twConstType="PATHDELAY" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.973</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X39Y119.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="432"><twConstPath anchorID="433" twDataPathType="twDataPathFromToDelay"><twSlack>10.027</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>4.973</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y119.A4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.520</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y119.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_798_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.041</twRouteDel><twTotDel>4.973</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_797_o</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="434"><twConstPath anchorID="435" twDataPathType="twDataPathFromToDelay"><twSlack>11.678</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>3.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y119.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_798_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>2.334</twRouteDel><twTotDel>3.322</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_797_o</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X39Y119.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="436"><twConstPath anchorID="437" twDataPathType="twDataPathFromToDelay"><twSlack>10.394</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>4.606</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y119.A4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.520</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_797_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.012</twRouteDel><twTotDel>4.606</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="438"><twConstPath anchorID="439" twDataPathType="twDataPathFromToDelay"><twSlack>12.045</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>2.955</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_797_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.305</twRouteDel><twTotDel>2.955</twTotDel><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X39Y119.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="440"><twSlack>2.024</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y119.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_798_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y119.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>1.444</twRouteDel><twTotDel>2.024</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_797_o</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="441"><twSlack>2.954</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y119.A4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">2.131</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y119.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_798_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y119.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.410</twRouteDel><twTotDel>2.954</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_797_o</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X39Y119.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="442"><twSlack>1.823</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_797_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.433</twRouteDel><twTotDel>1.823</twTotDel><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="443"><twSlack>2.753</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y119.A4</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">2.131</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_797_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.399</twRouteDel><twTotDel>2.753</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="444" twConstType="PATHDELAY" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.654</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X41Y111.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="445"><twConstPath anchorID="446" twDataPathType="twDataPathFromToDelay"><twSlack>10.346</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>4.654</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.014</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_800_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y111.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>3.670</twRouteDel><twTotDel>4.654</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_799_o</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="447"><twConstPath anchorID="448" twDataPathType="twDataPathFromToDelay"><twSlack>12.263</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>2.737</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_800_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y111.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.697</twRouteDel><twTotDel>2.737</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_799_o</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X41Y111.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="449"><twConstPath anchorID="450" twDataPathType="twDataPathFromToDelay"><twSlack>11.050</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>3.950</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">3.014</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_799_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.300</twRouteDel><twTotDel>3.950</twTotDel><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathFromToDelay"><twSlack>12.967</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>2.033</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_799_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.327</twRouteDel><twTotDel>2.033</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X41Y111.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="453"><twSlack>1.590</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_800_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y111.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.998</twRouteDel><twTotDel>1.590</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_799_o</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="454"><twSlack>2.743</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_800_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y111.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.187</twRouteDel><twTotDel>2.743</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_799_o</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X41Y111.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="455"><twSlack>1.174</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_799_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.784</twRouteDel><twTotDel>1.174</twTotDel><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="456"><twSlack>2.327</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X33Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>899</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_799_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.973</twRouteDel><twTotDel>2.327</twTotDel><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="457" twConstType="PATHDELAY" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.032</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X40Y114.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="458"><twConstPath anchorID="459" twDataPathType="twDataPathFromToDelay"><twSlack>96.968</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>3.032</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.663</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y114.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y114.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.165</twRouteDel><twTotDel>3.032</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="460"><twConstPath anchorID="461" twDataPathType="twDataPathFromToDelay"><twSlack>97.175</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>2.825</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.439</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y114.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y114.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>1.941</twRouteDel><twTotDel>2.825</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X40Y114.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="462"><twConstPath anchorID="463" twDataPathType="twDataPathFromToDelay"><twSlack>97.126</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>2.874</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.663</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.280</twRouteDel><twTotDel>2.874</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="464"><twConstPath anchorID="465" twDataPathType="twDataPathFromToDelay"><twSlack>97.333</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>2.667</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.439</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>2.056</twRouteDel><twTotDel>2.667</twTotDel><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X40Y114.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="466"><twSlack>1.633</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y114.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y114.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>1.157</twRouteDel><twTotDel>1.633</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="467"><twSlack>1.821</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y114.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y114.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.347</twRouteDel><twTotDel>1.821</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X40Y114.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="468"><twSlack>1.542</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.186</twRouteDel><twTotDel>1.542</twTotDel><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="469"><twSlack>1.730</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_803_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.376</twRouteDel><twTotDel>1.730</twTotDel><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="470" twConstType="PATHDELAY" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.528</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X52Y106.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="471"><twConstPath anchorID="472" twDataPathType="twDataPathFromToDelay"><twSlack>97.472</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>2.528</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>1.592</twRouteDel><twTotDel>2.528</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="473"><twConstPath anchorID="474" twDataPathType="twDataPathFromToDelay"><twSlack>97.747</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>2.253</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.334</twRouteDel><twTotDel>2.253</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X52Y106.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="475"><twConstPath anchorID="476" twDataPathType="twDataPathFromToDelay"><twSlack>97.918</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>2.082</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.415</twRouteDel><twTotDel>2.082</twTotDel><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="477"><twConstPath anchorID="478" twDataPathType="twDataPathFromToDelay"><twSlack>98.193</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>1.807</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.157</twRouteDel><twTotDel>1.807</twTotDel><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X52Y106.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="479"><twSlack>1.279</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y106.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>0.793</twRouteDel><twTotDel>1.279</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="480"><twSlack>1.406</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y106.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.918</twRouteDel><twTotDel>1.406</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X52Y106.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="481"><twSlack>1.012</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.376</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.658</twRouteDel><twTotDel>1.012</twTotDel><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="482"><twSlack>1.139</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.376</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_809_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.783</twRouteDel><twTotDel>1.139</twTotDel><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="483" twConstType="PATHDELAY" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.768</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X39Y117.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="484"><twConstPath anchorID="485" twDataPathType="twDataPathFromToDelay"><twSlack>96.232</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>3.768</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.199</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.118</twRouteDel><twTotDel>3.768</twTotDel><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="486"><twConstPath anchorID="487" twDataPathType="twDataPathFromToDelay"><twSlack>96.903</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>3.097</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.511</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>2.430</twRouteDel><twTotDel>3.097</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X39Y117.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="488"><twConstPath anchorID="489" twDataPathType="twDataPathFromToDelay"><twSlack>96.340</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>3.660</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.199</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y117.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y117.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.676</twRouteDel><twTotDel>3.660</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="490"><twConstPath anchorID="491" twDataPathType="twDataPathFromToDelay"><twSlack>97.011</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>2.989</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.511</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y117.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y117.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>1.988</twRouteDel><twTotDel>2.989</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X39Y117.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="492"><twSlack>1.764</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y117.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y117.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>1.206</twRouteDel><twTotDel>1.764</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="493"><twSlack>2.283</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y117.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y117.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.727</twRouteDel><twTotDel>2.283</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X39Y117.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="494"><twSlack>1.767</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.411</twRouteDel><twTotDel>1.767</twTotDel><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="495"><twSlack>2.286</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.431</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.501</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_805_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.932</twRouteDel><twTotDel>2.286</twTotDel><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="496" twConstType="PATHDELAY" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.785</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y107.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="497"><twConstPath anchorID="498" twDataPathType="twDataPathFromToDelay"><twSlack>97.215</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.785</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>1.851</twRouteDel><twTotDel>2.785</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="499"><twConstPath anchorID="500" twDataPathType="twDataPathFromToDelay"><twSlack>97.641</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.359</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y107.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>1.408</twRouteDel><twTotDel>2.359</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y107.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="501"><twConstPath anchorID="502" twDataPathType="twDataPathFromToDelay"><twSlack>97.540</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.460</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.810</twRouteDel><twTotDel>2.460</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="503"><twConstPath anchorID="504" twDataPathType="twDataPathFromToDelay"><twSlack>97.966</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.034</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.367</twRouteDel><twTotDel>2.034</twTotDel><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y107.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="505"><twSlack>1.291</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y107.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.781</twRouteDel><twTotDel>1.291</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="506"><twSlack>1.577</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y107.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>1.069</twRouteDel><twTotDel>1.577</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y107.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="507"><twSlack>1.086</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.730</twRouteDel><twTotDel>1.086</twTotDel><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="508"><twSlack>1.372</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.D1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_807_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.018</twRouteDel><twTotDel>1.372</twTotDel><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="509" twConstType="PATHDELAY" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.472</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y118.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="510"><twConstPath anchorID="511" twDataPathType="twDataPathFromToDelay"><twSlack>96.528</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>3.472</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y118.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.605</twRouteDel><twTotDel>3.472</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="512"><twConstPath anchorID="513" twDataPathType="twDataPathFromToDelay"><twSlack>96.780</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>3.220</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y118.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>2.297</twRouteDel><twTotDel>3.220</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y118.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="514"><twConstPath anchorID="515" twDataPathType="twDataPathFromToDelay"><twSlack>96.686</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>3.314</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.103</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.720</twRouteDel><twTotDel>3.314</twTotDel><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="516"><twConstPath anchorID="517" twDataPathType="twDataPathFromToDelay"><twSlack>96.938</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>3.062</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.412</twRouteDel><twTotDel>3.062</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y118.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="518"><twSlack>1.966</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y118.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y118.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.456</twRouteDel><twTotDel>1.966</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="519"><twSlack>2.121</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y118.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y118.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.647</twRouteDel><twTotDel>2.121</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y118.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="520"><twSlack>1.875</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.485</twRouteDel><twTotDel>1.875</twTotDel><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="521"><twSlack>2.030</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_811_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.676</twRouteDel><twTotDel>2.030</twTotDel><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="522" twConstType="PATHDELAY" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.097</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X47Y117.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="523"><twConstPath anchorID="524" twDataPathType="twDataPathFromToDelay"><twSlack>96.903</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>3.097</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y117.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>2.057</twRouteDel><twTotDel>3.097</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="525"><twConstPath anchorID="526" twDataPathType="twDataPathFromToDelay"><twSlack>97.262</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>2.738</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y117.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.754</twRouteDel><twTotDel>2.738</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X47Y117.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="527"><twConstPath anchorID="528" twDataPathType="twDataPathFromToDelay"><twSlack>97.508</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>2.492</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.786</twRouteDel><twTotDel>2.492</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="529"><twConstPath anchorID="530" twDataPathType="twDataPathFromToDelay"><twSlack>97.867</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>2.133</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.167</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.483</twRouteDel><twTotDel>2.133</twTotDel><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X47Y117.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="531"><twSlack>1.551</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y117.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.995</twRouteDel><twTotDel>1.551</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="532"><twSlack>1.781</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y117.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>1.781</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X47Y117.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="533"><twSlack>1.209</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.686</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.855</twRouteDel><twTotDel>1.209</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="534"><twSlack>1.439</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.686</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_813_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.049</twRouteDel><twTotDel>1.439</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="535" twConstType="PATHDELAY" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.039</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y108.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="536"><twConstPath anchorID="537" twDataPathType="twDataPathFromToDelay"><twSlack>96.961</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>3.039</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y108.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.055</twRouteDel><twTotDel>3.039</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="538"><twConstPath anchorID="539" twDataPathType="twDataPathFromToDelay"><twSlack>97.457</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>2.543</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y108.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.503</twRouteDel><twTotDel>2.543</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y108.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="540"><twConstPath anchorID="541" twDataPathType="twDataPathFromToDelay"><twSlack>97.132</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>2.868</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.218</twRouteDel><twTotDel>2.868</twTotDel><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="542"><twConstPath anchorID="543" twDataPathType="twDataPathFromToDelay"><twSlack>97.628</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>2.372</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.666</twRouteDel><twTotDel>2.372</twTotDel><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y108.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="544"><twSlack>1.460</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y108.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>0.868</twRouteDel><twTotDel>1.460</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="545"><twSlack>1.819</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.639</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y108.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.263</twRouteDel><twTotDel>1.819</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y108.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="546"><twSlack>1.365</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.746</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.975</twRouteDel><twTotDel>1.365</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="547"><twSlack>1.724</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y107.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.746</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_815_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.370</twRouteDel><twTotDel>1.724</twTotDel><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="548" twConstType="PATHDELAY" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.627</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X40Y116.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="549"><twConstPath anchorID="550" twDataPathType="twDataPathFromToDelay"><twSlack>96.373</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>3.627</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.217</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.033</twRouteDel><twTotDel>3.627</twTotDel><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="551"><twConstPath anchorID="552" twDataPathType="twDataPathFromToDelay"><twSlack>97.312</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>2.688</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.038</twRouteDel><twTotDel>2.688</twTotDel><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X40Y116.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="553"><twConstPath anchorID="554" twDataPathType="twDataPathFromToDelay"><twSlack>96.414</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>3.586</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.217</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.719</twRouteDel><twTotDel>3.586</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="555"><twConstPath anchorID="556" twDataPathType="twDataPathFromToDelay"><twSlack>97.353</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>2.647</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.724</twRouteDel><twTotDel>2.647</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X40Y116.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="557"><twSlack>1.539</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.029</twRouteDel><twTotDel>1.539</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="558"><twSlack>2.208</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.734</twRouteDel><twTotDel>2.208</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X40Y116.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="559"><twSlack>1.540</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X44Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.150</twRouteDel><twTotDel>1.540</twTotDel><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="560"><twSlack>2.209</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X47Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_817_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.855</twRouteDel><twTotDel>2.209</twTotDel><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="561" twConstType="PATHDELAY" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.113</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X72Y86.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="562"><twConstPath anchorID="563" twDataPathType="twDataPathFromToDelay"><twSlack>2.386</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>5.113</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.892</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y86.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y86.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>4.231</twRouteDel><twTotDel>5.113</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="564"><twConstPath anchorID="565" twDataPathType="twDataPathFromToDelay"><twSlack>5.469</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>2.030</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y86.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y86.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y86.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>1.148</twRouteDel><twTotDel>2.030</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X72Y86.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="566"><twConstPath anchorID="567" twDataPathType="twDataPathFromToDelay"><twSlack>2.520</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>4.979</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.892</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.385</twRouteDel><twTotDel>4.979</twTotDel><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="568"><twConstPath anchorID="569" twDataPathType="twDataPathFromToDelay"><twSlack>5.603</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>1.896</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y86.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.302</twRouteDel><twTotDel>1.896</twTotDel><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X72Y86.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="570"><twSlack>1.118</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y86.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y86.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y86.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>0.622</twRouteDel><twTotDel>1.118</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="571"><twSlack>3.081</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y86.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y86.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>2.585</twRouteDel><twTotDel>3.081</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X72Y86.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="572"><twSlack>1.111</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X63Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y86.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.757</twRouteDel><twTotDel>1.111</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="573"><twSlack>3.074</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.451</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_849_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.720</twRouteDel><twTotDel>3.074</twTotDel><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="574" twConstType="PATHDELAY" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.462</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X69Y103.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="575"><twConstPath anchorID="576" twDataPathType="twDataPathFromToDelay"><twSlack>10.538</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>4.462</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.043</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_856_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>3.540</twRouteDel><twTotDel>4.462</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_855_o</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="577"><twConstPath anchorID="578" twDataPathType="twDataPathFromToDelay"><twSlack>10.979</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>4.021</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X84Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.585</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_856_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y103.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>3.082</twRouteDel><twTotDel>4.021</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_855_o</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X69Y103.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="579"><twConstPath anchorID="580" twDataPathType="twDataPathFromToDelay"><twSlack>10.544</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>4.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">3.043</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_855_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_855_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.860</twRouteDel><twTotDel>4.456</twTotDel><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="581"><twConstPath anchorID="582" twDataPathType="twDataPathFromToDelay"><twSlack>10.985</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>4.015</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X84Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.585</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_855_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_855_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>3.402</twRouteDel><twTotDel>4.015</twTotDel><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X69Y103.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="583"><twSlack>2.440</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X84Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.606</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_856_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y103.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>1.902</twRouteDel><twTotDel>2.440</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_855_o</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="584"><twSlack>2.677</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.845</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y103.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_856_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y103.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.141</twRouteDel><twTotDel>2.677</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_855_o</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X69Y103.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="585"><twSlack>2.371</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X84Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.606</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_855_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_855_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.029</twRouteDel><twTotDel>2.371</twTotDel><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="586"><twSlack>2.608</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.845</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_855_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_855_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.268</twRouteDel><twTotDel>2.608</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="587" twConstType="PATHDELAY" ><twConstHead uID="47"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.859</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X63Y118.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="588"><twConstPath anchorID="589" twDataPathType="twDataPathFromToDelay"><twSlack>11.141</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>3.859</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.597</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_872_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_872_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>2.927</twRouteDel><twTotDel>3.859</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_871_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="590"><twConstPath anchorID="591" twDataPathType="twDataPathFromToDelay"><twSlack>12.245</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>2.755</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y118.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.437</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_872_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_872_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>1.767</twRouteDel><twTotDel>2.755</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_871_o</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X63Y118.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="592"><twConstPath anchorID="593" twDataPathType="twDataPathFromToDelay"><twSlack>11.335</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>3.665</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.597</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_871_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_871_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.071</twRouteDel><twTotDel>3.665</twTotDel><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="594"><twConstPath anchorID="595" twDataPathType="twDataPathFromToDelay"><twSlack>12.439</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>2.561</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y118.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.437</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_871_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_871_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.911</twRouteDel><twTotDel>2.561</twTotDel><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X63Y118.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="596"><twSlack>1.601</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y118.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_872_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_872_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y118.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>1.021</twRouteDel><twTotDel>1.601</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_871_o</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="597"><twSlack>2.290</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_872_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_872_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y118.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.746</twRouteDel><twTotDel>2.290</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_871_o</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X63Y118.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="598"><twSlack>1.535</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X52Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y118.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_871_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_871_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.145</twRouteDel><twTotDel>1.535</twTotDel><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="599"><twSlack>2.224</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_871_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_871_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.870</twRouteDel><twTotDel>2.224</twTotDel><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="600" twConstType="PATHDELAY" ><twConstHead uID="48"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.592</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="601"><twConstPath anchorID="602" twDataPathType="twDataPathFromToDelay"><twSlack>11.408</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>3.592</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.112</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y113.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_866_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.608</twRouteDel><twTotDel>3.592</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_865_o</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="603"><twConstPath anchorID="604" twDataPathType="twDataPathFromToDelay"><twSlack>12.157</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>2.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y113.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_866_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>1.803</twRouteDel><twTotDel>2.843</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_865_o</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="605"><twConstPath anchorID="606" twDataPathType="twDataPathFromToDelay"><twSlack>11.746</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>3.254</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.112</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_865_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.604</twRouteDel><twTotDel>3.254</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="607"><twConstPath anchorID="608" twDataPathType="twDataPathFromToDelay"><twSlack>12.495</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>2.505</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_865_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.799</twRouteDel><twTotDel>2.505</twTotDel><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="609"><twSlack>1.678</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y113.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_866_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y113.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.086</twRouteDel><twTotDel>1.678</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_865_o</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="610"><twSlack>2.060</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y113.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_866_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y113.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.504</twRouteDel><twTotDel>2.060</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_865_o</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X65Y113.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="611"><twSlack>1.470</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_865_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.080</twRouteDel><twTotDel>1.470</twTotDel><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="612"><twSlack>1.852</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_865_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.498</twRouteDel><twTotDel>1.852</twTotDel><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="613" twConstType="PATHDELAY" ><twConstHead uID="49"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.794</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X63Y117.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="614"><twConstPath anchorID="615" twDataPathType="twDataPathFromToDelay"><twSlack>11.206</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>3.794</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y117.B3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.532</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y117.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_870_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_870_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y117.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>2.862</twRouteDel><twTotDel>3.794</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_869_o</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="616"><twConstPath anchorID="617" twDataPathType="twDataPathFromToDelay"><twSlack>12.008</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>2.992</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y117.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_870_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_870_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y117.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>2.043</twRouteDel><twTotDel>2.992</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_869_o</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X63Y117.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="618"><twConstPath anchorID="619" twDataPathType="twDataPathFromToDelay"><twSlack>11.400</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>3.600</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y117.B3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.532</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_869_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_869_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.006</twRouteDel><twTotDel>3.600</twTotDel><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="620"><twConstPath anchorID="621" twDataPathType="twDataPathFromToDelay"><twSlack>12.202</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>2.798</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.713</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_869_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_869_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>2.187</twRouteDel><twTotDel>2.798</twTotDel><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X63Y117.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="622"><twSlack>1.705</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y117.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_870_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_870_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y117.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.159</twRouteDel><twTotDel>1.705</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_869_o</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="623"><twSlack>2.251</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y117.B3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y117.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_870_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_870_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y117.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.707</twRouteDel><twTotDel>2.251</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_869_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X63Y117.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="624"><twSlack>1.639</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y117.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_869_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_869_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.283</twRouteDel><twTotDel>1.639</twTotDel><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="625"><twSlack>2.185</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y117.B3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_869_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_869_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.831</twRouteDel><twTotDel>2.185</twTotDel><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="626" twConstType="PATHDELAY" ><twConstHead uID="50"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.397</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X62Y113.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="627"><twConstPath anchorID="628" twDataPathType="twDataPathFromToDelay"><twSlack>11.603</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>3.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y114.D4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y114.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_868_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_868_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>2.478</twRouteDel><twTotDel>3.397</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_867_o</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="629"><twConstPath anchorID="630" twDataPathType="twDataPathFromToDelay"><twSlack>12.527</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>2.473</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y114.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y114.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_868_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_868_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>1.537</twRouteDel><twTotDel>2.473</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_867_o</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X62Y113.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="631"><twConstPath anchorID="632" twDataPathType="twDataPathFromToDelay"><twSlack>11.694</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>3.306</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y114.D4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_867_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.656</twRouteDel><twTotDel>3.306</twTotDel><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="633"><twConstPath anchorID="634" twDataPathType="twDataPathFromToDelay"><twSlack>12.618</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>2.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y114.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_867_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>1.715</twRouteDel><twTotDel>2.382</twTotDel><twPctLog>28.0</twPctLog><twPctRoute>72.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X62Y113.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="635"><twSlack>1.385</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y114.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y114.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_868_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_868_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y113.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>0.897</twRouteDel><twTotDel>1.385</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_867_o</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="636"><twSlack>1.940</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y114.D4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y114.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_868_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_868_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y113.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>1.454</twRouteDel><twTotDel>1.940</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_867_o</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X62Y113.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="637"><twSlack>1.392</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X60Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y114.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_867_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.036</twRouteDel><twTotDel>1.392</twTotDel><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="638"><twSlack>1.947</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y114.D4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_867_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.593</twRouteDel><twTotDel>1.947</twTotDel><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="639" twConstType="PATHDELAY" ><twConstHead uID="51"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.036</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y114.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="640"><twConstPath anchorID="641" twDataPathType="twDataPathFromToDelay"><twSlack>10.964</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>4.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y115.A1</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.618</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_860_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>3.114</twRouteDel><twTotDel>4.036</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_859_o</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="642"><twConstPath anchorID="643" twDataPathType="twDataPathFromToDelay"><twSlack>12.935</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>2.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_860_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y114.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.087</twRouteDel><twTotDel>2.065</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_859_o</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y114.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="644"><twConstPath anchorID="645" twDataPathType="twDataPathFromToDelay"><twSlack>11.500</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>3.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y115.A1</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.618</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_859_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>2.904</twRouteDel><twTotDel>3.500</twTotDel><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="646"><twConstPath anchorID="647" twDataPathType="twDataPathFromToDelay"><twSlack>13.471</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>1.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_859_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>0.877</twRouteDel><twTotDel>1.529</twTotDel><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y114.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="648"><twSlack>1.186</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_860_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y114.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>0.614</twRouteDel><twTotDel>1.186</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_859_o</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="649"><twSlack>2.422</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y115.A1</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_860_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y114.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.886</twRouteDel><twTotDel>2.422</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_859_o</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X65Y114.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="650"><twSlack>0.835</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_859_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>0.459</twRouteDel><twTotDel>0.835</twTotDel><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="651"><twSlack>2.071</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y115.A1</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.617</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_859_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>1.731</twRouteDel><twTotDel>2.071</twTotDel><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="652" twConstType="PATHDELAY" ><twConstHead uID="52"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.963</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X64Y119.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="653"><twConstPath anchorID="654" twDataPathType="twDataPathFromToDelay"><twSlack>11.037</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>3.963</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.727</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_864_o</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y119.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>3.029</twRouteDel><twTotDel>3.963</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_863_o</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="655"><twConstPath anchorID="656" twDataPathType="twDataPathFromToDelay"><twSlack>12.114</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>2.886</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X78Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_864_o</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y119.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>1.896</twRouteDel><twTotDel>2.886</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_863_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X64Y119.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="657"><twConstPath anchorID="658" twDataPathType="twDataPathFromToDelay"><twSlack>11.316</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>3.684</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.727</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_863_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.034</twRouteDel><twTotDel>3.684</twTotDel><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="659"><twConstPath anchorID="660" twDataPathType="twDataPathFromToDelay"><twSlack>12.393</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>2.607</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X78Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_863_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>2.607</twTotDel><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X64Y119.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="661"><twSlack>1.707</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X78Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_864_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y119.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.163</twRouteDel><twTotDel>1.707</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_863_o</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="662"><twSlack>2.294</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.627</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_864_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y119.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>1.786</twRouteDel><twTotDel>2.294</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_863_o</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X64Y119.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="663"><twSlack>1.556</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X78Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X78Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_863_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.166</twRouteDel><twTotDel>1.556</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="664"><twSlack>2.143</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y119.B4</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.627</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_863_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.789</twRouteDel><twTotDel>2.143</twTotDel><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="665" twConstType="PATHDELAY" ><twConstHead uID="53"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.248</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X70Y114.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="666"><twConstPath anchorID="667" twDataPathType="twDataPathFromToDelay"><twSlack>10.752</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>4.248</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y114.B3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.833</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_862_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y114.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>3.329</twRouteDel><twTotDel>4.248</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_861_o</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="668"><twConstPath anchorID="669" twDataPathType="twDataPathFromToDelay"><twSlack>12.511</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>2.489</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_862_o</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y114.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.975</twLogDel><twRouteDel>1.514</twRouteDel><twTotDel>2.489</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_861_o</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X70Y114.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="670"><twConstPath anchorID="671" twDataPathType="twDataPathFromToDelay"><twSlack>11.024</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>3.976</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y114.B3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.833</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_861_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.326</twRouteDel><twTotDel>3.976</twTotDel><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="672"><twConstPath anchorID="673" twDataPathType="twDataPathFromToDelay"><twSlack>12.783</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>2.217</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_861_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>1.511</twRouteDel><twTotDel>2.217</twTotDel><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X70Y114.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="674"><twSlack>1.289</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_862_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y114.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.522</twLogDel><twRouteDel>0.767</twRouteDel><twTotDel>1.289</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_861_o</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="675"><twSlack>2.479</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y114.B3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.719</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y114.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_862_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y114.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>1.993</twRouteDel><twTotDel>2.479</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_861_o</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X70Y114.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="676"><twSlack>1.152</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y114.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_861_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.762</twRouteDel><twTotDel>1.152</twTotDel><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="677"><twSlack>2.342</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y114.B3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.719</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_861_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.988</twRouteDel><twTotDel>2.342</twTotDel><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="678" twConstType="PATHDELAY" ><twConstHead uID="54"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.173</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X65Y120.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="679"><twConstPath anchorID="680" twDataPathType="twDataPathFromToDelay"><twSlack>10.827</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>4.173</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.921</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y120.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_858_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y120.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>3.251</twRouteDel><twTotDel>4.173</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_857_o</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="681"><twConstPath anchorID="682" twDataPathType="twDataPathFromToDelay"><twSlack>12.681</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>2.319</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X64Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y120.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y120.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_858_o</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y120.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>1.380</twRouteDel><twTotDel>2.319</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_857_o</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X65Y120.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="683"><twConstPath anchorID="684" twDataPathType="twDataPathFromToDelay"><twSlack>11.009</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>3.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">2.921</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y120.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_857_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.395</twRouteDel><twTotDel>3.991</twTotDel><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="685"><twConstPath anchorID="686" twDataPathType="twDataPathFromToDelay"><twSlack>12.863</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>2.137</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X64Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y120.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y120.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_857_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.524</twRouteDel><twTotDel>2.137</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X65Y120.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="687"><twSlack>1.312</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X64Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y120.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y120.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_858_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y120.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>0.774</twRouteDel><twTotDel>1.312</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_857_o</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="688"><twSlack>2.517</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.814</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y120.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_858_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y120.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.981</twRouteDel><twTotDel>2.517</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_857_o</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X65Y120.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="689"><twSlack>1.240</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X64Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y120.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y120.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_857_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.898</twRouteDel><twTotDel>1.240</twTotDel><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="690"><twSlack>2.445</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>602</twFanCnt><twDelInfo twEdge="twRising">1.814</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y120.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_857_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.105</twRouteDel><twTotDel>2.445</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="691"><twConstRollup name="TS_OSC" fullName="TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="5.340" actualRollup="7.901" errors="0" errorRollup="0" items="0" itemsRollup="271055"/><twConstRollup name="TS_dcm_gmii_clk0" fullName="TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="6.481" actualRollup="N/A" errors="0" errorRollup="0" items="2236" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout1" fullName="TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH         50%;" type="child" depth="1" requirement="15.000" prefType="period" actual="14.780" actualRollup="4.973" errors="0" errorRollup="0" items="126140" itemsRollup="68"/><twConstRollup name="TS_TO_drs_sampfreq_reg_7_LDC" fullName="TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.705" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_6_LDC" fullName="TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.343" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_3_LDC" fullName="TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.522" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_5_LDC" fullName="TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.271" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_4_LDC" fullName="TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.689" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_0_LDC" fullName="TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.340" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_2_LDC" fullName="TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.973" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_1_LDC" fullName="TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.654" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_cfifo_progfull_ir_LDC" fullName="TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.462" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_0_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.859" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_3_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.592" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_1_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.794" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_2_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.397" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_6_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.036" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_4_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.963" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_5_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.248" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_7_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.173" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout2" fullName="TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE         7.5 ns HIGH 50%;" type="child" depth="1" requirement="30.000" prefType="period" actual="22.914" actualRollup="N/A" errors="0" errorRollup="0" items="2" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout0" fullName="TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH         50%;" type="child" depth="1" requirement="7.500" prefType="period" actual="7.407" actualRollup="5.607" errors="0" errorRollup="0" items="142549" itemsRollup="60"/><twConstRollup name="TS_TO_trig_offset_reg_14_LDC" fullName="TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="3.812" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_11_LDC" fullName="TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.419" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_13_LDC" fullName="TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="3.745" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_12_LDC" fullName="TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.033" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_8_LDC" fullName="TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.084" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_10_LDC" fullName="TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.146" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_9_LDC" fullName="TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.918" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_5_LDC" fullName="TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.607" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_7_LDC" fullName="TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.946" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_6_LDC" fullName="TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.230" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_4_LDC" fullName="TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.178" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_3_LDC" fullName="TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.964" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_2_LDC" fullName="TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.951" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_1_LDC" fullName="TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.313" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_0_LDC" fullName="TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.113" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="692"><twConstRollup name="TS_AD9222_DCO" fullName="TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="0.925" actualRollup="4.976" errors="0" errorRollup="0" items="0" itemsRollup="1808"/><twConstRollup name="TS_adc_ioclk2" fullName="TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.818" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk" fullName="TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.818" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_divclk" fullName="TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.976" actualRollup="N/A" errors="0" errorRollup="0" items="1808" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk_inv" fullName="TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.814" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk_inv2" fullName="TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.814" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="693"><twConstRollup name="TS_BP_EXTCLK" fullName="TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;" type="origin" depth="0" requirement="100.000" prefType="period" actual="32.000" actualRollup="7.487" errors="0" errorRollup="0" items="0" itemsRollup="41298"/><twConstRollup name="TS_dcm_extclk_clk180" fullName="TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE         50 ns HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="7.487" actualRollup="3.768" errors="0" errorRollup="0" items="41266" itemsRollup="32"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_7_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.032" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_4_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="2.528" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_6_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.768" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_5_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="2.785" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_3_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.472" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_2_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.097" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_1_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.039" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_0_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.627" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_dcm_extclk_clkfx" fullName="TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH         50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="694">0</twUnmetConstCnt><twDataSheet anchorID="695" twNameLen="15"><twClk2SUList anchorID="696" twDestWidth="12"><twDest>AD9222_DCO_N</twDest><twClk2SU><twSrc>AD9222_DCO_N</twSrc><twRiseRise>4.976</twRiseRise></twClk2SU><twClk2SU><twSrc>AD9222_DCO_P</twSrc><twRiseRise>4.976</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="697" twDestWidth="12"><twDest>AD9222_DCO_P</twDest><twClk2SU><twSrc>AD9222_DCO_N</twSrc><twRiseRise>4.976</twRiseRise></twClk2SU><twClk2SU><twSrc>AD9222_DCO_P</twSrc><twRiseRise>4.976</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="698" twDestWidth="11"><twDest>BP_EXTCLK_N</twDest><twClk2SU><twSrc>BP_EXTCLK_N</twSrc><twRiseRise>7.487</twRiseRise></twClk2SU><twClk2SU><twSrc>BP_EXTCLK_P</twSrc><twRiseRise>7.487</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="699" twDestWidth="11"><twDest>BP_EXTCLK_P</twDest><twClk2SU><twSrc>BP_EXTCLK_N</twSrc><twRiseRise>7.487</twRiseRise></twClk2SU><twClk2SU><twSrc>BP_EXTCLK_P</twSrc><twRiseRise>7.487</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="700" twDestWidth="10"><twDest>ETH_TX_CLK</twDest><twClk2SU><twSrc>ETH_TX_CLK</twSrc><twRiseRise>6.481</twRiseRise></twClk2SU><twClk2SU><twSrc>OSC</twSrc><twRiseRise>6.481</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="701" twDestWidth="10"><twDest>OSC</twDest><twClk2SU><twSrc>ETH_TX_CLK</twSrc><twRiseRise>6.481</twRiseRise></twClk2SU><twClk2SU><twSrc>OSC</twSrc><twRiseRise>11.572</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="702"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>314161</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>52172</twConnCnt></twConstCov><twStats anchorID="703"><twMinPer>32.000</twMinPer><twFootnote number="1" /><twMaxFreq>31.250</twMaxFreq><twMaxFromToDel>5.607</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>TUE 6 FEB 17:9:42 2018 </twTimestamp></twFoot><twClientInfo anchorID="704"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 652 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
