$comment
	File created using the following command:
		vcd file alu_8bit.msim.vcd -direction
$end
$date
	Wed Oct 28 15:20:58 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu8bit_vlg_vec_tst $end
$var reg 8 ! a [7:0] $end
$var reg 8 " b [7:0] $end
$var reg 1 # en $end
$var reg 4 $ opcode [3:0] $end
$var wire 1 % cout $end
$var wire 1 & out [7] $end
$var wire 1 ' out [6] $end
$var wire 1 ( out [5] $end
$var wire 1 ) out [4] $end
$var wire 1 * out [3] $end
$var wire 1 + out [2] $end
$var wire 1 , out [1] $end
$var wire 1 - out [0] $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 en~input_o $end
$var wire 1 5 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 6 opcode[0]~input_o $end
$var wire 1 7 opcode[3]~input_o $end
$var wire 1 8 opcode[2]~input_o $end
$var wire 1 9 a[0]~input_o $end
$var wire 1 : b[0]~input_o $end
$var wire 1 ; opcode[1]~input_o $end
$var wire 1 < out~41_combout $end
$var wire 1 = b[1]~input_o $end
$var wire 1 > a[1]~input_o $end
$var wire 1 ? out~0_combout $end
$var wire 1 @ out~37_combout $end
$var wire 1 A a[2]~input_o $end
$var wire 1 B b[2]~input_o $end
$var wire 1 C out~33_combout $end
$var wire 1 D out~29_combout $end
$var wire 1 E b[3]~input_o $end
$var wire 1 F a[3]~input_o $end
$var wire 1 G add|add03|c2~0_combout $end
$var wire 1 H exor_gate|x03|x3~combout $end
$var wire 1 I sub|sub_out|add03|c2~0_combout $end
$var wire 1 J out~25_combout $end
$var wire 1 K out~21_combout $end
$var wire 1 L a[4]~input_o $end
$var wire 1 M b[4]~input_o $end
$var wire 1 N exor_gate|x47|x0~combout $end
$var wire 1 O add|add03|cout~0_combout $end
$var wire 1 P out~1_combout $end
$var wire 1 Q out~17_combout $end
$var wire 1 R a[5]~input_o $end
$var wire 1 S b[5]~input_o $end
$var wire 1 T exor_gate|x47|x1~combout $end
$var wire 1 U out~2_combout $end
$var wire 1 V out~13_combout $end
$var wire 1 W b[6]~input_o $end
$var wire 1 X a[6]~input_o $end
$var wire 1 Y add|add03|cout~1_combout $end
$var wire 1 Z exor_gate|x47|x2~combout $end
$var wire 1 [ sub|sub_out|add03|cout~0_combout $end
$var wire 1 \ inc|comb_12|add47|c0~0_combout $end
$var wire 1 ] dec|dec|sub_out|add47|c0~0_combout $end
$var wire 1 ^ out~3_combout $end
$var wire 1 _ out~9_combout $end
$var wire 1 ` a[7]~input_o $end
$var wire 1 a b[7]~input_o $end
$var wire 1 b exor_gate|x47|x3~combout $end
$var wire 1 c sub|sub_out|add47|c2~0_combout $end
$var wire 1 d sub|sub_out|add47|c0~combout $end
$var wire 1 e sub|sub_out|add47|c2~1_combout $end
$var wire 1 f add|add47|c0~combout $end
$var wire 1 g add|add47|c2~1_combout $end
$var wire 1 h add|add47|c2~0_combout $end
$var wire 1 i out~4_combout $end
$var wire 1 j out~5_combout $end
$var wire 1 k inc|comb_12|add47|cout~0_combout $end
$var wire 1 l add|add47|cout~0_combout $end
$var wire 1 m dec|dec|sub_out|add47|cout~0_combout $end
$var wire 1 n sub|sub_out|add47|cout~0_combout $end
$var wire 1 o Mux1~0_combout $end
$var wire 1 p cout$latch~combout $end
$var wire 1 q add|add03|s [3] $end
$var wire 1 r add|add03|s [2] $end
$var wire 1 s add|add03|s [1] $end
$var wire 1 t add|add03|s [0] $end
$var wire 1 u sub|sub_out|add03|s [3] $end
$var wire 1 v sub|sub_out|add03|s [2] $end
$var wire 1 w sub|sub_out|add03|s [1] $end
$var wire 1 x sub|sub_out|add03|s [0] $end
$var wire 1 y dec|dec|sub_out|add03|s [3] $end
$var wire 1 z dec|dec|sub_out|add03|s [2] $end
$var wire 1 { dec|dec|sub_out|add03|s [1] $end
$var wire 1 | dec|dec|sub_out|add03|s [0] $end
$var wire 1 } inc|comb_12|add03|s [3] $end
$var wire 1 ~ inc|comb_12|add03|s [2] $end
$var wire 1 !! inc|comb_12|add03|s [1] $end
$var wire 1 "! inc|comb_12|add03|s [0] $end
$var wire 1 #! dec|dec|sub_out|add47|s [3] $end
$var wire 1 $! dec|dec|sub_out|add47|s [2] $end
$var wire 1 %! dec|dec|sub_out|add47|s [1] $end
$var wire 1 &! dec|dec|sub_out|add47|s [0] $end
$var wire 1 '! inc|comb_12|add47|s [3] $end
$var wire 1 (! inc|comb_12|add47|s [2] $end
$var wire 1 )! inc|comb_12|add47|s [1] $end
$var wire 1 *! inc|comb_12|add47|s [0] $end
$var wire 1 +! sub|sub_out|add47|s [3] $end
$var wire 1 ,! sub|sub_out|add47|s [2] $end
$var wire 1 -! sub|sub_out|add47|s [1] $end
$var wire 1 .! sub|sub_out|add47|s [0] $end
$var wire 1 /! add|add47|s [3] $end
$var wire 1 0! add|add47|s [2] $end
$var wire 1 1! add|add47|s [1] $end
$var wire 1 2! add|add47|s [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
1#
b0 $
0%
0-
0,
0+
0*
0)
0(
0'
0&
0.
1/
x0
11
12
13
14
05
06
07
08
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
1C
0D
0E
0F
0G
0H
1I
1J
0K
0L
0M
0N
0O
1P
0Q
0R
0S
0T
1U
0V
0W
0X
1Y
0Z
1[
0\
1]
1^
0_
0`
0a
0b
1c
1d
0e
1f
0g
0h
1i
0j
0k
1l
1m
0n
0o
0p
zt
zs
0r
0q
zx
zw
1v
zu
z|
z{
zz
0y
z"!
z!!
z~
0}
0&!
0%!
0$!
0#!
0*!
0)!
0(!
0'!
1.!
1-!
1,!
1+!
02!
01!
00!
0/!
$end
#160000
b10000000 !
b11000000 !
b11100000 !
b11110000 !
b11111000 !
b11111100 !
b11111110 !
b11111111 !
b10000000 "
b11000000 "
b11100000 "
b11110000 "
b11111000 "
b11111100 "
b11111110 "
b11111111 "
b1000 $
b1100 $
b1110 $
b1111 $
16
1;
18
17
1:
1=
1B
1E
1M
1S
1W
1a
19
1>
1A
1F
1L
1R
1X
1`
0m
0l
1'!
1g
1(!
10!
0f
0]
1\
11!
1O
1q
0C
1r
0i
0^
0U
0P
0J
1j
1_
1V
1Q
1K
1D
1@
1,
1+
1*
1)
1(
1'
1&
1C
1J
0Y
12!
1U
1k
0'!
0(!
1/!
1^
1o
0K
0Q
0V
0_
0j
0D
0+
0&
0'
0(
0)
0*
1i
1P
1p
1_
1V
1K
1D
1+
1*
1(
1'
1%
1Q
1j
1&
1)
#500000
b1111111 !
b111111 !
b11111 !
b1111 !
b111 !
b11 !
b1 !
b0 !
b1111111 "
b111111 "
b11111 "
b1111 "
b111 "
b11 "
b1 "
b0 "
b111 $
b11 $
b1 $
b0 $
06
0;
08
07
0:
0=
0B
0E
0M
0S
0W
0a
09
0>
0A
0F
0L
0R
0X
0`
1l
0k
1#!
0g
1$!
00!
1f
1]
0\
01!
0O
0q
0r
0j
0_
0V
0Q
0K
0D
0@
0p
0%
0,
0+
0*
0)
0(
0'
0&
1Y
02!
1m
0#!
0$!
0/!
0^
0i
1i
1^
0o
#1000000
