; Register constraints (not finalised)
; A -- accumulator reg (also allow XA for [P]SImode)
; x -- X reg
; y -- Y reg
; d -- index regs
; r -- general regs
; D -- direct reg
; S -- stack reg

; Status bit 4 is index register size select, 1: 8-bit, 0: 16-bit.
; Status bit 5 is accumulator/memory size select, 1: 8-bit, 0: 16-bit.

(include "constraints.md")

(define_insn "movhi"
  [(set (match_operand:HI 0 "nonimmediate_operand"
	  "=A,x,y,A,A,x,x,y,y,A,x,y,m,m,m")
	(match_operand:HI 1 "general_operand"
	  " J,J,J,x,y,A,y,x,A,m,m,m,A,x,y"))]
  ""
  "@
  lda #%1
  ldx #%1
  ldy #%1
  txa
  tya
  tax
  tyx
  txy
  tay
  lda %1
  ldx %1
  ldy %1
  sta %0
  stx %0
  sty %0")

(define_insn "movqi"
  [(set (match_operand:QI 0 "nonimmediate_operand"
	  "=A,x,y,A,A,x,x,y,y,A,x,y,m,m,m")
	(match_operand:QI 1 "general_operand"
	  " I,I,I,x,y,A,y,x,A,m,m,m,A,x,y"))]
  ""
  "@
  sep #32\;lda #%1\;rep #32
  sep #16\;ldx #%1\;rep #16
  sep #16\;ldy #%1\;rep #16
  txa\;and #$00ff
  tya\;and #$00ff
  tax
  tyx
  txy
  tay
  sep #32\;lda %1\;rep #32
  sep #16\;ldx %1\;rep #16
  sep #16\;ldy %1\;rep #16
  sep #32\;sta %1\;rep #32
  sep #16\;stx %1\;rep #16
  sep #16\;sty %1\;rep #16")

(define_insn "pushhi1"
  [(set (mem:HI (post_dec (reg:HI 4)))
	(match_operand:HI 0 "general_operand" "A,x,y,D,J"))]
  ""
  "@
  pha
  phx
  phy
  phd
  pea %0")

(define_insn "pophi1"
  [(set (match_operand:HI 0 "nonimmediate_operand" "=A,x,y,D")
	(mem:HI (pre_inc (reg:HI 4))))]
  ""
  "@
  pla
  plx
  ply
  pld")

(define_insn "addhi3"
  [(set (match_operand:HI 0 "register_operand"		"=A")
	(plus:HI (match_operand:HI 1 "register_operand"	"%0")
		 (match_operand:HI 2 "memory_operand"	" m")))]
  ""
  "clc\;adc %2")

(define_insn "subhi3"
  [(set (match_operand:HI 0 "register_operand"		 "=A")
	(minus:HI (match_operand:HI 1 "register_operand" " 0")
		  (match_operand:HI 2 "memory_operand"	 " m")))]
  ""
  "sec\;sbc %2")

(define_insn "andhi3"
  [(set (match_operand:HI 0 "register_operand"		"=A")
	(and:HI (match_operand:HI 1 "register_operand"	" 0")
		(match_operand:HI 2 "memory_operand"	" m")))]
  ""
  "and %2")

(define_insn "iorhi3"
  [(set (match_operand:HI 0 "register_operand"		"=A")
	(ior:HI (match_operand:HI 1 "register_operand"	" 0")
		(match_operand:HI 2 "memory_operand"	" m")))]
  ""
  "ora %2")

(define_insn "xorhi3"
  [(set (match_operand:HI 0 "register_operand"		"=A")
	(xor:HI (match_operand:HI 1 "register_operand"	" 0")
		(match_operand:HI 2 "memory_operand"	" m")))]
  ""
  "eor %2")

(define_insn "ashlhi3"
  [(set (match_operand:HI 0 "register_operand"		  "=A")
	(ashift:HI (match_operand:HI 1 "register_operand" " 0")
		   (const_int 1)))]
  ""
  "asl")

(define_insn "lshrhi3"
  [(set (match_operand:HI 0 "register_operand"		    "=A")
	(ashiftrt:HI (match_operand:HI 1 "register_operand" " 0")
		     (const_int 1)))]
  ""
  "lsr")

(define_insn "one_cmplhi2"
  [(set (match_operand:HI 0 "register_operand"		  "=A")
	(match_operand:HI 1 "register_operand"		  " 0"))]
  ""
  "eor #$ffff")

(define_insn "indirect_jump"
  [(set (pc)
	(match_operand:HI 0 "general_operand" "A,U"))]
  ""
  "@
  sep #16\;phx\;rep #16\;pha\;rtl
  jmp [%0]")

(define_insn "jump"
  [(set (pc)
	(label_ref (match_operand 0 "" "")))]
  ""
  "jmp %0")

(define_insn "cbranchqi4"
  [(set (pc) (if_then_else
	       (match_operator 0 "comparison_operator"
		 [(match_operand:QI 1 "register_operand"	"")
		  (match_operand:QI 2 "immediate_operand"	"")])
	       (label_ref (match_operand 3 "" ""))
	       (pc)))]
  "1"
  "cmp foo\;bxx %3")

(define_insn "nop"
  [(const_int 0)]
  ""
  "nop")
