// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Topo2A_AD_proj_linear_ap_fixed_22_3_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_rst
);


output   ap_ready;
input  [21:0] data_0_val;
input  [21:0] data_1_val;
input  [21:0] data_2_val;
input  [21:0] data_3_val;
input  [21:0] data_4_val;
input  [21:0] data_5_val;
input  [21:0] data_6_val;
input  [21:0] data_7_val;
input  [21:0] data_8_val;
input  [21:0] data_9_val;
input  [21:0] data_10_val;
input  [21:0] data_11_val;
input  [21:0] data_12_val;
input  [21:0] data_13_val;
input  [21:0] data_14_val;
input  [21:0] data_15_val;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
input   ap_rst;

wire   [12:0] trunc_ln_fu_146_p4;
wire   [12:0] trunc_ln32_s_fu_160_p4;
wire   [12:0] trunc_ln32_32_fu_174_p4;
wire   [12:0] trunc_ln32_33_fu_188_p4;
wire   [12:0] trunc_ln32_34_fu_202_p4;
wire   [12:0] trunc_ln32_35_fu_216_p4;
wire   [12:0] trunc_ln32_36_fu_230_p4;
wire   [12:0] trunc_ln32_37_fu_244_p4;
wire   [12:0] trunc_ln32_38_fu_258_p4;
wire   [12:0] trunc_ln32_39_fu_272_p4;
wire   [12:0] trunc_ln32_40_fu_286_p4;
wire   [12:0] trunc_ln32_41_fu_300_p4;
wire   [12:0] trunc_ln32_42_fu_314_p4;
wire   [12:0] trunc_ln32_43_fu_328_p4;
wire   [12:0] trunc_ln32_44_fu_342_p4;
wire   [12:0] trunc_ln32_45_fu_356_p4;
wire  signed [15:0] sext_ln32_fu_156_p1;
wire  signed [15:0] sext_ln32_3_fu_170_p1;
wire  signed [15:0] sext_ln32_4_fu_184_p1;
wire  signed [15:0] sext_ln32_5_fu_198_p1;
wire  signed [15:0] sext_ln32_6_fu_212_p1;
wire  signed [15:0] sext_ln32_7_fu_226_p1;
wire  signed [15:0] sext_ln32_8_fu_240_p1;
wire  signed [15:0] sext_ln32_9_fu_254_p1;
wire  signed [15:0] sext_ln32_10_fu_268_p1;
wire  signed [15:0] sext_ln32_11_fu_282_p1;
wire  signed [15:0] sext_ln32_12_fu_296_p1;
wire  signed [15:0] sext_ln32_13_fu_310_p1;
wire  signed [15:0] sext_ln32_14_fu_324_p1;
wire  signed [15:0] sext_ln32_15_fu_338_p1;
wire  signed [15:0] sext_ln32_16_fu_352_p1;
wire  signed [15:0] sext_ln32_17_fu_366_p1;

assign ap_ready = 1'b1;

assign sext_ln32_10_fu_268_p1 = $signed(trunc_ln32_38_fu_258_p4);

assign sext_ln32_11_fu_282_p1 = $signed(trunc_ln32_39_fu_272_p4);

assign sext_ln32_12_fu_296_p1 = $signed(trunc_ln32_40_fu_286_p4);

assign sext_ln32_13_fu_310_p1 = $signed(trunc_ln32_41_fu_300_p4);

assign sext_ln32_14_fu_324_p1 = $signed(trunc_ln32_42_fu_314_p4);

assign sext_ln32_15_fu_338_p1 = $signed(trunc_ln32_43_fu_328_p4);

assign sext_ln32_16_fu_352_p1 = $signed(trunc_ln32_44_fu_342_p4);

assign sext_ln32_17_fu_366_p1 = $signed(trunc_ln32_45_fu_356_p4);

assign sext_ln32_3_fu_170_p1 = $signed(trunc_ln32_s_fu_160_p4);

assign sext_ln32_4_fu_184_p1 = $signed(trunc_ln32_32_fu_174_p4);

assign sext_ln32_5_fu_198_p1 = $signed(trunc_ln32_33_fu_188_p4);

assign sext_ln32_6_fu_212_p1 = $signed(trunc_ln32_34_fu_202_p4);

assign sext_ln32_7_fu_226_p1 = $signed(trunc_ln32_35_fu_216_p4);

assign sext_ln32_8_fu_240_p1 = $signed(trunc_ln32_36_fu_230_p4);

assign sext_ln32_9_fu_254_p1 = $signed(trunc_ln32_37_fu_244_p4);

assign sext_ln32_fu_156_p1 = $signed(trunc_ln_fu_146_p4);

assign trunc_ln32_32_fu_174_p4 = {{data_2_val[21:9]}};

assign trunc_ln32_33_fu_188_p4 = {{data_3_val[21:9]}};

assign trunc_ln32_34_fu_202_p4 = {{data_4_val[21:9]}};

assign trunc_ln32_35_fu_216_p4 = {{data_5_val[21:9]}};

assign trunc_ln32_36_fu_230_p4 = {{data_6_val[21:9]}};

assign trunc_ln32_37_fu_244_p4 = {{data_7_val[21:9]}};

assign trunc_ln32_38_fu_258_p4 = {{data_8_val[21:9]}};

assign trunc_ln32_39_fu_272_p4 = {{data_9_val[21:9]}};

assign trunc_ln32_40_fu_286_p4 = {{data_10_val[21:9]}};

assign trunc_ln32_41_fu_300_p4 = {{data_11_val[21:9]}};

assign trunc_ln32_42_fu_314_p4 = {{data_12_val[21:9]}};

assign trunc_ln32_43_fu_328_p4 = {{data_13_val[21:9]}};

assign trunc_ln32_44_fu_342_p4 = {{data_14_val[21:9]}};

assign trunc_ln32_45_fu_356_p4 = {{data_15_val[21:9]}};

assign trunc_ln32_s_fu_160_p4 = {{data_1_val[21:9]}};

assign trunc_ln_fu_146_p4 = {{data_0_val[21:9]}};

assign ap_return_0 = sext_ln32_fu_156_p1;

assign ap_return_1 = sext_ln32_3_fu_170_p1;

assign ap_return_10 = sext_ln32_12_fu_296_p1;

assign ap_return_11 = sext_ln32_13_fu_310_p1;

assign ap_return_12 = sext_ln32_14_fu_324_p1;

assign ap_return_13 = sext_ln32_15_fu_338_p1;

assign ap_return_14 = sext_ln32_16_fu_352_p1;

assign ap_return_15 = sext_ln32_17_fu_366_p1;

assign ap_return_2 = sext_ln32_4_fu_184_p1;

assign ap_return_3 = sext_ln32_5_fu_198_p1;

assign ap_return_4 = sext_ln32_6_fu_212_p1;

assign ap_return_5 = sext_ln32_7_fu_226_p1;

assign ap_return_6 = sext_ln32_8_fu_240_p1;

assign ap_return_7 = sext_ln32_9_fu_254_p1;

assign ap_return_8 = sext_ln32_10_fu_268_p1;

assign ap_return_9 = sext_ln32_11_fu_282_p1;

endmodule //Topo2A_AD_proj_linear_ap_fixed_22_3_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s
