============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 30 2020  02:27:08 pm
  Module:                 comp_pulse
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5509 ps) Late External Delay Assertion at pin prob[0]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     391                  
             Slack:=    5509                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_36_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  y_pulse        (u)     -       R     (arrival)              2  2.0     0     0    2000    (-,-) 
  g981/z         (u)     in_1->z F     unmapped_complex2      3  3.0     0    87    2087    (-,-) 
  g975/z         (u)     in_1->z F     unmapped_complex2      8  8.0     0   118    2206    (-,-) 
  g960/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    68    2274    (-,-) 
  g951/z         (u)     in_1->z R     unmapped_nand2         1  1.0     0    68    2343    (-,-) 
  g922/z         (u)     in_0->z R     unmapped_or2           1  1.6     0    49    2391    (-,-) 
  prob[0]        -       -       R     (port)                 -    -     -     0    2391    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (5509 ps) Late External Delay Assertion at pin prob[1]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     391                  
             Slack:=    5509                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_35_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  y_pulse        (u)     -       R     (arrival)              2  2.0     0     0    2000    (-,-) 
  g981/z         (u)     in_1->z F     unmapped_complex2      3  3.0     0    87    2087    (-,-) 
  g975/z         (u)     in_1->z F     unmapped_complex2      8  8.0     0   118    2206    (-,-) 
  g962/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    68    2274    (-,-) 
  g932/z         (u)     in_1->z R     unmapped_nand2         1  1.0     0    68    2343    (-,-) 
  g918/z         (u)     in_0->z R     unmapped_or2           1  1.6     0    49    2391    (-,-) 
  prob[1]        -       -       R     (port)                 -    -     -     0    2391    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (5509 ps) Late External Delay Assertion at pin prob[2]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     391                  
             Slack:=    5509                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_34_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  y_pulse        (u)     -       R     (arrival)              2  2.0     0     0    2000    (-,-) 
  g981/z         (u)     in_1->z F     unmapped_complex2      3  3.0     0    87    2087    (-,-) 
  g975/z         (u)     in_1->z F     unmapped_complex2      8  8.0     0   118    2206    (-,-) 
  g963/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    68    2274    (-,-) 
  g931/z         (u)     in_1->z R     unmapped_nand2         1  1.0     0    68    2343    (-,-) 
  g921/z         (u)     in_0->z R     unmapped_or2           1  1.6     0    49    2391    (-,-) 
  prob[2]        -       -       R     (port)                 -    -     -     0    2391    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (5509 ps) Late External Delay Assertion at pin prob[3]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     391                  
             Slack:=    5509                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_33_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  y_pulse        (u)     -       R     (arrival)              2  2.0     0     0    2000    (-,-) 
  g981/z         (u)     in_1->z F     unmapped_complex2      3  3.0     0    87    2087    (-,-) 
  g975/z         (u)     in_1->z F     unmapped_complex2      8  8.0     0   118    2206    (-,-) 
  g957/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    68    2274    (-,-) 
  g943/z         (u)     in_1->z R     unmapped_nand2         1  1.0     0    68    2343    (-,-) 
  g917/z         (u)     in_0->z R     unmapped_or2           1  1.6     0    49    2391    (-,-) 
  prob[3]        -       -       R     (port)                 -    -     -     0    2391    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (5509 ps) Late External Delay Assertion at pin prob[4]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     391                  
             Slack:=    5509                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_32_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  y_pulse        (u)     -       R     (arrival)              2  2.0     0     0    2000    (-,-) 
  g981/z         (u)     in_1->z F     unmapped_complex2      3  3.0     0    87    2087    (-,-) 
  g975/z         (u)     in_1->z F     unmapped_complex2      8  8.0     0   118    2206    (-,-) 
  g958/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    68    2274    (-,-) 
  g944/z         (u)     in_1->z R     unmapped_nand2         1  1.0     0    68    2343    (-,-) 
  g916/z         (u)     in_0->z R     unmapped_or2           1  1.6     0    49    2391    (-,-) 
  prob[4]        -       -       R     (port)                 -    -     -     0    2391    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (5509 ps) Late External Delay Assertion at pin prob[5]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     391                  
             Slack:=    5509                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_31_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  y_pulse        (u)     -       R     (arrival)              2  2.0     0     0    2000    (-,-) 
  g981/z         (u)     in_1->z F     unmapped_complex2      3  3.0     0    87    2087    (-,-) 
  g975/z         (u)     in_1->z F     unmapped_complex2      8  8.0     0   118    2206    (-,-) 
  g968/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    68    2274    (-,-) 
  g942/z         (u)     in_1->z R     unmapped_nand2         1  1.0     0    68    2343    (-,-) 
  g919/z         (u)     in_0->z R     unmapped_or2           1  1.6     0    49    2391    (-,-) 
  prob[5]        -       -       R     (port)                 -    -     -     0    2391    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (5509 ps) Late External Delay Assertion at pin prob[6]
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) prob[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     391                  
             Slack:=    5509                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1 
  output_delay             2000            chip.sdc_line_8     

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  y_pulse        (u)     -       R     (arrival)              2  2.0     0     0    2000    (-,-) 
  g981/z         (u)     in_1->z F     unmapped_complex2      3  3.0     0    87    2087    (-,-) 
  g975/z         (u)     in_1->z F     unmapped_complex2      8  8.0     0   118    2206    (-,-) 
  g966/z         (u)     in_0->z F     unmapped_complex2      1  1.0     0    68    2274    (-,-) 
  g949/z         (u)     in_1->z R     unmapped_nand2         1  1.0     0    68    2343    (-,-) 
  g920/z         (u)     in_0->z R     unmapped_or2           1  1.6     0    49    2391    (-,-) 
  prob[6]        -       -       R     (port)                 -    -     -     0    2391    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (5645 ps) Late External Delay Assertion at pin inc
          Group: I2O
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) inc
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     255                  
             Slack:=    5645                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1  
  output_delay             2000            chip.sdc_line_8_37_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  y_pulse        (u)     -       R     (arrival)              2  2.0     0     0    2000    (-,-) 
  g981/z         (u)     in_1->z F     unmapped_complex2      3  3.0     0    87    2087    (-,-) 
  g975/z         (u)     in_1->z F     unmapped_complex2      8  8.0     0   118    2206    (-,-) 
  g967/z         (u)     in_0->z R     unmapped_nand2         1  1.6     0    49    2255    (-,-) 
  inc            -       -       R     (port)                 -    -     -     0    2255    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (7489 ps) Setup Check with Pin reg_state/q_reg[0]/clk->d
          Group: I2C
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) reg_state/q_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     292                  
             Slack:=    7489                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  y_pulse              (u)     -       R     (arrival)              2  2.0     0     0    2000    (-,-) 
  g981/z               (u)     in_1->z F     unmapped_complex2      3  3.0     0    87    2087    (-,-) 
  g973/z               (u)     in_0->z R     unmapped_complex2      1  1.0     0    68    2156    (-,-) 
  g965/z               (u)     in_0->z F     unmapped_nand2         1  1.0     0    68    2224    (-,-) 
  g936/z               (u)     in_1->z R     unmapped_nand2         1  1.0     0    68    2292    (-,-) 
  reg_state/q_reg[0]/d -       -       R     unmapped_d_flop        1    -     -     0    2292    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (7557 ps) Setup Check with Pin reg_state/q_reg[1]/clk->d
          Group: I2C
     Startpoint: (R) y_pulse
          Clock: (R) clk
       Endpoint: (R) reg_state/q_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     224                  
             Slack:=    7557                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#-------------------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  y_pulse              (u)     -       R     (arrival)              2  2.0     0     0    2000    (-,-) 
  g981/z               (u)     in_1->z F     unmapped_complex2      3  3.0     0    87    2087    (-,-) 
  g976/z               (u)     in_1->z R     unmapped_nand2         1  1.0     0    68    2156    (-,-) 
  g969/z               (u)     in_1->z R     unmapped_complex2      1  1.0     0    68    2224    (-,-) 
  reg_state/q_reg[1]/d -       -       R     unmapped_d_flop        1    -     -     0    2224    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

