0.6
2019.1
May 24 2019
14:51:52
/home/it/01design/01Design_repo/Task3_FA/Task3_FA.sim/sim_1/behav/xsim/glbl.v,1731357735,verilog,,,,glbl,,,,,,,,
/home/it/01design/01Design_repo/Task3_FA/Task3_FA.srcs/sim_1/new/test_FA.sv,1732037854,systemVerilog,,,,test_FA,,,,,,,,
/home/it/01design/01Design_repo/Task3_FA/Task3_FA.srcs/sources_1/new/HA1.sv,1731357735,systemVerilog,,/home/it/01design/01Design_repo/Task3_FA/Task3_FA.srcs/sources_1/new/HA2.sv,,HA,,,,,,,,
/home/it/01design/01Design_repo/Task3_FA/Task3_FA.srcs/sources_1/new/HA2.sv,1732037469,systemVerilog,,/home/it/01design/01Design_repo/Task3_FA/Task3_FA.srcs/sim_1/new/test_FA.sv,,FA,,,,,,,,
