<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="fifo_161/sim/fifo_8x512_dis_fifo_161_niqd2pa.v"
   type="VERILOG"
   library="fifo_8x512_dis_fifo_161" />
 <file
   path="sim/fifo_8x512_dis.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="fifo_8x512_dis" />
 <deviceFamily name="arria10" />
</simPackage>
