SCHM0102

HEADER
{
 FREEID 295
 VARIABLES
 {
  #ARCHITECTURE="structural"
  #BLOCKTABLE_FILE="#HDL2DIAGRAM.bde"
  #ENTITY="Is_Car_and_Errors"
  #LANGUAGE="VHDL"
  AUTHOR="Microsoft"
  COMPANY="Microsoft"
  CREATIONDATE="20.05.2020"
  SOURCE="C:\\Users\\Endre\\Desktop\\Automatica si Calculatoare\\Proiectarea Sistemelor Numerice (PSN)\\Gabos Endre Workspace\\Gabos_Endre\\Proiect_B8_Parcare\\src\\Is_Car_and_Errors.vhd"
 }
 SYMBOL "Proiect_B8_Parcare" "NU" "NU"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1589841354"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,26,25,58)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (135,26,135,58)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="a"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="b"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "Proiect_B8_Parcare" "SAU_5" "SAU_5"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1589922592"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,240)
    FREEID 14
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,26,25,58)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (135,26,135,58)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,66,25,98)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,106,25,138)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,146,25,178)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,186,25,218)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="a"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="y"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="b"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="c"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="d"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="e"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "Proiect_B8_Parcare" "SI_2" "SI_2"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1589841354"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,26,25,58)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (135,26,135,58)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,66,25,98)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="a"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="y"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="b"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2472,2360)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  VHDLDESIGNUNITHDR  1, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.STD_LOGIC_1164.ALL;"
   RECT (220,260,699,439)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  2, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="SI_2"
    #LIBRARY="Proiect_B8_Parcare"
    #REFERENCE="A"
    #SYMBOL="SI_2"
   }
   COORD (1800,1200)
   VERTEXES ( (4,96), (6,155), (2,159) )
  }
  INSTANCE  3, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="A_CAR"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (1040,960)
   VERTEXES ( (2,179) )
  }
  INSTANCE  4, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="SI_2"
    #LIBRARY="Proiect_B8_Parcare"
    #REFERENCE="ERR_A"
    #SYMBOL="SI_2"
   }
   COORD (1440,820)
   VERTEXES ( (4,163), (6,183), (2,187) )
  }
  INSTANCE  5, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="A_Prim"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (1040,860)
   VERTEXES ( (2,227) )
  }
  INSTANCE  6, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="NU"
    #LIBRARY="Proiect_B8_Parcare"
    #REFERENCE="NOT_4"
    #SYMBOL="NU"
   }
   COORD (1180,820)
   VERTEXES ( (4,188), (2,231) )
  }
  INSTANCE  7, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="SI_2"
    #LIBRARY="Proiect_B8_Parcare"
    #REFERENCE="B"
    #SYMBOL="SI_2"
   }
   COORD (1800,1480)
   VERTEXES ( (4,103), (6,123), (2,127) )
  }
  INSTANCE  8, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="B_CAR"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (1040,1140)
   VERTEXES ( (2,219) )
  }
  INSTANCE  9, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="SI_2"
    #LIBRARY="Proiect_B8_Parcare"
    #REFERENCE="ERR_B"
    #SYMBOL="SI_2"
   }
   COORD (1440,460)
   VERTEXES ( (4,131), (2,191), (6,223) )
  }
  INSTANCE  10, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="B_Prim"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (1040,500)
   VERTEXES ( (2,243) )
  }
  INSTANCE  11, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="NU"
    #LIBRARY="Proiect_B8_Parcare"
    #REFERENCE="NOT_2"
    #SYMBOL="NU"
   }
   COORD (1180,460)
   VERTEXES ( (4,192), (2,247) )
  }
  INSTANCE  12, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="SI_2"
    #LIBRARY="Proiect_B8_Parcare"
    #REFERENCE="C"
    #SYMBOL="SI_2"
   }
   COORD (1800,1340)
   VERTEXES ( (4,100), (6,139), (2,143) )
  }
  INSTANCE  13, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="C_CAR"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (1040,1080)
   VERTEXES ( (2,211) )
  }
  INSTANCE  14, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="SI_2"
    #LIBRARY="Proiect_B8_Parcare"
    #REFERENCE="ERR_C"
    #SYMBOL="SI_2"
   }
   COORD (1440,640)
   VERTEXES ( (4,147), (2,196), (6,215) )
  }
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="C_Prim"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (1040,680)
   VERTEXES ( (2,235) )
  }
  INSTANCE  16, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="NU"
    #LIBRARY="Proiect_B8_Parcare"
    #REFERENCE="NOT_3"
    #SYMBOL="NU"
   }
   COORD (1180,640)
   VERTEXES ( (4,195), (2,239) )
  }
  INSTANCE  17, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="SI_2"
    #LIBRARY="Proiect_B8_Parcare"
    #REFERENCE="D"
    #SYMBOL="SI_2"
   }
   COORD (1800,1620)
   VERTEXES ( (4,107), (6,111), (2,115) )
  }
  INSTANCE  18, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="D_CAR"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (1040,1020)
   VERTEXES ( (2,207) )
  }
  INSTANCE  19, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="SI_2"
    #LIBRARY="Proiect_B8_Parcare"
    #REFERENCE="ERR_D"
    #SYMBOL="SI_2"
   }
   COORD (1440,280)
   VERTEXES ( (4,119), (2,200), (6,203) )
  }
  INSTANCE  20, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="D_Prim"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (1040,320)
   VERTEXES ( (2,255) )
  }
  INSTANCE  21, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="NU"
    #LIBRARY="Proiect_B8_Parcare"
    #REFERENCE="NOT_1"
    #SYMBOL="NU"
   }
   COORD (1180,280)
   VERTEXES ( (4,199), (2,251) )
  }
  INSTANCE  22, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="SAU_5"
    #LIBRARY="Proiect_B8_Parcare"
    #REFERENCE="SAU_ERR"
    #SYMBOL="SAU_5"
   }
   COORD (1800,240)
   VERTEXES ( (4,92), (6,120), (8,135), (10,151), (12,167), (2,175) )
  }
  INSTANCE  23, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="ERR_COUNTER"
    #SYMBOL="Input"
    #VHDL_TYPE="std_logic"
   }
   COORD (1440,1000)
   VERTEXES ( (2,171) )
  }
  INSTANCE  24, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="ERROR"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (2000,280)
   VERTEXES ( (2,91) )
  }
  INSTANCE  25, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="IN_A"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (2000,1240)
   VERTEXES ( (2,95) )
  }
  INSTANCE  26, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="IN_C"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (2000,1380)
   VERTEXES ( (2,99) )
  }
  INSTANCE  27, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="OUT_B"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (2000,1520)
   VERTEXES ( (2,104) )
  }
  INSTANCE  28, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #REFERENCE="OUT_D"
    #SYMBOL="Output"
    #VHDL_TYPE="std_logic"
   }
   COORD (2000,1660)
   VERTEXES ( (2,108) )
  }
  TEXT  29, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1800,1200,1800,1200)
   ALIGN 8
   PARENT 2
  }
  TEXT  30, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1800,1320,1800,1320)
   PARENT 2
  }
  TEXT  31, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (988,960,988,960)
   ALIGN 6
   PARENT 3
  }
  TEXT  32, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1440,820,1440,820)
   ALIGN 8
   PARENT 4
  }
  TEXT  33, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1440,940,1440,940)
   PARENT 4
  }
  TEXT  34, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (988,860,988,860)
   ALIGN 6
   PARENT 5
  }
  TEXT  35, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1180,820,1180,820)
   ALIGN 8
   PARENT 6
  }
  TEXT  36, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1180,900,1180,900)
   PARENT 6
  }
  TEXT  37, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1800,1480,1800,1480)
   ALIGN 8
   PARENT 7
  }
  TEXT  38, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1800,1600,1800,1600)
   PARENT 7
  }
  TEXT  39, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (988,1140,988,1140)
   ALIGN 6
   PARENT 8
  }
  TEXT  40, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1440,460,1440,460)
   ALIGN 8
   PARENT 9
  }
  TEXT  41, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1440,580,1440,580)
   PARENT 9
  }
  TEXT  42, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (988,500,988,500)
   ALIGN 6
   PARENT 10
  }
  TEXT  43, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1180,460,1180,460)
   ALIGN 8
   PARENT 11
  }
  TEXT  44, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1180,540,1180,540)
   PARENT 11
  }
  TEXT  45, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1800,1340,1800,1340)
   ALIGN 8
   PARENT 12
  }
  TEXT  46, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1800,1460,1800,1460)
   PARENT 12
  }
  TEXT  47, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (988,1080,988,1080)
   ALIGN 6
   PARENT 13
  }
  TEXT  48, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1440,640,1440,640)
   ALIGN 8
   PARENT 14
  }
  TEXT  49, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1440,760,1440,760)
   PARENT 14
  }
  TEXT  50, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (988,680,988,680)
   ALIGN 6
   PARENT 15
  }
  TEXT  51, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1180,640,1180,640)
   ALIGN 8
   PARENT 16
  }
  TEXT  52, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1180,720,1180,720)
   PARENT 16
  }
  TEXT  53, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1800,1620,1800,1620)
   ALIGN 8
   PARENT 17
  }
  TEXT  54, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1800,1740,1800,1740)
   PARENT 17
  }
  TEXT  55, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (988,1020,988,1020)
   ALIGN 6
   PARENT 18
  }
  TEXT  56, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1440,280,1440,280)
   ALIGN 8
   PARENT 19
  }
  TEXT  57, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1440,400,1440,400)
   PARENT 19
  }
  TEXT  58, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (988,320,988,320)
   ALIGN 6
   PARENT 20
  }
  TEXT  59, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1180,280,1180,280)
   ALIGN 8
   PARENT 21
  }
  TEXT  60, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1180,360,1180,360)
   PARENT 21
  }
  TEXT  61, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1800,240,1800,240)
   ALIGN 8
   PARENT 22
  }
  TEXT  62, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1800,480,1800,480)
   PARENT 22
  }
  TEXT  63, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1388,1000,1388,1000)
   ALIGN 6
   PARENT 23
  }
  TEXT  64, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2052,280,2052,280)
   ALIGN 4
   PARENT 24
  }
  TEXT  65, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2052,1240,2052,1240)
   ALIGN 4
   PARENT 25
  }
  TEXT  66, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2052,1380,2052,1380)
   ALIGN 4
   PARENT 26
  }
  TEXT  67, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2052,1520,2052,1520)
   ALIGN 4
   PARENT 27
  }
  TEXT  68, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2052,1660,2052,1660)
   ALIGN 4
   PARENT 28
  }
  NET WIRE  69, 0, 0
  {
   VARIABLES
   {
    #NAME="OUT_D"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  70, 0, 0
  {
   VARIABLES
   {
    #NAME="OUT_B"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  71, 0, 0
  {
   VARIABLES
   {
    #NAME="Not_D_Prim"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  72, 0, 0
  {
   VARIABLES
   {
    #NAME="Not_C_Prim"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  73, 0, 0
  {
   VARIABLES
   {
    #NAME="Not_B_Prim"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  74, 0, 0
  {
   VARIABLES
   {
    #NAME="Not_A_Prim"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  75, 0, 0
  {
   VARIABLES
   {
    #NAME="IN_C"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  76, 0, 0
  {
   VARIABLES
   {
    #NAME="IN_A"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  77, 0, 0
  {
   VARIABLES
   {
    #NAME="ERROR_D"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  78, 0, 0
  {
   VARIABLES
   {
    #NAME="ERROR_C"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  79, 0, 0
  {
   VARIABLES
   {
    #NAME="ERROR_B"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  80, 0, 0
  {
   VARIABLES
   {
    #NAME="ERROR_A"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  81, 0, 0
  {
   VARIABLES
   {
    #NAME="ERROR"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  82, 0, 0
  {
   VARIABLES
   {
    #NAME="ERR_COUNTER"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  83, 0, 0
  {
   VARIABLES
   {
    #NAME="D_Prim"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  84, 0, 0
  {
   VARIABLES
   {
    #NAME="D_CAR"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  85, 0, 0
  {
   VARIABLES
   {
    #NAME="C_Prim"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  86, 0, 0
  {
   VARIABLES
   {
    #NAME="C_CAR"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  87, 0, 0
  {
   VARIABLES
   {
    #NAME="B_Prim"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  88, 0, 0
  {
   VARIABLES
   {
    #NAME="B_CAR"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  89, 0, 0
  {
   VARIABLES
   {
    #NAME="A_Prim"
    #VHDL_TYPE="std_logic"
   }
  }
  NET WIRE  90, 0, 0
  {
   VARIABLES
   {
    #NAME="A_CAR"
    #VHDL_TYPE="std_logic"
   }
  }
  VTX  91, 0, 0
  {
   COORD (2000,280)
  }
  VTX  92, 0, 0
  {
   COORD (1960,280)
  }
  WIRE  93, 0, 0
  {
   NET 81
   VTX 91, 92
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  94, 0, 1
  {
   TEXT "$#NAME"
   RECT (1980,280,1980,280)
   ALIGN 9
   PARENT 93
  }
  VTX  95, 0, 0
  {
   COORD (2000,1240)
  }
  VTX  96, 0, 0
  {
   COORD (1960,1240)
  }
  WIRE  97, 0, 0
  {
   NET 76
   VTX 95, 96
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  98, 0, 1
  {
   TEXT "$#NAME"
   RECT (1980,1240,1980,1240)
   ALIGN 9
   PARENT 97
  }
  VTX  99, 0, 0
  {
   COORD (2000,1380)
  }
  VTX  100, 0, 0
  {
   COORD (1960,1380)
  }
  WIRE  101, 0, 0
  {
   NET 75
   VTX 99, 100
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  102, 0, 1
  {
   TEXT "$#NAME"
   RECT (1980,1380,1980,1380)
   ALIGN 9
   PARENT 101
  }
  VTX  103, 0, 0
  {
   COORD (1960,1520)
  }
  VTX  104, 0, 0
  {
   COORD (2000,1520)
  }
  WIRE  105, 0, 0
  {
   NET 70
   VTX 103, 104
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  106, 0, 1
  {
   TEXT "$#NAME"
   RECT (1980,1520,1980,1520)
   ALIGN 9
   PARENT 105
  }
  VTX  107, 0, 0
  {
   COORD (1960,1660)
  }
  VTX  108, 0, 0
  {
   COORD (2000,1660)
  }
  WIRE  109, 0, 0
  {
   NET 69
   VTX 107, 108
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  110, 0, 1
  {
   TEXT "$#NAME"
   RECT (1980,1660,1980,1660)
   ALIGN 9
   PARENT 109
  }
  VTX  111, 0, 0
  {
   COORD (1800,1700)
  }
  VTX  112, 0, 0
  {
   COORD (1620,1700)
  }
  WIRE  113, 0, 0
  {
   NET 83
   VTX 111, 112
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  114, 0, 1
  {
   TEXT "$#NAME"
   RECT (1710,1700,1710,1700)
   ALIGN 9
   PARENT 113
  }
  VTX  115, 0, 0
  {
   COORD (1800,1660)
  }
  VTX  116, 0, 0
  {
   COORD (1640,1660)
  }
  WIRE  117, 0, 0
  {
   NET 84
   VTX 115, 116
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  118, 0, 1
  {
   TEXT "$#NAME"
   RECT (1720,1660,1720,1660)
   ALIGN 9
   PARENT 117
  }
  VTX  119, 0, 0
  {
   COORD (1600,320)
  }
  VTX  120, 0, 0
  {
   COORD (1800,320)
  }
  WIRE  121, 0, 0
  {
   NET 77
   VTX 119, 120
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  122, 0, 1
  {
   TEXT "$#NAME"
   RECT (1700,320,1700,320)
   ALIGN 9
   PARENT 121
  }
  VTX  123, 0, 0
  {
   COORD (1800,1560)
  }
  VTX  124, 0, 0
  {
   COORD (1660,1560)
  }
  WIRE  125, 0, 0
  {
   NET 87
   VTX 123, 124
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  126, 0, 1
  {
   TEXT "$#NAME"
   RECT (1730,1560,1730,1560)
   ALIGN 9
   PARENT 125
  }
  VTX  127, 0, 0
  {
   COORD (1800,1520)
  }
  VTX  128, 0, 0
  {
   COORD (1680,1520)
  }
  WIRE  129, 0, 0
  {
   NET 88
   VTX 127, 128
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  130, 0, 1
  {
   TEXT "$#NAME"
   RECT (1740,1520,1740,1520)
   ALIGN 9
   PARENT 129
  }
  VTX  131, 0, 0
  {
   COORD (1600,500)
  }
  VTX  132, 0, 0
  {
   COORD (1680,500)
  }
  WIRE  133, 0, 0
  {
   NET 79
   VTX 131, 132
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  134, 0, 1
  {
   TEXT "$#NAME"
   RECT (1640,500,1640,500)
   ALIGN 9
   PARENT 133
  }
  VTX  135, 0, 0
  {
   COORD (1800,360)
  }
  VTX  136, 0, 0
  {
   COORD (1680,360)
  }
  WIRE  137, 0, 0
  {
   NET 79
   VTX 135, 136
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  138, 0, 1
  {
   TEXT "$#NAME"
   RECT (1740,360,1740,360)
   ALIGN 9
   PARENT 137
  }
  VTX  139, 0, 0
  {
   COORD (1800,1420)
  }
  VTX  140, 0, 0
  {
   COORD (1700,1420)
  }
  WIRE  141, 0, 0
  {
   NET 85
   VTX 139, 140
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  142, 0, 1
  {
   TEXT "$#NAME"
   RECT (1750,1420,1750,1420)
   ALIGN 9
   PARENT 141
  }
  VTX  143, 0, 0
  {
   COORD (1800,1380)
  }
  VTX  144, 0, 0
  {
   COORD (1720,1380)
  }
  WIRE  145, 0, 0
  {
   NET 86
   VTX 143, 144
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  146, 0, 1
  {
   TEXT "$#NAME"
   RECT (1760,1380,1760,1380)
   ALIGN 9
   PARENT 145
  }
  VTX  147, 0, 0
  {
   COORD (1600,680)
  }
  VTX  148, 0, 0
  {
   COORD (1720,680)
  }
  WIRE  149, 0, 0
  {
   NET 78
   VTX 147, 148
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  150, 0, 1
  {
   TEXT "$#NAME"
   RECT (1660,680,1660,680)
   ALIGN 9
   PARENT 149
  }
  VTX  151, 0, 0
  {
   COORD (1800,400)
  }
  VTX  152, 0, 0
  {
   COORD (1720,400)
  }
  WIRE  153, 0, 0
  {
   NET 78
   VTX 151, 152
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  154, 0, 1
  {
   TEXT "$#NAME"
   RECT (1760,400,1760,400)
   ALIGN 9
   PARENT 153
  }
  VTX  155, 0, 0
  {
   COORD (1800,1280)
  }
  VTX  156, 0, 0
  {
   COORD (1740,1280)
  }
  WIRE  157, 0, 0
  {
   NET 89
   VTX 155, 156
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  158, 0, 1
  {
   TEXT "$#NAME"
   RECT (1770,1280,1770,1280)
   ALIGN 9
   PARENT 157
  }
  VTX  159, 0, 0
  {
   COORD (1800,1240)
  }
  VTX  160, 0, 0
  {
   COORD (1760,1240)
  }
  WIRE  161, 0, 0
  {
   NET 90
   VTX 159, 160
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  162, 0, 1
  {
   TEXT "$#NAME"
   RECT (1780,1240,1780,1240)
   ALIGN 9
   PARENT 161
  }
  VTX  163, 0, 0
  {
   COORD (1600,860)
  }
  VTX  164, 0, 0
  {
   COORD (1760,860)
  }
  WIRE  165, 0, 0
  {
   NET 80
   VTX 163, 164
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  166, 0, 1
  {
   TEXT "$#NAME"
   RECT (1680,860,1680,860)
   ALIGN 9
   PARENT 165
  }
  VTX  167, 0, 0
  {
   COORD (1800,440)
  }
  VTX  168, 0, 0
  {
   COORD (1760,440)
  }
  WIRE  169, 0, 0
  {
   NET 80
   VTX 167, 168
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  170, 0, 1
  {
   TEXT "$#NAME"
   RECT (1780,440,1780,440)
   ALIGN 9
   PARENT 169
  }
  VTX  171, 0, 0
  {
   COORD (1440,1000)
  }
  VTX  172, 0, 0
  {
   COORD (1780,1000)
  }
  WIRE  173, 0, 0
  {
   NET 82
   VTX 171, 172
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  174, 0, 1
  {
   TEXT "$#NAME"
   RECT (1610,1000,1610,1000)
   ALIGN 9
   PARENT 173
  }
  VTX  175, 0, 0
  {
   COORD (1800,280)
  }
  VTX  176, 0, 0
  {
   COORD (1780,280)
  }
  WIRE  177, 0, 0
  {
   NET 82
   VTX 175, 176
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  178, 0, 1
  {
   TEXT "$#NAME"
   RECT (1790,280,1790,280)
   ALIGN 9
   PARENT 177
  }
  VTX  179, 0, 0
  {
   COORD (1040,960)
  }
  VTX  180, 0, 0
  {
   COORD (1360,960)
  }
  WIRE  181, 0, 0
  {
   NET 90
   VTX 179, 180
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  182, 0, 1
  {
   TEXT "$#NAME"
   RECT (1200,960,1200,960)
   ALIGN 9
   PARENT 181
  }
  VTX  183, 0, 0
  {
   COORD (1440,900)
  }
  VTX  184, 0, 0
  {
   COORD (1360,900)
  }
  WIRE  185, 0, 0
  {
   NET 90
   VTX 183, 184
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  186, 0, 1
  {
   TEXT "$#NAME"
   RECT (1400,900,1400,900)
   ALIGN 9
   PARENT 185
  }
  VTX  187, 0, 0
  {
   COORD (1440,860)
  }
  VTX  188, 0, 0
  {
   COORD (1340,860)
  }
  WIRE  189, 0, 0
  {
   NET 74
   VTX 187, 188
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  190, 0, 1
  {
   TEXT "$#NAME"
   RECT (1390,860,1390,860)
   ALIGN 9
   PARENT 189
  }
  VTX  191, 0, 0
  {
   COORD (1440,500)
  }
  VTX  192, 0, 0
  {
   COORD (1340,500)
  }
  WIRE  193, 0, 0
  {
   NET 73
   VTX 191, 192
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  194, 0, 1
  {
   TEXT "$#NAME"
   RECT (1390,500,1390,500)
   ALIGN 9
   PARENT 193
  }
  VTX  195, 0, 0
  {
   COORD (1340,680)
  }
  VTX  196, 0, 0
  {
   COORD (1440,680)
  }
  WIRE  197, 0, 0
  {
   NET 72
   VTX 195, 196
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  198, 0, 1
  {
   TEXT "$#NAME"
   RECT (1390,680,1390,680)
   ALIGN 9
   PARENT 197
  }
  VTX  199, 0, 0
  {
   COORD (1340,320)
  }
  VTX  200, 0, 0
  {
   COORD (1440,320)
  }
  WIRE  201, 0, 0
  {
   NET 71
   VTX 199, 200
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  202, 0, 1
  {
   TEXT "$#NAME"
   RECT (1390,320,1390,320)
   ALIGN 9
   PARENT 201
  }
  VTX  203, 0, 0
  {
   COORD (1440,360)
  }
  VTX  204, 0, 0
  {
   COORD (1380,360)
  }
  WIRE  205, 0, 0
  {
   NET 84
   VTX 203, 204
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  206, 0, 1
  {
   TEXT "$#NAME"
   RECT (1410,360,1410,360)
   ALIGN 9
   PARENT 205
  }
  VTX  207, 0, 0
  {
   COORD (1040,1020)
  }
  VTX  208, 0, 0
  {
   COORD (1380,1020)
  }
  WIRE  209, 0, 0
  {
   NET 84
   VTX 207, 208
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  210, 0, 1
  {
   TEXT "$#NAME"
   RECT (1210,1020,1210,1020)
   ALIGN 9
   PARENT 209
  }
  VTX  211, 0, 0
  {
   COORD (1040,1080)
  }
  VTX  212, 0, 0
  {
   COORD (1400,1080)
  }
  WIRE  213, 0, 0
  {
   NET 86
   VTX 211, 212
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  214, 0, 1
  {
   TEXT "$#NAME"
   RECT (1220,1080,1220,1080)
   ALIGN 9
   PARENT 213
  }
  VTX  215, 0, 0
  {
   COORD (1440,720)
  }
  VTX  216, 0, 0
  {
   COORD (1400,720)
  }
  WIRE  217, 0, 0
  {
   NET 86
   VTX 215, 216
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  218, 0, 1
  {
   TEXT "$#NAME"
   RECT (1420,720,1420,720)
   ALIGN 9
   PARENT 217
  }
  VTX  219, 0, 0
  {
   COORD (1040,1140)
  }
  VTX  220, 0, 0
  {
   COORD (1420,1140)
  }
  WIRE  221, 0, 0
  {
   NET 88
   VTX 219, 220
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  222, 0, 1
  {
   TEXT "$#NAME"
   RECT (1230,1140,1230,1140)
   ALIGN 9
   PARENT 221
  }
  VTX  223, 0, 0
  {
   COORD (1440,540)
  }
  VTX  224, 0, 0
  {
   COORD (1420,540)
  }
  WIRE  225, 0, 0
  {
   NET 88
   VTX 223, 224
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  226, 0, 1
  {
   TEXT "$#NAME"
   RECT (1430,540,1430,540)
   ALIGN 9
   PARENT 225
  }
  VTX  227, 0, 0
  {
   COORD (1040,860)
  }
  VTX  228, 0, 0
  {
   COORD (1100,860)
  }
  WIRE  229, 0, 0
  {
   NET 89
   VTX 227, 228
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  230, 0, 1
  {
   TEXT "$#NAME"
   RECT (1070,860,1070,860)
   ALIGN 9
   PARENT 229
  }
  VTX  231, 0, 0
  {
   COORD (1180,860)
  }
  VTX  232, 0, 0
  {
   COORD (1100,860)
  }
  WIRE  233, 0, 0
  {
   NET 89
   VTX 231, 232
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  234, 0, 1
  {
   TEXT "$#NAME"
   RECT (1140,860,1140,860)
   ALIGN 9
   PARENT 233
  }
  VTX  235, 0, 0
  {
   COORD (1040,680)
  }
  VTX  236, 0, 0
  {
   COORD (1120,680)
  }
  WIRE  237, 0, 0
  {
   NET 85
   VTX 235, 236
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  238, 0, 1
  {
   TEXT "$#NAME"
   RECT (1080,680,1080,680)
   ALIGN 9
   PARENT 237
  }
  VTX  239, 0, 0
  {
   COORD (1180,680)
  }
  VTX  240, 0, 0
  {
   COORD (1120,680)
  }
  WIRE  241, 0, 0
  {
   NET 85
   VTX 239, 240
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  242, 0, 1
  {
   TEXT "$#NAME"
   RECT (1150,680,1150,680)
   ALIGN 9
   PARENT 241
  }
  VTX  243, 0, 0
  {
   COORD (1040,500)
  }
  VTX  244, 0, 0
  {
   COORD (1140,500)
  }
  WIRE  245, 0, 0
  {
   NET 87
   VTX 243, 244
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  246, 0, 1
  {
   TEXT "$#NAME"
   RECT (1090,500,1090,500)
   ALIGN 9
   PARENT 245
  }
  VTX  247, 0, 0
  {
   COORD (1180,500)
  }
  VTX  248, 0, 0
  {
   COORD (1140,500)
  }
  WIRE  249, 0, 0
  {
   NET 87
   VTX 247, 248
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  250, 0, 1
  {
   TEXT "$#NAME"
   RECT (1160,500,1160,500)
   ALIGN 9
   PARENT 249
  }
  VTX  251, 0, 0
  {
   COORD (1180,320)
  }
  VTX  252, 0, 0
  {
   COORD (1160,320)
  }
  WIRE  253, 0, 0
  {
   NET 83
   VTX 251, 252
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  254, 0, 1
  {
   TEXT "$#NAME"
   RECT (1170,320,1170,320)
   ALIGN 9
   PARENT 253
  }
  VTX  255, 0, 0
  {
   COORD (1040,320)
  }
  VTX  256, 0, 0
  {
   COORD (1160,320)
  }
  WIRE  257, 0, 0
  {
   NET 83
   VTX 255, 256
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  258, 0, 1
  {
   TEXT "$#NAME"
   RECT (1100,320,1100,320)
   ALIGN 9
   PARENT 257
  }
  VTX  259, 0, 0
  {
   COORD (1160,1700)
  }
  VTX  260, 0, 0
  {
   COORD (1380,1660)
  }
  VTX  261, 0, 0
  {
   COORD (1120,1420)
  }
  VTX  262, 0, 0
  {
   COORD (1400,1380)
  }
  VTX  263, 0, 0
  {
   COORD (1140,1560)
  }
  VTX  264, 0, 0
  {
   COORD (1420,1520)
  }
  VTX  265, 0, 0
  {
   COORD (1100,1280)
  }
  VTX  266, 0, 0
  {
   COORD (1360,1240)
  }
  WIRE  267, 0, 0
  {
   NET 83
   VTX 112, 259
  }
  WIRE  268, 0, 0
  {
   NET 84
   VTX 116, 260
  }
  WIRE  269, 0, 0
  {
   NET 85
   VTX 140, 261
  }
  WIRE  270, 0, 0
  {
   NET 86
   VTX 144, 262
  }
  WIRE  271, 0, 0
  {
   NET 87
   VTX 124, 263
  }
  WIRE  272, 0, 0
  {
   NET 88
   VTX 128, 264
  }
  WIRE  273, 0, 0
  {
   NET 89
   VTX 156, 265
  }
  WIRE  274, 0, 0
  {
   NET 90
   VTX 160, 266
  }
  WIRE  275, 0, 0
  {
   NET 78
   VTX 152, 148
  }
  WIRE  276, 0, 0
  {
   NET 79
   VTX 136, 132
  }
  WIRE  277, 0, 0
  {
   NET 80
   VTX 168, 164
  }
  WIRE  278, 0, 0
  {
   NET 82
   VTX 176, 172
  }
  WIRE  279, 0, 0
  {
   NET 83
   VTX 252, 256
  }
  WIRE  280, 0, 0
  {
   NET 83
   VTX 256, 259
  }
  WIRE  281, 0, 0
  {
   NET 84
   VTX 204, 208
  }
  WIRE  282, 0, 0
  {
   NET 84
   VTX 208, 260
  }
  WIRE  283, 0, 0
  {
   NET 85
   VTX 236, 240
  }
  WIRE  284, 0, 0
  {
   NET 85
   VTX 240, 261
  }
  WIRE  285, 0, 0
  {
   NET 86
   VTX 216, 212
  }
  WIRE  286, 0, 0
  {
   NET 86
   VTX 212, 262
  }
  WIRE  287, 0, 0
  {
   NET 87
   VTX 244, 248
  }
  WIRE  288, 0, 0
  {
   NET 87
   VTX 248, 263
  }
  WIRE  289, 0, 0
  {
   NET 88
   VTX 224, 220
  }
  WIRE  290, 0, 0
  {
   NET 88
   VTX 220, 264
  }
  WIRE  291, 0, 0
  {
   NET 89
   VTX 228, 232
  }
  WIRE  292, 0, 0
  {
   NET 89
   VTX 232, 265
  }
  WIRE  293, 0, 0
  {
   NET 90
   VTX 184, 180
  }
  WIRE  294, 0, 0
  {
   NET 90
   VTX 180, 266
  }
 }
 
}

