OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 32 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
detailed_route -output_drc ./reports/asap7/ibex/base/5_route_drc.rpt -output_maze ./results/asap7/ibex/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   ibex_core
Die area:                 ( 0 0 ) ( 79364 79364 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     21377
Number of terminals:      264
Number of snets:          2
Number of nets:           21077

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 301.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 342399.
[INFO DRT-0033] V1 shape region query size = 624602.
[INFO DRT-0033] M2 shape region query size = 20002.
[INFO DRT-0033] V2 shape region query size = 11718.
[INFO DRT-0033] M3 shape region query size = 11718.
[INFO DRT-0033] V3 shape region query size = 7812.
[INFO DRT-0033] M4 shape region query size = 7994.
[INFO DRT-0033] V4 shape region query size = 7812.
[INFO DRT-0033] M5 shape region query size = 4408.
[INFO DRT-0033] V5 shape region query size = 784.
[INFO DRT-0033] M6 shape region query size = 420.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1737 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 301 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 13458 groups.
#scanned instances     = 21377
#unique  instances     = 301
#stdCellGenAp          = 9353
#stdCellValidPlanarAp  = 131
#stdCellValidViaAp     = 7588
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 68490
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:21, elapsed time = 00:00:08, memory = 455.36 (MB), peak = 455.36 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     196347

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 146 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 146 STEP 540 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 60317.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 60650.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 35903.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 5879.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 1577.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 293.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 38.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 510.36 (MB), peak = 510.36 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 97835 vertical wires in 3 frboxes and 66822 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14452 vertical wires in 3 frboxes and 16967 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 909.88 (MB), peak = 909.88 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 909.88 (MB), peak = 909.88 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 4071.31 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 4584.21 (MB).
    Completing 30% with 1506 violations.
    elapsed time = 00:00:07, memory = 4651.07 (MB).
    Completing 40% with 1506 violations.
    elapsed time = 00:00:11, memory = 5157.82 (MB).
    Completing 50% with 1506 violations.
    elapsed time = 00:00:13, memory = 3779.81 (MB).
    Completing 60% with 2828 violations.
    elapsed time = 00:00:17, memory = 5919.52 (MB).
    Completing 70% with 2828 violations.
    elapsed time = 00:00:19, memory = 6021.40 (MB).
    Completing 80% with 3865 violations.
    elapsed time = 00:00:23, memory = 6337.09 (MB).
    Completing 90% with 3865 violations.
    elapsed time = 00:00:28, memory = 6560.25 (MB).
    Completing 100% with 4760 violations.
    elapsed time = 00:00:31, memory = 3604.10 (MB).
[INFO DRT-0199]   Number of violations = 6041.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7
CutSpcTbl            0      0      0      0     44      0     46      0      1      0      0      0
EOL                  0    415      0     56      0     21      0      2      0      0      0      0
Metal Spacing      272    120      0    362      0     43      0      5      0      2      0      0
Recheck              2    733      0    397      0     96      0     42      0     10      0      1
Short               48    471      7     98      7     41     19     72      3      5      2      0
eolKeepOut           0   2241      0    184      0    149      0     24      0      0      0      0
[INFO DRT-0267] cpu time = 00:10:12, elapsed time = 00:00:32, memory = 4048.10 (MB), peak = 6669.50 (MB)
Total wire length = 115633 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 26425 um.
Total wire length on LAYER M3 = 50316 um.
Total wire length on LAYER M4 = 26498 um.
Total wire length on LAYER M5 = 9107 um.
Total wire length on LAYER M6 = 2833 um.
Total wire length on LAYER M7 = 451 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 223042.
Up-via summary (total 223042):

-----------------
 Active         0
     M1     65368
     M2    123406
     M3     28024
     M4      5401
     M5       733
     M6       110
     M7         0
     M8         0
     M9         0
-----------------
       223042


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6041 violations.
    elapsed time = 00:00:02, memory = 7140.21 (MB).
    Completing 20% with 6041 violations.
    elapsed time = 00:00:05, memory = 6453.33 (MB).
    Completing 30% with 4729 violations.
    elapsed time = 00:00:07, memory = 7337.57 (MB).
    Completing 40% with 4729 violations.
    elapsed time = 00:00:10, memory = 7260.92 (MB).
    Completing 50% with 4729 violations.
    elapsed time = 00:00:14, memory = 4265.86 (MB).
    Completing 60% with 3360 violations.
    elapsed time = 00:00:17, memory = 7457.09 (MB).
    Completing 70% with 3360 violations.
    elapsed time = 00:00:20, memory = 6722.39 (MB).
    Completing 80% with 1973 violations.
    elapsed time = 00:00:23, memory = 7673.23 (MB).
    Completing 90% with 1973 violations.
    elapsed time = 00:00:26, memory = 7381.98 (MB).
    Completing 100% with 683 violations.
    elapsed time = 00:00:29, memory = 4474.37 (MB).
[INFO DRT-0199]   Number of violations = 683.
Viol/Layer          M1     M2     M3     V3     M4     V4     V5
CutSpcTbl            0      0      0     10      0      6      1
EOL                  0     62      9      0      6      0      0
Metal Spacing       43      7    128      0      5      0      0
Short                2     31     37      0      9      0      0
eolKeepOut           0    273     26      0     28      0      0
[INFO DRT-0267] cpu time = 00:09:33, elapsed time = 00:00:29, memory = 4452.60 (MB), peak = 7810.96 (MB)
Total wire length = 115138 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 25398 um.
Total wire length on LAYER M3 = 49996 um.
Total wire length on LAYER M4 = 27140 um.
Total wire length on LAYER M5 = 9212 um.
Total wire length on LAYER M6 = 2932 um.
Total wire length on LAYER M7 = 457 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 220449.
Up-via summary (total 220449):

-----------------
 Active         0
     M1     65356
     M2    120149
     M3     27924
     M4      5977
     M5       920
     M6       123
     M7         0
     M8         0
     M9         0
-----------------
       220449


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 683 violations.
    elapsed time = 00:00:00, memory = 4452.60 (MB).
    Completing 20% with 683 violations.
    elapsed time = 00:00:03, memory = 6904.12 (MB).
    Completing 30% with 644 violations.
    elapsed time = 00:00:05, memory = 4452.40 (MB).
    Completing 40% with 644 violations.
    elapsed time = 00:00:07, memory = 7779.75 (MB).
    Completing 50% with 644 violations.
    elapsed time = 00:00:09, memory = 4446.20 (MB).
    Completing 60% with 619 violations.
    elapsed time = 00:00:10, memory = 4446.20 (MB).
    Completing 70% with 619 violations.
    elapsed time = 00:00:13, memory = 6940.37 (MB).
    Completing 80% with 577 violations.
    elapsed time = 00:00:15, memory = 4446.33 (MB).
    Completing 90% with 577 violations.
    elapsed time = 00:00:17, memory = 7716.23 (MB).
    Completing 100% with 511 violations.
    elapsed time = 00:00:20, memory = 4446.48 (MB).
[INFO DRT-0199]   Number of violations = 511.
Viol/Layer          M1     M2     M3     V3     M4     V4
Corner Spacing       0      0      0      0      1      0
CutSpcTbl            0      0      0      7      0      4
EOL                  0     50      3      0      7      0
Metal Spacing       15      9    110      0      7      0
Short                0     23     29      0      6      0
eolKeepOut           0    198     11      0     31      0
[INFO DRT-0267] cpu time = 00:06:24, elapsed time = 00:00:21, memory = 4431.40 (MB), peak = 7937.72 (MB)
Total wire length = 115097 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 25320 um.
Total wire length on LAYER M3 = 49933 um.
Total wire length on LAYER M4 = 27106 um.
Total wire length on LAYER M5 = 9291 um.
Total wire length on LAYER M6 = 2988 um.
Total wire length on LAYER M7 = 457 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 220585.
Up-via summary (total 220585):

-----------------
 Active         0
     M1     65358
     M2    119959
     M3     27878
     M4      6299
     M5       969
     M6       122
     M7         0
     M8         0
     M9         0
-----------------
       220585


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 511 violations.
    elapsed time = 00:00:00, memory = 4431.40 (MB).
    Completing 20% with 511 violations.
    elapsed time = 00:00:01, memory = 7583.40 (MB).
    Completing 30% with 389 violations.
    elapsed time = 00:00:02, memory = 4432.70 (MB).
    Completing 40% with 389 violations.
    elapsed time = 00:00:02, memory = 4441.70 (MB).
    Completing 50% with 389 violations.
    elapsed time = 00:00:04, memory = 5548.80 (MB).
    Completing 60% with 236 violations.
    elapsed time = 00:00:05, memory = 4432.15 (MB).
    Completing 70% with 236 violations.
    elapsed time = 00:00:05, memory = 4432.15 (MB).
    Completing 80% with 148 violations.
    elapsed time = 00:00:08, memory = 4431.76 (MB).
    Completing 90% with 148 violations.
    elapsed time = 00:00:08, memory = 4442.01 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:10, memory = 4431.66 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer          M1     M2     M3
EOL                  0      1      0
Metal Spacing        2      0      7
Short                0      1      2
eolKeepOut           0      3      0
[INFO DRT-0267] cpu time = 00:02:13, elapsed time = 00:00:10, memory = 4431.66 (MB), peak = 7937.72 (MB)
Total wire length = 115113 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 25078 um.
Total wire length on LAYER M3 = 49818 um.
Total wire length on LAYER M4 = 27310 um.
Total wire length on LAYER M5 = 9406 um.
Total wire length on LAYER M6 = 3038 um.
Total wire length on LAYER M7 = 459 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 220625.
Up-via summary (total 220625):

-----------------
 Active         0
     M1     65358
     M2    119327
     M3     28282
     M4      6502
     M5      1029
     M6       127
     M7         0
     M8         0
     M9         0
-----------------
       220625


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 4431.66 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 4431.66 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 4430.08 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 4430.08 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 4430.08 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:01, memory = 4429.79 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:01, memory = 4429.79 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:03, memory = 4429.59 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:03, memory = 4429.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 4429.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 4429.59 (MB), peak = 7937.72 (MB)
Total wire length = 115111 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 25063 um.
Total wire length on LAYER M3 = 49814 um.
Total wire length on LAYER M4 = 27325 um.
Total wire length on LAYER M5 = 9410 um.
Total wire length on LAYER M6 = 3038 um.
Total wire length on LAYER M7 = 459 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 220618.
Up-via summary (total 220618):

-----------------
 Active         0
     M1     65358
     M2    119284
     M3     28308
     M4      6512
     M5      1029
     M6       127
     M7         0
     M8         0
     M9         0
-----------------
       220618


[INFO DRT-0198] Complete detail routing.
Total wire length = 115111 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 25063 um.
Total wire length on LAYER M3 = 49814 um.
Total wire length on LAYER M4 = 27325 um.
Total wire length on LAYER M5 = 9410 um.
Total wire length on LAYER M6 = 3038 um.
Total wire length on LAYER M7 = 459 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 220618.
Up-via summary (total 220618):

-----------------
 Active         0
     M1     65358
     M2    119284
     M3     28308
     M4      6512
     M5      1029
     M6       127
     M7         0
     M8         0
     M9         0
-----------------
       220618


[INFO DRT-0267] cpu time = 00:28:31, elapsed time = 00:01:37, memory = 4429.84 (MB), peak = 7937.72 (MB)

[INFO DRT-0180] Post processing.
Took 109 seconds: detailed_route -output_drc ./reports/asap7/ibex/base/5_route_drc.rpt -output_maze ./results/asap7/ibex/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 1:52.39[h:]min:sec. CPU time: user 1835.73 sys 114.51 (1735%). Peak memory: 8128228KB.
