Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Sep 29 15:32:03 2018
| Host         : JAVIERCORDOBFBB running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc -file main0_drc_opted.rpt -pb main0_drc_opted.pb -rpx main0_drc_opted.rpx
| Design       : main0
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

