

================================================================
== Vitis HLS Report for 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_28_1'
================================================================
* Date:           Tue Apr  5 21:50:55 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        PII-2022-Grazzani-Rogora-Zaffiretti
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_28_1  |        1|        ?|         1|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     289|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      27|    -|
|Register         |        -|    -|      33|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      33|     316|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln28_1_fu_144_p2  |         +|   0|  0|   13|           5|           5|
    |add_ln28_fu_101_p2    |         +|   0|  0|   38|          31|           1|
    |sub_ln28_fu_123_p2    |         -|   0|  0|   39|           6|          32|
    |icmp_ln28_fu_95_p2    |      icmp|   0|  0|   17|          31|          31|
    |lshr_ln28_fu_133_p2   |      lshr|   0|  0|  182|          64|          64|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  289|         137|         133|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|   31|         62|
    |i_1_fu_52           |   9|          2|   31|         62|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|   63|        126|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_1_fu_52    |  31|   0|   31|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  33|   0|   33|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_28_1|  return value|
|trunc_ln28_5   |   in|   31|     ap_none|                                    trunc_ln28_5|        scalar|
|xor_ln250      |   in|   64|     ap_none|                                       xor_ln250|        scalar|
|trunc_ln249_1  |   in|    5|     ap_none|                                   trunc_ln249_1|        scalar|
|m_address0     |  out|    5|   ap_memory|                                               m|         array|
|m_ce0          |  out|    1|   ap_memory|                                               m|         array|
|m_we0          |  out|    1|   ap_memory|                                               m|         array|
|m_d0           |  out|    8|   ap_memory|                                               m|         array|
+---------------+-----+-----+------------+------------------------------------------------+--------------+

