// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_HH_
#define _softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mul_mul_12s_12s_20_3_1.h"
#include "softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb.h"
#include "softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud.h"

namespace ap_rtl {

struct softmax_stable_ap_fixed_ap_fixed_softmax_config8_s : public sc_module {
    // Port declarations 37
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_in< sc_lv<16> > data_5_V_read;
    sc_in< sc_lv<16> > data_6_V_read;
    sc_in< sc_lv<16> > data_7_V_read;
    sc_in< sc_lv<16> > data_8_V_read;
    sc_in< sc_lv<16> > data_9_V_read;
    sc_out< sc_lv<14> > res_0_V;
    sc_out< sc_logic > res_0_V_ap_vld;
    sc_out< sc_lv<14> > res_1_V;
    sc_out< sc_logic > res_1_V_ap_vld;
    sc_out< sc_lv<14> > res_2_V;
    sc_out< sc_logic > res_2_V_ap_vld;
    sc_out< sc_lv<14> > res_3_V;
    sc_out< sc_logic > res_3_V_ap_vld;
    sc_out< sc_lv<14> > res_4_V;
    sc_out< sc_logic > res_4_V_ap_vld;
    sc_out< sc_lv<14> > res_5_V;
    sc_out< sc_logic > res_5_V_ap_vld;
    sc_out< sc_lv<14> > res_6_V;
    sc_out< sc_logic > res_6_V_ap_vld;
    sc_out< sc_lv<14> > res_7_V;
    sc_out< sc_logic > res_7_V_ap_vld;
    sc_out< sc_lv<14> > res_8_V;
    sc_out< sc_logic > res_8_V_ap_vld;
    sc_out< sc_lv<14> > res_9_V;
    sc_out< sc_logic > res_9_V_ap_vld;


    // Module declarations
    softmax_stable_ap_fixed_ap_fixed_softmax_config8_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_ap_fixed_ap_fixed_softmax_config8_s);

    ~softmax_stable_ap_fixed_ap_fixed_softmax_config8_s();

    sc_trace_file* mVcdFile;

    softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb* exp_table1_U;
    softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud* invert_table2_U;
    myproject_axi_mul_mul_12s_12s_20_3_1<1,3,12,12,20>* myproject_axi_mul_mul_12s_12s_20_3_1_U1423;
    myproject_axi_mul_mul_12s_12s_20_3_1<1,3,12,12,20>* myproject_axi_mul_mul_12s_12s_20_3_1_U1424;
    myproject_axi_mul_mul_12s_12s_20_3_1<1,3,12,12,20>* myproject_axi_mul_mul_12s_12s_20_3_1_U1425;
    myproject_axi_mul_mul_12s_12s_20_3_1<1,3,12,12,20>* myproject_axi_mul_mul_12s_12s_20_3_1_U1426;
    myproject_axi_mul_mul_12s_12s_20_3_1<1,3,12,12,20>* myproject_axi_mul_mul_12s_12s_20_3_1_U1427;
    myproject_axi_mul_mul_12s_12s_20_3_1<1,3,12,12,20>* myproject_axi_mul_mul_12s_12s_20_3_1_U1428;
    myproject_axi_mul_mul_12s_12s_20_3_1<1,3,12,12,20>* myproject_axi_mul_mul_12s_12s_20_3_1_U1429;
    myproject_axi_mul_mul_12s_12s_20_3_1<1,3,12,12,20>* myproject_axi_mul_mul_12s_12s_20_3_1_U1430;
    myproject_axi_mul_mul_12s_12s_20_3_1<1,3,12,12,20>* myproject_axi_mul_mul_12s_12s_20_3_1_U1431;
    myproject_axi_mul_mul_12s_12s_20_3_1<1,3,12,12,20>* myproject_axi_mul_mul_12s_12s_20_3_1_U1432;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<12> > exp_table1_q0;
    sc_signal< sc_lv<10> > exp_table1_address1;
    sc_signal< sc_logic > exp_table1_ce1;
    sc_signal< sc_lv<12> > exp_table1_q1;
    sc_signal< sc_lv<10> > exp_table1_address2;
    sc_signal< sc_logic > exp_table1_ce2;
    sc_signal< sc_lv<12> > exp_table1_q2;
    sc_signal< sc_lv<10> > exp_table1_address3;
    sc_signal< sc_logic > exp_table1_ce3;
    sc_signal< sc_lv<12> > exp_table1_q3;
    sc_signal< sc_lv<10> > exp_table1_address4;
    sc_signal< sc_logic > exp_table1_ce4;
    sc_signal< sc_lv<12> > exp_table1_q4;
    sc_signal< sc_lv<10> > exp_table1_address5;
    sc_signal< sc_logic > exp_table1_ce5;
    sc_signal< sc_lv<12> > exp_table1_q5;
    sc_signal< sc_lv<10> > exp_table1_address6;
    sc_signal< sc_logic > exp_table1_ce6;
    sc_signal< sc_lv<12> > exp_table1_q6;
    sc_signal< sc_lv<10> > exp_table1_address7;
    sc_signal< sc_logic > exp_table1_ce7;
    sc_signal< sc_lv<12> > exp_table1_q7;
    sc_signal< sc_lv<10> > exp_table1_address8;
    sc_signal< sc_logic > exp_table1_ce8;
    sc_signal< sc_lv<12> > exp_table1_q8;
    sc_signal< sc_lv<10> > exp_table1_address9;
    sc_signal< sc_logic > exp_table1_ce9;
    sc_signal< sc_lv<12> > exp_table1_q9;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<12> > invert_table2_q0;
    sc_signal< sc_lv<16> > data_9_V_read_1_reg_1576;
    sc_signal< sc_lv<16> > data_9_V_read_1_reg_1576_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_8_V_read_1_reg_1583;
    sc_signal< sc_lv<16> > data_8_V_read_1_reg_1583_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_7_V_read_1_reg_1590;
    sc_signal< sc_lv<16> > data_7_V_read_1_reg_1590_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_6_V_read_1_reg_1595;
    sc_signal< sc_lv<16> > data_6_V_read_1_reg_1595_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_5_V_read_1_reg_1600;
    sc_signal< sc_lv<16> > data_5_V_read_1_reg_1600_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_4_V_read_1_reg_1605;
    sc_signal< sc_lv<16> > data_4_V_read_1_reg_1605_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_3_V_read_1_reg_1610;
    sc_signal< sc_lv<16> > data_3_V_read_1_reg_1610_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_2_V_read_1_reg_1615;
    sc_signal< sc_lv<16> > data_2_V_read_1_reg_1615_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_1_V_read_1_reg_1620;
    sc_signal< sc_lv<16> > data_1_V_read_1_reg_1620_pp0_iter1_reg;
    sc_signal< sc_lv<16> > data_0_V_read_1_reg_1625;
    sc_signal< sc_lv<16> > data_0_V_read_1_reg_1625_pp0_iter1_reg;
    sc_signal< sc_lv<16> > select_ln86_fu_356_p3;
    sc_signal< sc_lv<16> > select_ln86_reg_1630;
    sc_signal< sc_lv<16> > select_ln86_1_fu_370_p3;
    sc_signal< sc_lv<16> > select_ln86_1_reg_1635;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_378_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_2_reg_1640;
    sc_signal< sc_lv<16> > select_ln86_3_fu_390_p3;
    sc_signal< sc_lv<16> > select_ln86_3_reg_1645;
    sc_signal< sc_lv<16> > select_ln86_4_fu_404_p3;
    sc_signal< sc_lv<16> > select_ln86_4_reg_1650;
    sc_signal< sc_lv<1> > icmp_ln1496_5_fu_412_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_5_reg_1655;
    sc_signal< sc_lv<16> > select_ln86_6_fu_434_p3;
    sc_signal< sc_lv<16> > select_ln86_6_reg_1660;
    sc_signal< sc_lv<16> > select_ln86_7_fu_446_p3;
    sc_signal< sc_lv<16> > select_ln86_7_reg_1666;
    sc_signal< sc_lv<1> > tmp_reg_1672;
    sc_signal< sc_lv<1> > tmp_10_reg_1679;
    sc_signal< sc_lv<1> > tmp_11_reg_1686;
    sc_signal< sc_lv<1> > tmp_12_reg_1693;
    sc_signal< sc_lv<1> > tmp_13_reg_1700;
    sc_signal< sc_lv<1> > tmp_14_reg_1707;
    sc_signal< sc_lv<1> > tmp_15_reg_1714;
    sc_signal< sc_lv<1> > tmp_16_reg_1721;
    sc_signal< sc_lv<1> > tmp_17_reg_1728;
    sc_signal< sc_lv<1> > tmp_18_reg_1735;
    sc_signal< sc_lv<1> > tmp_19_reg_1742;
    sc_signal< sc_lv<1> > tmp_20_reg_1749;
    sc_signal< sc_lv<1> > tmp_21_reg_1756;
    sc_signal< sc_lv<1> > tmp_22_reg_1763;
    sc_signal< sc_lv<1> > tmp_23_reg_1770;
    sc_signal< sc_lv<1> > tmp_24_reg_1777;
    sc_signal< sc_lv<1> > tmp_25_reg_1784;
    sc_signal< sc_lv<1> > tmp_26_reg_1791;
    sc_signal< sc_lv<1> > tmp_27_reg_1798;
    sc_signal< sc_lv<1> > tmp_28_reg_1805;
    sc_signal< sc_lv<10> > tmp_1_reg_1812;
    sc_signal< sc_lv<10> > tmp_3_reg_1818;
    sc_signal< sc_lv<10> > tmp_5_reg_1824;
    sc_signal< sc_lv<10> > tmp_7_reg_1830;
    sc_signal< sc_lv<10> > tmp_9_reg_1836;
    sc_signal< sc_lv<10> > tmp_s_reg_1842;
    sc_signal< sc_lv<10> > tmp_2_reg_1848;
    sc_signal< sc_lv<10> > tmp_4_reg_1854;
    sc_signal< sc_lv<10> > tmp_6_reg_1860;
    sc_signal< sc_lv<10> > tmp_8_reg_1866;
    sc_signal< sc_lv<10> > y_V_fu_1070_p3;
    sc_signal< sc_lv<10> > y_V_reg_1872;
    sc_signal< sc_lv<10> > y_V_1_fu_1092_p3;
    sc_signal< sc_lv<10> > y_V_1_reg_1877;
    sc_signal< sc_lv<10> > y_V_2_fu_1114_p3;
    sc_signal< sc_lv<10> > y_V_2_reg_1882;
    sc_signal< sc_lv<10> > y_V_3_fu_1136_p3;
    sc_signal< sc_lv<10> > y_V_3_reg_1887;
    sc_signal< sc_lv<10> > y_V_4_fu_1158_p3;
    sc_signal< sc_lv<10> > y_V_4_reg_1892;
    sc_signal< sc_lv<10> > y_V_4_reg_1892_pp0_iter4_reg;
    sc_signal< sc_lv<10> > y_V_5_fu_1180_p3;
    sc_signal< sc_lv<10> > y_V_5_reg_1897;
    sc_signal< sc_lv<10> > y_V_5_reg_1897_pp0_iter4_reg;
    sc_signal< sc_lv<10> > y_V_6_fu_1202_p3;
    sc_signal< sc_lv<10> > y_V_6_reg_1902;
    sc_signal< sc_lv<10> > y_V_6_reg_1902_pp0_iter4_reg;
    sc_signal< sc_lv<10> > y_V_7_fu_1224_p3;
    sc_signal< sc_lv<10> > y_V_7_reg_1907;
    sc_signal< sc_lv<10> > y_V_8_fu_1246_p3;
    sc_signal< sc_lv<10> > y_V_8_reg_1912;
    sc_signal< sc_lv<10> > y_V_8_reg_1912_pp0_iter4_reg;
    sc_signal< sc_lv<10> > y_V_9_fu_1268_p3;
    sc_signal< sc_lv<10> > y_V_9_reg_1917;
    sc_signal< sc_lv<10> > y_V_9_reg_1917_pp0_iter4_reg;
    sc_signal< sc_lv<12> > exp_res_0_V_reg_1947;
    sc_signal< sc_lv<12> > exp_res_0_V_reg_1947_pp0_iter6_reg;
    sc_signal< sc_lv<12> > exp_res_0_V_reg_1947_pp0_iter7_reg;
    sc_signal< sc_lv<12> > exp_res_0_V_reg_1947_pp0_iter8_reg;
    sc_signal< sc_lv<12> > exp_res_0_V_reg_1947_pp0_iter9_reg;
    sc_signal< sc_lv<12> > exp_res_1_V_reg_1953;
    sc_signal< sc_lv<12> > exp_res_1_V_reg_1953_pp0_iter6_reg;
    sc_signal< sc_lv<12> > exp_res_1_V_reg_1953_pp0_iter7_reg;
    sc_signal< sc_lv<12> > exp_res_1_V_reg_1953_pp0_iter8_reg;
    sc_signal< sc_lv<12> > exp_res_1_V_reg_1953_pp0_iter9_reg;
    sc_signal< sc_lv<12> > exp_res_2_V_reg_1959;
    sc_signal< sc_lv<12> > exp_res_2_V_reg_1959_pp0_iter6_reg;
    sc_signal< sc_lv<12> > exp_res_2_V_reg_1959_pp0_iter7_reg;
    sc_signal< sc_lv<12> > exp_res_2_V_reg_1959_pp0_iter8_reg;
    sc_signal< sc_lv<12> > exp_res_2_V_reg_1959_pp0_iter9_reg;
    sc_signal< sc_lv<12> > exp_res_3_V_reg_1965;
    sc_signal< sc_lv<12> > exp_res_3_V_reg_1965_pp0_iter6_reg;
    sc_signal< sc_lv<12> > exp_res_3_V_reg_1965_pp0_iter7_reg;
    sc_signal< sc_lv<12> > exp_res_3_V_reg_1965_pp0_iter8_reg;
    sc_signal< sc_lv<12> > exp_res_3_V_reg_1965_pp0_iter9_reg;
    sc_signal< sc_lv<12> > exp_res_7_V_reg_1986;
    sc_signal< sc_lv<12> > exp_res_7_V_reg_1986_pp0_iter6_reg;
    sc_signal< sc_lv<12> > exp_res_7_V_reg_1986_pp0_iter7_reg;
    sc_signal< sc_lv<12> > exp_res_7_V_reg_1986_pp0_iter8_reg;
    sc_signal< sc_lv<12> > exp_res_7_V_reg_1986_pp0_iter9_reg;
    sc_signal< sc_lv<12> > exp_res_4_V_reg_2002;
    sc_signal< sc_lv<12> > exp_res_4_V_reg_2002_pp0_iter7_reg;
    sc_signal< sc_lv<12> > exp_res_4_V_reg_2002_pp0_iter8_reg;
    sc_signal< sc_lv<12> > exp_res_4_V_reg_2002_pp0_iter9_reg;
    sc_signal< sc_lv<12> > exp_res_5_V_reg_2008;
    sc_signal< sc_lv<12> > exp_res_5_V_reg_2008_pp0_iter7_reg;
    sc_signal< sc_lv<12> > exp_res_5_V_reg_2008_pp0_iter8_reg;
    sc_signal< sc_lv<12> > exp_res_5_V_reg_2008_pp0_iter9_reg;
    sc_signal< sc_lv<12> > exp_res_6_V_reg_2014;
    sc_signal< sc_lv<12> > exp_res_6_V_reg_2014_pp0_iter7_reg;
    sc_signal< sc_lv<12> > exp_res_6_V_reg_2014_pp0_iter8_reg;
    sc_signal< sc_lv<12> > exp_res_6_V_reg_2014_pp0_iter9_reg;
    sc_signal< sc_lv<12> > exp_res_8_V_reg_2020;
    sc_signal< sc_lv<12> > exp_res_8_V_reg_2020_pp0_iter7_reg;
    sc_signal< sc_lv<12> > exp_res_8_V_reg_2020_pp0_iter8_reg;
    sc_signal< sc_lv<12> > exp_res_8_V_reg_2020_pp0_iter9_reg;
    sc_signal< sc_lv<12> > exp_res_9_V_reg_2026;
    sc_signal< sc_lv<12> > exp_res_9_V_reg_2026_pp0_iter7_reg;
    sc_signal< sc_lv<12> > exp_res_9_V_reg_2026_pp0_iter8_reg;
    sc_signal< sc_lv<12> > exp_res_9_V_reg_2026_pp0_iter9_reg;
    sc_signal< sc_lv<12> > add_ln703_3_fu_1329_p2;
    sc_signal< sc_lv<12> > add_ln703_3_reg_2032;
    sc_signal< sc_lv<10> > y_V_10_reg_2037;
    sc_signal< sc_lv<12> > inv_exp_sum_V_reg_2047;
    sc_signal< sc_lv<20> > sext_ln1116_fu_1373_p1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln306_fu_1276_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln306_1_fu_1280_p1;
    sc_signal< sc_lv<64> > zext_ln306_2_fu_1284_p1;
    sc_signal< sc_lv<64> > zext_ln306_3_fu_1288_p1;
    sc_signal< sc_lv<64> > zext_ln306_7_fu_1292_p1;
    sc_signal< sc_lv<64> > zext_ln306_4_fu_1296_p1;
    sc_signal< sc_lv<64> > zext_ln306_5_fu_1300_p1;
    sc_signal< sc_lv<64> > zext_ln306_6_fu_1304_p1;
    sc_signal< sc_lv<64> > zext_ln306_8_fu_1308_p1;
    sc_signal< sc_lv<64> > zext_ln306_9_fu_1312_p1;
    sc_signal< sc_lv<64> > zext_ln314_fu_1369_p1;
    sc_signal< sc_lv<14> > res_0_V_preg;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<14> > res_1_V_preg;
    sc_signal< sc_lv<14> > res_2_V_preg;
    sc_signal< sc_lv<14> > res_3_V_preg;
    sc_signal< sc_lv<14> > res_4_V_preg;
    sc_signal< sc_lv<14> > res_5_V_preg;
    sc_signal< sc_lv<14> > res_6_V_preg;
    sc_signal< sc_lv<14> > res_7_V_preg;
    sc_signal< sc_lv<14> > res_8_V_preg;
    sc_signal< sc_lv<14> > res_9_V_preg;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_350_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_350_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_350_p2;
    sc_signal< sc_lv<16> > select_ln86_fu_356_p1;
    sc_signal< sc_lv<16> > select_ln86_fu_356_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_364_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_1_fu_364_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_364_p2;
    sc_signal< sc_lv<16> > select_ln86_1_fu_370_p1;
    sc_signal< sc_lv<16> > select_ln86_1_fu_370_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_3_fu_384_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_3_fu_384_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_384_p2;
    sc_signal< sc_lv<16> > select_ln86_3_fu_390_p1;
    sc_signal< sc_lv<16> > select_ln86_3_fu_390_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_4_fu_398_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_4_fu_398_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_4_fu_398_p2;
    sc_signal< sc_lv<16> > select_ln86_4_fu_404_p1;
    sc_signal< sc_lv<16> > select_ln86_4_fu_404_p2;
    sc_signal< sc_lv<16> > select_ln86_2_fu_418_p3;
    sc_signal< sc_lv<16> > select_ln86_5_fu_423_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_6_fu_428_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_7_fu_442_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_8_fu_452_p2;
    sc_signal< sc_lv<16> > x_max_V_fu_456_p3;
    sc_signal< sc_lv<17> > sext_ln703_fu_462_p1;
    sc_signal< sc_lv<17> > sext_ln703_1_fu_465_p1;
    sc_signal< sc_lv<17> > sub_ln1193_fu_469_p2;
    sc_signal< sc_lv<17> > sext_ln703_2_fu_491_p1;
    sc_signal< sc_lv<17> > sub_ln1193_1_fu_494_p2;
    sc_signal< sc_lv<17> > sext_ln703_3_fu_516_p1;
    sc_signal< sc_lv<17> > sub_ln1193_2_fu_519_p2;
    sc_signal< sc_lv<17> > sext_ln703_4_fu_541_p1;
    sc_signal< sc_lv<17> > sub_ln1193_3_fu_544_p2;
    sc_signal< sc_lv<17> > sext_ln703_5_fu_566_p1;
    sc_signal< sc_lv<17> > sub_ln1193_4_fu_569_p2;
    sc_signal< sc_lv<17> > sext_ln703_6_fu_591_p1;
    sc_signal< sc_lv<17> > sub_ln1193_5_fu_594_p2;
    sc_signal< sc_lv<17> > sext_ln703_7_fu_616_p1;
    sc_signal< sc_lv<17> > sub_ln1193_6_fu_619_p2;
    sc_signal< sc_lv<17> > sext_ln703_8_fu_641_p1;
    sc_signal< sc_lv<17> > sub_ln1193_7_fu_644_p2;
    sc_signal< sc_lv<17> > sext_ln703_9_fu_666_p1;
    sc_signal< sc_lv<17> > sub_ln1193_8_fu_669_p2;
    sc_signal< sc_lv<17> > sext_ln703_10_fu_691_p1;
    sc_signal< sc_lv<17> > sub_ln1193_9_fu_694_p2;
    sc_signal< sc_lv<1> > xor_ln786_fu_816_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_830_p2;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_840_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_854_p2;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_864_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_878_p2;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_888_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_902_p2;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_912_p2;
    sc_signal< sc_lv<1> > xor_ln340_4_fu_926_p2;
    sc_signal< sc_lv<1> > xor_ln786_5_fu_936_p2;
    sc_signal< sc_lv<1> > xor_ln340_5_fu_950_p2;
    sc_signal< sc_lv<1> > xor_ln786_6_fu_960_p2;
    sc_signal< sc_lv<1> > xor_ln340_6_fu_974_p2;
    sc_signal< sc_lv<1> > xor_ln786_7_fu_984_p2;
    sc_signal< sc_lv<1> > xor_ln340_7_fu_998_p2;
    sc_signal< sc_lv<1> > xor_ln786_8_fu_1008_p2;
    sc_signal< sc_lv<1> > xor_ln340_8_fu_1022_p2;
    sc_signal< sc_lv<1> > xor_ln786_9_fu_1032_p2;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_1046_p2;
    sc_signal< sc_lv<1> > xor_ln340_10_fu_826_p2;
    sc_signal< sc_lv<1> > and_ln786_fu_821_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_835_p2;
    sc_signal< sc_lv<10> > select_ln340_fu_1056_p3;
    sc_signal< sc_lv<10> > select_ln388_fu_1063_p3;
    sc_signal< sc_lv<1> > xor_ln340_11_fu_850_p2;
    sc_signal< sc_lv<1> > and_ln786_1_fu_845_p2;
    sc_signal< sc_lv<1> > or_ln340_1_fu_859_p2;
    sc_signal< sc_lv<10> > select_ln340_2_fu_1078_p3;
    sc_signal< sc_lv<10> > select_ln388_1_fu_1085_p3;
    sc_signal< sc_lv<1> > xor_ln340_12_fu_874_p2;
    sc_signal< sc_lv<1> > and_ln786_2_fu_869_p2;
    sc_signal< sc_lv<1> > or_ln340_2_fu_883_p2;
    sc_signal< sc_lv<10> > select_ln340_4_fu_1100_p3;
    sc_signal< sc_lv<10> > select_ln388_2_fu_1107_p3;
    sc_signal< sc_lv<1> > xor_ln340_13_fu_898_p2;
    sc_signal< sc_lv<1> > and_ln786_3_fu_893_p2;
    sc_signal< sc_lv<1> > or_ln340_3_fu_907_p2;
    sc_signal< sc_lv<10> > select_ln340_6_fu_1122_p3;
    sc_signal< sc_lv<10> > select_ln388_3_fu_1129_p3;
    sc_signal< sc_lv<1> > xor_ln340_14_fu_922_p2;
    sc_signal< sc_lv<1> > and_ln786_4_fu_917_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_931_p2;
    sc_signal< sc_lv<10> > select_ln340_8_fu_1144_p3;
    sc_signal< sc_lv<10> > select_ln388_4_fu_1151_p3;
    sc_signal< sc_lv<1> > xor_ln340_15_fu_946_p2;
    sc_signal< sc_lv<1> > and_ln786_5_fu_941_p2;
    sc_signal< sc_lv<1> > or_ln340_5_fu_955_p2;
    sc_signal< sc_lv<10> > select_ln340_10_fu_1166_p3;
    sc_signal< sc_lv<10> > select_ln388_5_fu_1173_p3;
    sc_signal< sc_lv<1> > xor_ln340_16_fu_970_p2;
    sc_signal< sc_lv<1> > and_ln786_6_fu_965_p2;
    sc_signal< sc_lv<1> > or_ln340_6_fu_979_p2;
    sc_signal< sc_lv<10> > select_ln340_12_fu_1188_p3;
    sc_signal< sc_lv<10> > select_ln388_6_fu_1195_p3;
    sc_signal< sc_lv<1> > xor_ln340_17_fu_994_p2;
    sc_signal< sc_lv<1> > and_ln786_7_fu_989_p2;
    sc_signal< sc_lv<1> > or_ln340_7_fu_1003_p2;
    sc_signal< sc_lv<10> > select_ln340_14_fu_1210_p3;
    sc_signal< sc_lv<10> > select_ln388_7_fu_1217_p3;
    sc_signal< sc_lv<1> > xor_ln340_18_fu_1018_p2;
    sc_signal< sc_lv<1> > and_ln786_8_fu_1013_p2;
    sc_signal< sc_lv<1> > or_ln340_8_fu_1027_p2;
    sc_signal< sc_lv<10> > select_ln340_16_fu_1232_p3;
    sc_signal< sc_lv<10> > select_ln388_8_fu_1239_p3;
    sc_signal< sc_lv<1> > xor_ln340_19_fu_1042_p2;
    sc_signal< sc_lv<1> > and_ln786_9_fu_1037_p2;
    sc_signal< sc_lv<1> > or_ln340_9_fu_1051_p2;
    sc_signal< sc_lv<10> > select_ln340_18_fu_1254_p3;
    sc_signal< sc_lv<10> > select_ln388_9_fu_1261_p3;
    sc_signal< sc_lv<12> > add_ln703_1_fu_1320_p2;
    sc_signal< sc_lv<12> > add_ln703_fu_1316_p2;
    sc_signal< sc_lv<12> > add_ln703_2_fu_1324_p2;
    sc_signal< sc_lv<12> > add_ln703_5_fu_1339_p2;
    sc_signal< sc_lv<12> > add_ln703_4_fu_1335_p2;
    sc_signal< sc_lv<12> > add_ln703_6_fu_1343_p2;
    sc_signal< sc_lv<12> > add_ln703_7_fu_1348_p2;
    sc_signal< sc_lv<12> > exp_sum_V_fu_1354_p2;
    sc_signal< sc_lv<20> > grp_fu_1506_p2;
    sc_signal< sc_lv<20> > grp_fu_1513_p2;
    sc_signal< sc_lv<20> > grp_fu_1520_p2;
    sc_signal< sc_lv<20> > grp_fu_1527_p2;
    sc_signal< sc_lv<20> > grp_fu_1534_p2;
    sc_signal< sc_lv<20> > grp_fu_1541_p2;
    sc_signal< sc_lv<20> > grp_fu_1548_p2;
    sc_signal< sc_lv<20> > grp_fu_1555_p2;
    sc_signal< sc_lv<20> > grp_fu_1562_p2;
    sc_signal< sc_lv<20> > grp_fu_1569_p2;
    sc_signal< sc_lv<12> > grp_fu_1506_p1;
    sc_signal< sc_lv<12> > grp_fu_1513_p1;
    sc_signal< sc_lv<12> > grp_fu_1520_p1;
    sc_signal< sc_lv<12> > grp_fu_1527_p1;
    sc_signal< sc_lv<12> > grp_fu_1534_p1;
    sc_signal< sc_lv<12> > grp_fu_1541_p1;
    sc_signal< sc_lv<12> > grp_fu_1548_p1;
    sc_signal< sc_lv<12> > grp_fu_1555_p1;
    sc_signal< sc_lv<12> > grp_fu_1562_p1;
    sc_signal< sc_lv<12> > grp_fu_1569_p1;
    sc_signal< sc_logic > grp_fu_1506_ce;
    sc_signal< sc_logic > grp_fu_1513_ce;
    sc_signal< sc_logic > grp_fu_1520_ce;
    sc_signal< sc_logic > grp_fu_1527_ce;
    sc_signal< sc_logic > grp_fu_1534_ce;
    sc_signal< sc_logic > grp_fu_1541_ce;
    sc_signal< sc_logic > grp_fu_1548_ce;
    sc_signal< sc_logic > grp_fu_1555_ce;
    sc_signal< sc_logic > grp_fu_1562_ce;
    sc_signal< sc_logic > grp_fu_1569_ce;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to11;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_13;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln703_1_fu_1320_p2();
    void thread_add_ln703_2_fu_1324_p2();
    void thread_add_ln703_3_fu_1329_p2();
    void thread_add_ln703_4_fu_1335_p2();
    void thread_add_ln703_5_fu_1339_p2();
    void thread_add_ln703_6_fu_1343_p2();
    void thread_add_ln703_7_fu_1348_p2();
    void thread_add_ln703_fu_1316_p2();
    void thread_and_ln786_1_fu_845_p2();
    void thread_and_ln786_2_fu_869_p2();
    void thread_and_ln786_3_fu_893_p2();
    void thread_and_ln786_4_fu_917_p2();
    void thread_and_ln786_5_fu_941_p2();
    void thread_and_ln786_6_fu_965_p2();
    void thread_and_ln786_7_fu_989_p2();
    void thread_and_ln786_8_fu_1013_p2();
    void thread_and_ln786_9_fu_1037_p2();
    void thread_and_ln786_fu_821_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to11();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_exp_sum_V_fu_1354_p2();
    void thread_exp_table1_address0();
    void thread_exp_table1_address1();
    void thread_exp_table1_address2();
    void thread_exp_table1_address3();
    void thread_exp_table1_address4();
    void thread_exp_table1_address5();
    void thread_exp_table1_address6();
    void thread_exp_table1_address7();
    void thread_exp_table1_address8();
    void thread_exp_table1_address9();
    void thread_exp_table1_ce0();
    void thread_exp_table1_ce1();
    void thread_exp_table1_ce2();
    void thread_exp_table1_ce3();
    void thread_exp_table1_ce4();
    void thread_exp_table1_ce5();
    void thread_exp_table1_ce6();
    void thread_exp_table1_ce7();
    void thread_exp_table1_ce8();
    void thread_exp_table1_ce9();
    void thread_grp_fu_1506_ce();
    void thread_grp_fu_1506_p1();
    void thread_grp_fu_1513_ce();
    void thread_grp_fu_1513_p1();
    void thread_grp_fu_1520_ce();
    void thread_grp_fu_1520_p1();
    void thread_grp_fu_1527_ce();
    void thread_grp_fu_1527_p1();
    void thread_grp_fu_1534_ce();
    void thread_grp_fu_1534_p1();
    void thread_grp_fu_1541_ce();
    void thread_grp_fu_1541_p1();
    void thread_grp_fu_1548_ce();
    void thread_grp_fu_1548_p1();
    void thread_grp_fu_1555_ce();
    void thread_grp_fu_1555_p1();
    void thread_grp_fu_1562_ce();
    void thread_grp_fu_1562_p1();
    void thread_grp_fu_1569_ce();
    void thread_grp_fu_1569_p1();
    void thread_icmp_ln1496_1_fu_364_p0();
    void thread_icmp_ln1496_1_fu_364_p1();
    void thread_icmp_ln1496_1_fu_364_p2();
    void thread_icmp_ln1496_2_fu_378_p2();
    void thread_icmp_ln1496_3_fu_384_p0();
    void thread_icmp_ln1496_3_fu_384_p1();
    void thread_icmp_ln1496_3_fu_384_p2();
    void thread_icmp_ln1496_4_fu_398_p0();
    void thread_icmp_ln1496_4_fu_398_p1();
    void thread_icmp_ln1496_4_fu_398_p2();
    void thread_icmp_ln1496_5_fu_412_p2();
    void thread_icmp_ln1496_6_fu_428_p2();
    void thread_icmp_ln1496_7_fu_442_p2();
    void thread_icmp_ln1496_8_fu_452_p2();
    void thread_icmp_ln1496_fu_350_p0();
    void thread_icmp_ln1496_fu_350_p1();
    void thread_icmp_ln1496_fu_350_p2();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_or_ln340_1_fu_859_p2();
    void thread_or_ln340_2_fu_883_p2();
    void thread_or_ln340_3_fu_907_p2();
    void thread_or_ln340_4_fu_931_p2();
    void thread_or_ln340_5_fu_955_p2();
    void thread_or_ln340_6_fu_979_p2();
    void thread_or_ln340_7_fu_1003_p2();
    void thread_or_ln340_8_fu_1027_p2();
    void thread_or_ln340_9_fu_1051_p2();
    void thread_or_ln340_fu_835_p2();
    void thread_res_0_V();
    void thread_res_0_V_ap_vld();
    void thread_res_1_V();
    void thread_res_1_V_ap_vld();
    void thread_res_2_V();
    void thread_res_2_V_ap_vld();
    void thread_res_3_V();
    void thread_res_3_V_ap_vld();
    void thread_res_4_V();
    void thread_res_4_V_ap_vld();
    void thread_res_5_V();
    void thread_res_5_V_ap_vld();
    void thread_res_6_V();
    void thread_res_6_V_ap_vld();
    void thread_res_7_V();
    void thread_res_7_V_ap_vld();
    void thread_res_8_V();
    void thread_res_8_V_ap_vld();
    void thread_res_9_V();
    void thread_res_9_V_ap_vld();
    void thread_select_ln340_10_fu_1166_p3();
    void thread_select_ln340_12_fu_1188_p3();
    void thread_select_ln340_14_fu_1210_p3();
    void thread_select_ln340_16_fu_1232_p3();
    void thread_select_ln340_18_fu_1254_p3();
    void thread_select_ln340_2_fu_1078_p3();
    void thread_select_ln340_4_fu_1100_p3();
    void thread_select_ln340_6_fu_1122_p3();
    void thread_select_ln340_8_fu_1144_p3();
    void thread_select_ln340_fu_1056_p3();
    void thread_select_ln388_1_fu_1085_p3();
    void thread_select_ln388_2_fu_1107_p3();
    void thread_select_ln388_3_fu_1129_p3();
    void thread_select_ln388_4_fu_1151_p3();
    void thread_select_ln388_5_fu_1173_p3();
    void thread_select_ln388_6_fu_1195_p3();
    void thread_select_ln388_7_fu_1217_p3();
    void thread_select_ln388_8_fu_1239_p3();
    void thread_select_ln388_9_fu_1261_p3();
    void thread_select_ln388_fu_1063_p3();
    void thread_select_ln86_1_fu_370_p1();
    void thread_select_ln86_1_fu_370_p2();
    void thread_select_ln86_1_fu_370_p3();
    void thread_select_ln86_2_fu_418_p3();
    void thread_select_ln86_3_fu_390_p1();
    void thread_select_ln86_3_fu_390_p2();
    void thread_select_ln86_3_fu_390_p3();
    void thread_select_ln86_4_fu_404_p1();
    void thread_select_ln86_4_fu_404_p2();
    void thread_select_ln86_4_fu_404_p3();
    void thread_select_ln86_5_fu_423_p3();
    void thread_select_ln86_6_fu_434_p3();
    void thread_select_ln86_7_fu_446_p3();
    void thread_select_ln86_fu_356_p1();
    void thread_select_ln86_fu_356_p2();
    void thread_select_ln86_fu_356_p3();
    void thread_sext_ln1116_fu_1373_p1();
    void thread_sext_ln703_10_fu_691_p1();
    void thread_sext_ln703_1_fu_465_p1();
    void thread_sext_ln703_2_fu_491_p1();
    void thread_sext_ln703_3_fu_516_p1();
    void thread_sext_ln703_4_fu_541_p1();
    void thread_sext_ln703_5_fu_566_p1();
    void thread_sext_ln703_6_fu_591_p1();
    void thread_sext_ln703_7_fu_616_p1();
    void thread_sext_ln703_8_fu_641_p1();
    void thread_sext_ln703_9_fu_666_p1();
    void thread_sext_ln703_fu_462_p1();
    void thread_sub_ln1193_1_fu_494_p2();
    void thread_sub_ln1193_2_fu_519_p2();
    void thread_sub_ln1193_3_fu_544_p2();
    void thread_sub_ln1193_4_fu_569_p2();
    void thread_sub_ln1193_5_fu_594_p2();
    void thread_sub_ln1193_6_fu_619_p2();
    void thread_sub_ln1193_7_fu_644_p2();
    void thread_sub_ln1193_8_fu_669_p2();
    void thread_sub_ln1193_9_fu_694_p2();
    void thread_sub_ln1193_fu_469_p2();
    void thread_x_max_V_fu_456_p3();
    void thread_xor_ln340_10_fu_826_p2();
    void thread_xor_ln340_11_fu_850_p2();
    void thread_xor_ln340_12_fu_874_p2();
    void thread_xor_ln340_13_fu_898_p2();
    void thread_xor_ln340_14_fu_922_p2();
    void thread_xor_ln340_15_fu_946_p2();
    void thread_xor_ln340_16_fu_970_p2();
    void thread_xor_ln340_17_fu_994_p2();
    void thread_xor_ln340_18_fu_1018_p2();
    void thread_xor_ln340_19_fu_1042_p2();
    void thread_xor_ln340_1_fu_854_p2();
    void thread_xor_ln340_2_fu_878_p2();
    void thread_xor_ln340_3_fu_902_p2();
    void thread_xor_ln340_4_fu_926_p2();
    void thread_xor_ln340_5_fu_950_p2();
    void thread_xor_ln340_6_fu_974_p2();
    void thread_xor_ln340_7_fu_998_p2();
    void thread_xor_ln340_8_fu_1022_p2();
    void thread_xor_ln340_9_fu_1046_p2();
    void thread_xor_ln340_fu_830_p2();
    void thread_xor_ln786_1_fu_840_p2();
    void thread_xor_ln786_2_fu_864_p2();
    void thread_xor_ln786_3_fu_888_p2();
    void thread_xor_ln786_4_fu_912_p2();
    void thread_xor_ln786_5_fu_936_p2();
    void thread_xor_ln786_6_fu_960_p2();
    void thread_xor_ln786_7_fu_984_p2();
    void thread_xor_ln786_8_fu_1008_p2();
    void thread_xor_ln786_9_fu_1032_p2();
    void thread_xor_ln786_fu_816_p2();
    void thread_y_V_1_fu_1092_p3();
    void thread_y_V_2_fu_1114_p3();
    void thread_y_V_3_fu_1136_p3();
    void thread_y_V_4_fu_1158_p3();
    void thread_y_V_5_fu_1180_p3();
    void thread_y_V_6_fu_1202_p3();
    void thread_y_V_7_fu_1224_p3();
    void thread_y_V_8_fu_1246_p3();
    void thread_y_V_9_fu_1268_p3();
    void thread_y_V_fu_1070_p3();
    void thread_zext_ln306_1_fu_1280_p1();
    void thread_zext_ln306_2_fu_1284_p1();
    void thread_zext_ln306_3_fu_1288_p1();
    void thread_zext_ln306_4_fu_1296_p1();
    void thread_zext_ln306_5_fu_1300_p1();
    void thread_zext_ln306_6_fu_1304_p1();
    void thread_zext_ln306_7_fu_1292_p1();
    void thread_zext_ln306_8_fu_1308_p1();
    void thread_zext_ln306_9_fu_1312_p1();
    void thread_zext_ln306_fu_1276_p1();
    void thread_zext_ln314_fu_1369_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
