Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Mar  2 17:42:02 2025
| Host         : LukasDell running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seg_display_driver_timing_summary_routed.rpt -pb seg_display_driver_timing_summary_routed.pb -rpx seg_display_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : seg_display_driver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_div/count_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.569        0.000                      0                   17        0.324        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.569        0.000                      0                   17        0.324        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.695ns (70.157%)  route 0.721ns (29.843%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     5.145    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.313    clk_div/count_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.987 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    clk_div/count_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    clk_div/count_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clk_div/count_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clk_div/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.338    clk_div/count_reg[12]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.561 r  clk_div/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.561    clk_div/count_reg[16]_i_1_n_7
    SLICE_X62Y25         FDRE                                         r  clk_div/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.843    clk_div/clk
    SLICE_X62Y25         FDRE                                         r  clk_div/count_reg[16]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.062    15.130    clk_div/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.692ns (70.382%)  route 0.712ns (29.618%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     5.145    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.313    clk_div/count_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.987 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    clk_div/count_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    clk_div/count_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clk_div/count_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.549 r  clk_div/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.549    clk_div/count_reg[12]_i_1_n_6
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.843    clk_div/clk
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[13]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.062    15.144    clk_div/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  7.595    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.671ns (70.121%)  route 0.712ns (29.879%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     5.145    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.313    clk_div/count_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.987 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    clk_div/count_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    clk_div/count_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clk_div/count_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.528 r  clk_div/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.528    clk_div/count_reg[12]_i_1_n_4
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.843    clk_div/clk
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[15]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.062    15.144    clk_div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.690ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 1.597ns (69.164%)  route 0.712ns (30.836%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     5.145    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.313    clk_div/count_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.987 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    clk_div/count_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    clk_div/count_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clk_div/count_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  clk_div/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.454    clk_div/count_reg[12]_i_1_n_5
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.843    clk_div/clk
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[14]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.062    15.144    clk_div/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  7.690    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 1.581ns (68.949%)  route 0.712ns (31.051%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     5.145    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.313    clk_div/count_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.987 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    clk_div/count_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    clk_div/count_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clk_div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clk_div/count_reg[8]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.438 r  clk_div/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.438    clk_div/count_reg[12]_i_1_n_7
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.843    clk_div/clk
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[12]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.062    15.144    clk_div/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.711ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.578ns (68.908%)  route 0.712ns (31.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     5.145    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.313    clk_div/count_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.987 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    clk_div/count_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    clk_div/count_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.435 r  clk_div/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.435    clk_div/count_reg[8]_i_1_n_6
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    clk_div/clk
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[9]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    clk_div/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  7.711    

Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.557ns (68.620%)  route 0.712ns (31.380%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     5.145    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.313    clk_div/count_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.987 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    clk_div/count_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    clk_div/count_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.414 r  clk_div/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.414    clk_div/count_reg[8]_i_1_n_4
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    clk_div/clk
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[11]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    clk_div/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  7.732    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 1.483ns (67.562%)  route 0.712ns (32.438%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     5.145    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.313    clk_div/count_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.987 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    clk_div/count_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    clk_div/count_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.340 r  clk_div/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.340    clk_div/count_reg[8]_i_1_n_5
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    clk_div/clk
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[10]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    clk_div/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  7.806    

Slack (MET) :             7.822ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 1.467ns (67.324%)  route 0.712ns (32.676%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     5.145    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.313    clk_div/count_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.987 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    clk_div/count_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  clk_div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    clk_div/count_reg[4]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.324 r  clk_div/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.324    clk_div/count_reg[8]_i_1_n_7
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    clk_div/clk
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[8]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.062    15.146    clk_div/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  7.822    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 clk_div/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 1.464ns (67.279%)  route 0.712ns (32.721%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.624     5.145    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  clk_div/count_reg[1]/Q
                         net (fo=1, routed)           0.712     6.313    clk_div/count_reg_n_0_[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.987 r  clk_div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    clk_div/count_reg[0]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.321 r  clk_div/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.321    clk_div/count_reg[4]_i_1_n_6
    SLICE_X62Y22         FDRE                                         r  clk_div/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.505    14.846    clk_div/clk
    SLICE_X62Y22         FDRE                                         r  clk_div/count_reg[5]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.062    15.147    clk_div/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  7.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  clk_div/count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.782    clk_div/count_reg_n_0_[0]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk_div/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.827    clk_div/count[0]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  clk_div/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    clk_div/count_reg[0]_i_1_n_7
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     1.981    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    clk_div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.466    clk_div/clk
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clk_div/count_reg[11]/Q
                         net (fo=1, routed)           0.183     1.790    clk_div/count_reg_n_0_[11]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  clk_div/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    clk_div/count_reg[8]_i_1_n_4
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.978    clk_div/clk
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    clk_div/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.465    clk_div/clk
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clk_div/count_reg[15]/Q
                         net (fo=1, routed)           0.183     1.789    clk_div/count_reg_n_0_[15]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  clk_div/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    clk_div/count_reg[12]_i_1_n_4
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    clk_div/clk
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    clk_div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clk_div/count_reg[3]/Q
                         net (fo=1, routed)           0.183     1.792    clk_div/count_reg_n_0_[3]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  clk_div/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    clk_div/count_reg[0]_i_1_n_4
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     1.981    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    clk_div/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_div/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    clk_div/clk
    SLICE_X62Y22         FDRE                                         r  clk_div/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clk_div/count_reg[7]/Q
                         net (fo=1, routed)           0.183     1.792    clk_div/count_reg_n_0_[7]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  clk_div/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    clk_div/count_reg[4]_i_1_n_4
    SLICE_X62Y22         FDRE                                         r  clk_div/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.980    clk_div/clk
    SLICE_X62Y22         FDRE                                         r  clk_div/count_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    clk_div/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 clk_div/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  clk_div/count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.782    clk_div/count_reg_n_0_[0]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  clk_div/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.827    clk_div/count[0]_i_2_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.933 r  clk_div/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.933    clk_div/count_reg[0]_i_1_n_6
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     1.981    clk_div/clk
    SLICE_X62Y21         FDRE                                         r  clk_div/count_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    clk_div/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 clk_div/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.870%)  route 0.228ns (47.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.465    clk_div/clk
    SLICE_X62Y25         FDRE                                         r  clk_div/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clk_div/count_reg[16]/Q
                         net (fo=3, routed)           0.228     1.834    clk_div/out[0]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.949 r  clk_div/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    clk_div/count_reg[16]_i_1_n_7
    SLICE_X62Y25         FDRE                                         r  clk_div/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    clk_div/clk
    SLICE_X62Y25         FDRE                                         r  clk_div/count_reg[16]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    clk_div/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 clk_div/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.256ns (52.428%)  route 0.232ns (47.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.582     1.465    clk_div/clk
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clk_div/count_reg[12]/Q
                         net (fo=1, routed)           0.232     1.838    clk_div/count_reg_n_0_[12]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.953 r  clk_div/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    clk_div/count_reg[12]_i_1_n_7
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.850     1.977    clk_div/clk
    SLICE_X62Y24         FDRE                                         r  clk_div/count_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    clk_div/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 clk_div/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.256ns (52.428%)  route 0.232ns (47.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    clk_div/clk
    SLICE_X62Y22         FDRE                                         r  clk_div/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clk_div/count_reg[4]/Q
                         net (fo=1, routed)           0.232     1.841    clk_div/count_reg_n_0_[4]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.956 r  clk_div/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.956    clk_div/count_reg[4]_i_1_n_7
    SLICE_X62Y22         FDRE                                         r  clk_div/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.980    clk_div/clk
    SLICE_X62Y22         FDRE                                         r  clk_div/count_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    clk_div/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 clk_div/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.256ns (52.428%)  route 0.232ns (47.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.466    clk_div/clk
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clk_div/count_reg[8]/Q
                         net (fo=1, routed)           0.232     1.839    clk_div/count_reg_n_0_[8]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  clk_div/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    clk_div/count_reg[8]_i_1_n_7
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.978    clk_div/clk
    SLICE_X62Y23         FDRE                                         r  clk_div/count_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    clk_div/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   clk_div/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   clk_div/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   clk_div/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   clk_div/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   clk_div/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   clk_div/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   clk_div/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   clk_div/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   clk_div/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   clk_div/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   clk_div/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   clk_div/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   clk_div/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   clk_div/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   clk_div/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   clk_div/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   clk_div/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   clk_div/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   clk_div/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   clk_div/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   clk_div/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   clk_div/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   clk_div/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   clk_div/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   clk_div/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   clk_div/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   clk_div/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   clk_div/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   clk_div/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_data_0[5]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.308ns  (logic 5.567ns (45.234%)  route 6.740ns (54.766%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  output_data_0[5] (IN)
                         net (fo=0)                   0.000     0.000    output_data_0[5]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  output_data_0_IBUF[5]_inst/O
                         net (fo=27, routed)          2.377     3.835    output_data_0_IBUF[5]
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.959 r  seg_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           1.167     5.126    seg_OBUF[5]_inst_i_7_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.250 r  seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.238     6.488    seg_OBUF[1]_inst_i_4_n_0
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.154     6.642 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.959     8.600    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.707    12.308 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.308    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_data_0[3]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.927ns  (logic 5.602ns (46.970%)  route 6.325ns (53.030%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  output_data_0[3] (IN)
                         net (fo=0)                   0.000     0.000    output_data_0[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  output_data_0_IBUF[3]_inst/O
                         net (fo=27, routed)          2.407     3.875    output_data_0_IBUF[3]
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.999 r  seg_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.797     4.796    seg_OBUF[3]_inst_i_6_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.920 r  seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.815     5.735    seg_OBUF[0]_inst_i_4_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.152     5.887 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.306     8.194    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    11.927 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.927    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_data_0[5]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.556ns  (logic 5.595ns (48.418%)  route 5.961ns (51.582%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  output_data_0[5] (IN)
                         net (fo=0)                   0.000     0.000    output_data_0[5]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  output_data_0_IBUF[5]_inst/O
                         net (fo=27, routed)          2.377     3.835    output_data_0_IBUF[5]
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.959 r  seg_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           1.042     5.000    seg_OBUF[5]_inst_i_7_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I2_O)        0.152     5.152 r  seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.601     5.753    seg_OBUF[4]_inst_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I4_O)        0.326     6.079 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.941     8.021    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.556 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.556    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_data_0[5]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.515ns  (logic 5.580ns (48.455%)  route 5.936ns (51.545%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  output_data_0[5] (IN)
                         net (fo=0)                   0.000     0.000    output_data_0[5]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  output_data_0_IBUF[5]_inst/O
                         net (fo=27, routed)          2.190     3.648    output_data_0_IBUF[5]
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.772 r  seg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.824     4.596    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y28         LUT3 (Prop_lut3_I2_O)        0.152     4.748 r  seg_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.848     5.596    seg_OBUF[5]_inst_i_3_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.326     5.922 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.074     7.996    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.515 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.515    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_data_0[5]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.330ns  (logic 5.359ns (47.299%)  route 5.971ns (52.701%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  output_data_0[5] (IN)
                         net (fo=0)                   0.000     0.000    output_data_0[5]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  output_data_0_IBUF[5]_inst/O
                         net (fo=27, routed)          2.377     3.835    output_data_0_IBUF[5]
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.959 r  seg_OBUF[5]_inst_i_7/O
                         net (fo=3, routed)           1.042     5.000    seg_OBUF[5]_inst_i_7_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I0_O)        0.124     5.124 r  seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.810     5.934    seg_OBUF[5]_inst_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.058 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.743     7.801    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.330 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.330    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_data_0[3]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.112ns  (logic 5.376ns (48.384%)  route 5.735ns (51.616%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  output_data_0[3] (IN)
                         net (fo=0)                   0.000     0.000    output_data_0[3]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  output_data_0_IBUF[3]_inst/O
                         net (fo=27, routed)          2.407     3.875    output_data_0_IBUF[3]
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.999 r  seg_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.798     4.797    seg_OBUF[3]_inst_i_6_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.921 r  seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.632     5.553    seg_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.677 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.899     7.576    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.112 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.112    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_data_0[5]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.033ns  (logic 5.341ns (48.404%)  route 5.693ns (51.596%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  output_data_0[5] (IN)
                         net (fo=0)                   0.000     0.000    output_data_0[5]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  output_data_0_IBUF[5]_inst/O
                         net (fo=27, routed)          2.190     3.648    output_data_0_IBUF[5]
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.124     3.772 r  seg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.824     4.596    seg_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124     4.720 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.927     5.647    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I4_O)        0.124     5.771 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.751     7.523    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.033 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.033    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.267ns  (logic 4.335ns (59.654%)  route 2.932ns (40.346%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  select_digit_reg[0]/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  select_digit_reg[0]/Q
                         net (fo=14, routed)          1.027     1.483    select_digit[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.152     1.635 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.905     3.540    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727     7.267 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.267    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.620ns  (logic 4.103ns (61.977%)  route 2.517ns (38.023%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  select_digit_reg[0]/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  select_digit_reg[0]/Q
                         net (fo=14, routed)          0.857     1.313    select_digit[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.437 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.661     3.097    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.620 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.620    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.508ns  (logic 4.079ns (62.680%)  route 2.429ns (37.320%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  select_digit_reg[0]/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  select_digit_reg[0]/Q
                         net (fo=14, routed)          0.630     1.086    select_digit[0]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.210 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.799     3.009    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.508 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.508    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            select_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  select_digit_reg[0]/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  select_digit_reg[0]/Q
                         net (fo=14, routed)          0.204     0.345    select_digit[0]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.390 r  select_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.390    select_digit[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  select_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            select_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.210ns (46.026%)  route 0.246ns (53.974%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  select_digit_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  select_digit_reg[1]/Q
                         net (fo=12, routed)          0.246     0.410    select_digit[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.046     0.456 r  select_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.456    select_digit[1]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  select_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.386ns (68.936%)  route 0.625ns (31.064%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE                         0.000     0.000 r  select_digit_reg[0]/C
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  select_digit_reg[0]/Q
                         net (fo=14, routed)          0.247     0.388    select_digit[0]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.433 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.378     0.811    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.011 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.011    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.421ns (70.571%)  route 0.592ns (29.429%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  select_digit_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  select_digit_reg[1]/Q
                         net (fo=12, routed)          0.197     0.361    select_digit[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.406 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.395     0.801    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.013 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.013    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.433ns (70.911%)  route 0.588ns (29.089%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  select_digit_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  select_digit_reg[1]/Q
                         net (fo=12, routed)          0.256     0.420    select_digit[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.465 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.332     0.797    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.021 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.021    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.439ns (69.677%)  route 0.626ns (30.323%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  select_digit_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  select_digit_reg[1]/Q
                         net (fo=12, routed)          0.243     0.407    select_digit[1]
    SLICE_X62Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.452 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.383     0.835    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.065 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.065    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.484ns (70.650%)  route 0.617ns (29.350%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  select_digit_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  select_digit_reg[1]/Q
                         net (fo=12, routed)          0.197     0.361    select_digit[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.043     0.404 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.419     0.824    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     2.101 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.101    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.430ns (67.061%)  route 0.702ns (32.939%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  select_digit_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  select_digit_reg[1]/Q
                         net (fo=12, routed)          0.188     0.352    select_digit[1]
    SLICE_X61Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.397 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.515     0.911    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.132 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.132    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.445ns (67.585%)  route 0.693ns (32.415%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  select_digit_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  select_digit_reg[1]/Q
                         net (fo=12, routed)          0.246     0.410    select_digit[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.455 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.447     0.902    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.139 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.139    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 select_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.479ns (66.704%)  route 0.738ns (33.296%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  select_digit_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  select_digit_reg[1]/Q
                         net (fo=12, routed)          0.256     0.420    select_digit[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.044     0.464 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.482     0.946    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.271     2.217 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.217    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





