$date
	Sat Oct 22 20:44:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#744362
b11010 &
b11010 %
1$
b11010 !
1"
#744363
0"
#744366
b1101 &
b1101 %
#744370
b101000 &
b101000 %
#744374
b10100 &
b10100 %
#744378
b1010 &
b1010 %
#744382
b101 &
b101 %
#744386
b10000 &
b10000 %
#744390
b1000 &
b1000 %
#744394
b100 &
b100 %
#744398
b10 &
b10 %
#744402
b1 &
b1 %
1#
#744406
b0 &
0#
b0 %
0$
#1791685
b11 !
1"
#1791686
b11 &
b11 %
1$
#1791687
0"
#1791690
b1010 &
b1010 %
#1791694
b101 &
b101 %
#1791698
b10000 &
b10000 %
#1791702
b1000 &
b1000 %
#1791706
b100 &
b100 %
#1791710
b10 &
b10 %
#1791714
b1 &
b1 %
1#
#1791718
b0 &
0#
b0 %
0$
#2760446
b1011 &
b1011 %
1$
b1011 !
1"
#2760447
0"
#2760450
b100010 &
b100010 %
#2760454
b10001 &
b10001 %
#2760458
b110100 &
b110100 %
#2760462
b11010 &
b11010 %
#2760466
b1101 &
b1101 %
#2760470
b101000 &
b101000 %
#2760474
b10100 &
b10100 %
#2760478
b1010 &
b1010 %
#2760482
b101 &
b101 %
#2760486
b10000 &
b10000 %
#2760490
b1000 &
b1000 %
#2760494
b100 &
b100 %
#2760498
b10 &
b10 %
#2760502
b1 &
1#
b1 %
#2760506
b0 &
b0 %
0#
0$
#4500012
