Classic Timing Analyzer report for XZQ
Tue Jan 02 14:07:49 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                   ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.359 ns    ; MADD[0]       ; OUT1[6]$latch ; --         ; MADD[1]  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.390 ns    ; OUT1[0]$latch ; OUT1[0]       ; MADD[0]    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.302 ns   ; MADD[1]       ; OUT1[7]$latch ; --         ; MADD[0]  ; 0            ;
; Total number of failed paths ;       ;               ;             ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; MADD[1]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; MADD[0]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+---------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To            ; To Clock ;
+-------+--------------+------------+---------+---------------+----------+
; N/A   ; None         ; 3.359 ns   ; MADD[0] ; OUT1[6]$latch ; MADD[1]  ;
; N/A   ; None         ; 3.334 ns   ; MADD[0] ; OUT1[5]$latch ; MADD[1]  ;
; N/A   ; None         ; 3.081 ns   ; A[6]    ; OUT1[6]$latch ; MADD[1]  ;
; N/A   ; None         ; 3.052 ns   ; A[5]    ; OUT1[5]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.875 ns   ; B[5]    ; OUT1[5]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.872 ns   ; A[3]    ; OUT1[3]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.842 ns   ; C[6]    ; OUT1[6]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.737 ns   ; MADD[0] ; OUT1[4]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.682 ns   ; A[1]    ; OUT1[1]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.668 ns   ; B[6]    ; OUT1[6]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.667 ns   ; MADD[0] ; OUT1[6]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.642 ns   ; MADD[0] ; OUT1[5]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.642 ns   ; MADD[0] ; OUT1[7]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.580 ns   ; MADD[0] ; OUT1[2]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.577 ns   ; MADD[0] ; OUT1[1]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.574 ns   ; MADD[0] ; OUT1[0]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.564 ns   ; A[4]    ; OUT1[4]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.556 ns   ; MADD[0] ; OUT1[3]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.472 ns   ; MADD[1] ; OUT1[6]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.455 ns   ; C[4]    ; OUT1[4]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.419 ns   ; C[3]    ; OUT1[3]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.403 ns   ; MADD[1] ; OUT1[5]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.403 ns   ; B[2]    ; OUT1[2]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.401 ns   ; C[5]    ; OUT1[5]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.389 ns   ; A[6]    ; OUT1[6]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.360 ns   ; A[5]    ; OUT1[5]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.305 ns   ; B[4]    ; OUT1[4]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.298 ns   ; B[0]    ; OUT1[0]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.205 ns   ; A[0]    ; OUT1[0]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.183 ns   ; B[5]    ; OUT1[5]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.180 ns   ; A[3]    ; OUT1[3]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.153 ns   ; B[1]    ; OUT1[1]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.150 ns   ; C[6]    ; OUT1[6]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.123 ns   ; C[0]    ; OUT1[0]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.108 ns   ; C[2]    ; OUT1[2]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.099 ns   ; B[7]    ; OUT1[7]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.094 ns   ; C[1]    ; OUT1[1]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.045 ns   ; MADD[0] ; OUT1[4]$latch ; MADD[0]  ;
; N/A   ; None         ; 2.021 ns   ; MADD[1] ; OUT1[0]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.015 ns   ; MADD[1] ; OUT1[1]$latch ; MADD[1]  ;
; N/A   ; None         ; 2.001 ns   ; MADD[1] ; OUT1[2]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.990 ns   ; A[1]    ; OUT1[1]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.976 ns   ; B[6]    ; OUT1[6]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.950 ns   ; MADD[0] ; OUT1[7]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.888 ns   ; MADD[0] ; OUT1[2]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.885 ns   ; MADD[0] ; OUT1[1]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.882 ns   ; MADD[0] ; OUT1[0]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.872 ns   ; A[4]    ; OUT1[4]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.864 ns   ; MADD[0] ; OUT1[3]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.841 ns   ; A[7]    ; OUT1[7]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.821 ns   ; A[2]    ; OUT1[2]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.780 ns   ; MADD[1] ; OUT1[6]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.763 ns   ; C[4]    ; OUT1[4]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.741 ns   ; B[3]    ; OUT1[3]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.727 ns   ; C[3]    ; OUT1[3]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.711 ns   ; MADD[1] ; OUT1[5]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.711 ns   ; B[2]    ; OUT1[2]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.709 ns   ; C[7]    ; OUT1[7]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.709 ns   ; C[5]    ; OUT1[5]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.618 ns   ; MADD[1] ; OUT1[4]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.613 ns   ; B[4]    ; OUT1[4]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.606 ns   ; B[0]    ; OUT1[0]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.539 ns   ; MADD[1] ; OUT1[3]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.523 ns   ; MADD[1] ; OUT1[7]$latch ; MADD[1]  ;
; N/A   ; None         ; 1.513 ns   ; A[0]    ; OUT1[0]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.461 ns   ; B[1]    ; OUT1[1]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.431 ns   ; C[0]    ; OUT1[0]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.416 ns   ; C[2]    ; OUT1[2]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.407 ns   ; B[7]    ; OUT1[7]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.402 ns   ; C[1]    ; OUT1[1]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.329 ns   ; MADD[1] ; OUT1[0]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.323 ns   ; MADD[1] ; OUT1[1]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.309 ns   ; MADD[1] ; OUT1[2]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.149 ns   ; A[7]    ; OUT1[7]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.129 ns   ; A[2]    ; OUT1[2]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.049 ns   ; B[3]    ; OUT1[3]$latch ; MADD[0]  ;
; N/A   ; None         ; 1.017 ns   ; C[7]    ; OUT1[7]$latch ; MADD[0]  ;
; N/A   ; None         ; 0.926 ns   ; MADD[1] ; OUT1[4]$latch ; MADD[0]  ;
; N/A   ; None         ; 0.847 ns   ; MADD[1] ; OUT1[3]$latch ; MADD[0]  ;
; N/A   ; None         ; 0.831 ns   ; MADD[1] ; OUT1[7]$latch ; MADD[0]  ;
+-------+--------------+------------+---------+---------------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+---------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To      ; From Clock ;
+-------+--------------+------------+---------------+---------+------------+
; N/A   ; None         ; 9.390 ns   ; OUT1[0]$latch ; OUT1[0] ; MADD[0]    ;
; N/A   ; None         ; 8.698 ns   ; OUT1[0]$latch ; OUT1[0] ; MADD[1]    ;
; N/A   ; None         ; 8.488 ns   ; OUT1[5]$latch ; OUT1[5] ; MADD[0]    ;
; N/A   ; None         ; 8.247 ns   ; OUT1[2]$latch ; OUT1[2] ; MADD[0]    ;
; N/A   ; None         ; 8.206 ns   ; OUT1[7]$latch ; OUT1[7] ; MADD[0]    ;
; N/A   ; None         ; 8.185 ns   ; OUT1[3]$latch ; OUT1[3] ; MADD[0]    ;
; N/A   ; None         ; 7.941 ns   ; OUT1[4]$latch ; OUT1[4] ; MADD[0]    ;
; N/A   ; None         ; 7.835 ns   ; OUT1[1]$latch ; OUT1[1] ; MADD[0]    ;
; N/A   ; None         ; 7.796 ns   ; OUT1[5]$latch ; OUT1[5] ; MADD[1]    ;
; N/A   ; None         ; 7.555 ns   ; OUT1[2]$latch ; OUT1[2] ; MADD[1]    ;
; N/A   ; None         ; 7.514 ns   ; OUT1[7]$latch ; OUT1[7] ; MADD[1]    ;
; N/A   ; None         ; 7.493 ns   ; OUT1[3]$latch ; OUT1[3] ; MADD[1]    ;
; N/A   ; None         ; 7.416 ns   ; OUT1[6]$latch ; OUT1[6] ; MADD[0]    ;
; N/A   ; None         ; 7.249 ns   ; OUT1[4]$latch ; OUT1[4] ; MADD[1]    ;
; N/A   ; None         ; 7.143 ns   ; OUT1[1]$latch ; OUT1[1] ; MADD[1]    ;
; N/A   ; None         ; 6.724 ns   ; OUT1[6]$latch ; OUT1[6] ; MADD[1]    ;
+-------+--------------+------------+---------------+---------+------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+---------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To            ; To Clock ;
+---------------+-------------+-----------+---------+---------------+----------+
; N/A           ; None        ; -0.302 ns ; MADD[1] ; OUT1[7]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.352 ns ; MADD[1] ; OUT1[3]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.400 ns ; MADD[1] ; OUT1[4]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.488 ns ; C[7]    ; OUT1[7]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.506 ns ; A[2]    ; OUT1[2]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.554 ns ; B[3]    ; OUT1[3]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.620 ns ; A[7]    ; OUT1[7]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.686 ns ; MADD[1] ; OUT1[2]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.696 ns ; MADD[1] ; OUT1[1]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.775 ns ; C[1]    ; OUT1[1]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.793 ns ; C[2]    ; OUT1[2]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.803 ns ; MADD[1] ; OUT1[0]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.834 ns ; B[1]    ; OUT1[1]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.878 ns ; B[7]    ; OUT1[7]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.905 ns ; C[0]    ; OUT1[0]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.987 ns ; A[0]    ; OUT1[0]$latch ; MADD[0]  ;
; N/A           ; None        ; -0.994 ns ; MADD[1] ; OUT1[7]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.044 ns ; MADD[1] ; OUT1[3]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.080 ns ; B[0]    ; OUT1[0]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.087 ns ; B[4]    ; OUT1[4]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.088 ns ; B[2]    ; OUT1[2]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.092 ns ; MADD[1] ; OUT1[4]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.180 ns ; C[7]    ; OUT1[7]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.198 ns ; A[2]    ; OUT1[2]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.212 ns ; C[5]    ; OUT1[5]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.214 ns ; MADD[1] ; OUT1[5]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.232 ns ; C[3]    ; OUT1[3]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.237 ns ; C[4]    ; OUT1[4]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.246 ns ; B[3]    ; OUT1[3]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.258 ns ; MADD[0] ; OUT1[1]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.265 ns ; MADD[0] ; OUT1[2]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.279 ns ; MADD[1] ; OUT1[6]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.312 ns ; A[7]    ; OUT1[7]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.346 ns ; A[4]    ; OUT1[4]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.356 ns ; MADD[0] ; OUT1[0]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.363 ns ; A[1]    ; OUT1[1]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.369 ns ; MADD[0] ; OUT1[3]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.378 ns ; MADD[1] ; OUT1[2]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.388 ns ; MADD[1] ; OUT1[1]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.421 ns ; MADD[0] ; OUT1[7]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.467 ns ; C[1]    ; OUT1[1]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.475 ns ; B[6]    ; OUT1[6]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.485 ns ; C[2]    ; OUT1[2]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.495 ns ; MADD[1] ; OUT1[0]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.519 ns ; MADD[0] ; OUT1[4]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.526 ns ; B[1]    ; OUT1[1]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.570 ns ; B[7]    ; OUT1[7]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.597 ns ; C[0]    ; OUT1[0]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.649 ns ; C[6]    ; OUT1[6]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.679 ns ; A[0]    ; OUT1[0]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.685 ns ; A[3]    ; OUT1[3]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.686 ns ; B[5]    ; OUT1[5]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.772 ns ; B[0]    ; OUT1[0]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.779 ns ; B[4]    ; OUT1[4]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.780 ns ; B[2]    ; OUT1[2]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.863 ns ; A[5]    ; OUT1[5]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.888 ns ; A[6]    ; OUT1[6]$latch ; MADD[0]  ;
; N/A           ; None        ; -1.904 ns ; C[5]    ; OUT1[5]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.906 ns ; MADD[1] ; OUT1[5]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.924 ns ; C[3]    ; OUT1[3]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.929 ns ; C[4]    ; OUT1[4]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.950 ns ; MADD[0] ; OUT1[1]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.957 ns ; MADD[0] ; OUT1[2]$latch ; MADD[1]  ;
; N/A           ; None        ; -1.971 ns ; MADD[1] ; OUT1[6]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.038 ns ; A[4]    ; OUT1[4]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.048 ns ; MADD[0] ; OUT1[0]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.055 ns ; A[1]    ; OUT1[1]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.061 ns ; MADD[0] ; OUT1[3]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.113 ns ; MADD[0] ; OUT1[7]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.145 ns ; MADD[0] ; OUT1[5]$latch ; MADD[0]  ;
; N/A           ; None        ; -2.166 ns ; MADD[0] ; OUT1[6]$latch ; MADD[0]  ;
; N/A           ; None        ; -2.167 ns ; B[6]    ; OUT1[6]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.211 ns ; MADD[0] ; OUT1[4]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.341 ns ; C[6]    ; OUT1[6]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.377 ns ; A[3]    ; OUT1[3]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.378 ns ; B[5]    ; OUT1[5]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.555 ns ; A[5]    ; OUT1[5]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.580 ns ; A[6]    ; OUT1[6]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.837 ns ; MADD[0] ; OUT1[5]$latch ; MADD[1]  ;
; N/A           ; None        ; -2.858 ns ; MADD[0] ; OUT1[6]$latch ; MADD[1]  ;
+---------------+-------------+-----------+---------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 02 14:07:49 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off XZQ -c XZQ --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "OUT1[0]$latch" is a latch
    Warning: Node "OUT1[1]$latch" is a latch
    Warning: Node "OUT1[2]$latch" is a latch
    Warning: Node "OUT1[3]$latch" is a latch
    Warning: Node "OUT1[4]$latch" is a latch
    Warning: Node "OUT1[5]$latch" is a latch
    Warning: Node "OUT1[6]$latch" is a latch
    Warning: Node "OUT1[7]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MADD[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "MADD[0]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "OUT1[7]~19" as buffer
Info: tsu for register "OUT1[6]$latch" (data pin = "MADD[0]", clock pin = "MADD[1]") is 3.359 ns
    Info: + Longest pin to register delay is 7.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y15; Fanout = 9; CLK Node = 'MADD[0]'
        Info: 2: + IC(4.713 ns) + CELL(0.366 ns) = 5.926 ns; Loc. = LCCOMB_X25_Y6_N12; Fanout = 1; COMB Node = 'OUT1[6]~25'
        Info: 3: + IC(0.796 ns) + CELL(0.357 ns) = 7.079 ns; Loc. = LCCOMB_X22_Y2_N16; Fanout = 1; REG Node = 'OUT1[6]$latch'
        Info: Total cell delay = 1.570 ns ( 22.18 % )
        Info: Total interconnect delay = 5.509 ns ( 77.82 % )
    Info: + Micro setup delay of destination is 0.501 ns
    Info: - Shortest clock path from clock "MADD[1]" to destination register is 4.221 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 9; CLK Node = 'MADD[1]'
        Info: 2: + IC(1.052 ns) + CELL(0.053 ns) = 1.915 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'OUT1[7]~19'
        Info: 3: + IC(1.367 ns) + CELL(0.000 ns) = 3.282 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'OUT1[7]~19clkctrl'
        Info: 4: + IC(0.886 ns) + CELL(0.053 ns) = 4.221 ns; Loc. = LCCOMB_X22_Y2_N16; Fanout = 1; REG Node = 'OUT1[6]$latch'
        Info: Total cell delay = 0.916 ns ( 21.70 % )
        Info: Total interconnect delay = 3.305 ns ( 78.30 % )
Info: tco from clock "MADD[0]" to destination pin "OUT1[0]" through register "OUT1[0]$latch" is 9.390 ns
    Info: + Longest clock path from clock "MADD[0]" to source register is 4.944 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y15; Fanout = 9; CLK Node = 'MADD[0]'
        Info: 2: + IC(1.532 ns) + CELL(0.228 ns) = 2.607 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'OUT1[7]~19'
        Info: 3: + IC(1.367 ns) + CELL(0.000 ns) = 3.974 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'OUT1[7]~19clkctrl'
        Info: 4: + IC(0.917 ns) + CELL(0.053 ns) = 4.944 ns; Loc. = LCCOMB_X25_Y6_N10; Fanout = 1; REG Node = 'OUT1[0]$latch'
        Info: Total cell delay = 1.128 ns ( 22.82 % )
        Info: Total interconnect delay = 3.816 ns ( 77.18 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.446 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y6_N10; Fanout = 1; REG Node = 'OUT1[0]$latch'
        Info: 2: + IC(2.514 ns) + CELL(1.932 ns) = 4.446 ns; Loc. = PIN_H11; Fanout = 0; PIN Node = 'OUT1[0]'
        Info: Total cell delay = 1.932 ns ( 43.45 % )
        Info: Total interconnect delay = 2.514 ns ( 56.55 % )
Info: th for register "OUT1[7]$latch" (data pin = "MADD[1]", clock pin = "MADD[0]") is -0.302 ns
    Info: + Longest clock path from clock "MADD[0]" to destination register is 4.944 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y15; Fanout = 9; CLK Node = 'MADD[0]'
        Info: 2: + IC(1.532 ns) + CELL(0.228 ns) = 2.607 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'OUT1[7]~19'
        Info: 3: + IC(1.367 ns) + CELL(0.000 ns) = 3.974 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'OUT1[7]~19clkctrl'
        Info: 4: + IC(0.917 ns) + CELL(0.053 ns) = 4.944 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 1; REG Node = 'OUT1[7]$latch'
        Info: Total cell delay = 1.128 ns ( 22.82 % )
        Info: Total interconnect delay = 3.816 ns ( 77.18 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.246 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 9; CLK Node = 'MADD[1]'
        Info: 2: + IC(3.952 ns) + CELL(0.053 ns) = 4.815 ns; Loc. = LCCOMB_X25_Y6_N18; Fanout = 1; COMB Node = 'OUT1[7]~26'
        Info: 3: + IC(0.206 ns) + CELL(0.225 ns) = 5.246 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 1; REG Node = 'OUT1[7]$latch'
        Info: Total cell delay = 1.088 ns ( 20.74 % )
        Info: Total interconnect delay = 4.158 ns ( 79.26 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 248 megabytes
    Info: Processing ended: Tue Jan 02 14:07:50 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


