$date
	Fri Oct 30 19:22:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q1 $end
$var reg 1 " EN $end
$var reg 1 # T $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module a1 $end
$var wire 1 & D $end
$var wire 1 " EN $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 ! Q1 $end
$scope module a1 $end
$var wire 1 & D $end
$var wire 1 " EN $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
0$
0#
0"
x!
$end
#1
1$
#2
1&
0!
0$
1%
#3
1$
#4
0$
0%
#5
1$
#6
0$
1"
#7
0&
1!
1$
#8
0$
1#
#9
1&
0!
1$
#10
0$
#11
0&
1!
1$
#12
0$
#13
1&
0!
1$
#14
0$
#15
0&
1!
1$
#16
0$
#17
1&
0!
1$
#18
0$
#19
0&
1!
1$
#20
0$
#21
1&
0!
1$
#22
0$
#23
0&
1!
1$
#24
0$
#25
1&
0!
1$
