`timescale 1ns/1ps

module riscv_pipeline (
    input wire clk,
    input  wire        rst,
    output wire mmul_busy,
    output wire mmul_done,
    output wire [31:0] dbg_pc,
    output wire [31:0] dbg_instr,
    output wire [31:0] dbg_alu,
    output wire [31:0] dbg_dmem_load,
    output wire [31:0] dbg_r1,
    output wire [31:0] dbg_r2,
    output wire [31:0] dbg_r3,
    output wire [31:0] dbg_r4,
    output wire [31:0] dbg_r5,
    output wire [31:0] dbg_r6,
    output wire [31:0] dbg_r7,
    output wire [31:0] dbg_r8,
    output wire [31:0] dbg_r9,
    output wire        dbg_accel_busy
);
    // ============================================================
    // Global datapath signals
    // ============================================================

    wire [31:0] exmem_alu;
    wire [4:0]  exmem_rd;
    wire        exmem_reg_write;
    wire        exmem_mem_read;
    wire [31:0] dmem_rdata;

    wire [4:0]  memwb_rd;
    wire        memwb_reg_write;
    wire mmul_result_valid;
    wire [31:0] branch_rs1_val; //BEQ CONTROL SIGNALS
    wire [31:0] branch_rs2_val; //BEQ CONTROL SIGNALS
    // ============================================================
    // HAZARD DETECTION WIRES
    // ============================================================
    wire pc_write;
    wire ifid_write;
    wire idex_flush;

    // ============================================================
    // MMIO HAZARD DETECTION WIRES
    // ============================================================
    wire final_pc_write;
    wire final_ifid_write;
    wire final_idex_flush;

    // ============================================================
    // PC wires instantiation
    // ============================================================
    reg [31:0] pc_reg;
    wire cpu_stall = 1'b0; //STALLING FOR HAZARD DETECTION

    // ============================================================
    // IF stage
    // ============================================================
    wire [31:0] instr_fetched;

    instr_mem instr_mem_inst (
        .addr (pc_reg),
        .instr(instr_fetched)
    );

    wire [31:0] ifid_pc_out;
    wire [31:0] ifid_instr_out;
    wire ifid_flush; //FLUSH SIGNAL FOR BEQ

    if_id if_id_inst (
        .clk(clk),
        .rst(rst),
        .enable(final_ifid_write),   // 🔒 STALL HERE
        .flush(ifid_flush),
        .pc_in(pc_reg),
        .instr_in(instr_fetched),
        .pc_out(ifid_pc_out),
        .instr_out(ifid_instr_out)
    );

    assign dbg_instr = ifid_instr_out;

    // ============================================================
    // ID stage
    // ============================================================
    wire [6:0] id_opcode = ifid_instr_out[6:0];
    wire [4:0] id_rs1    = ifid_instr_out[19:15];
    wire [4:0] id_rs2    = ifid_instr_out[24:20];
    wire [4:0] id_rd     = ifid_instr_out[11:7];

    wire [31:0] rf_rs1_data, rf_rs2_data;

    wire wb_we;
    wire [4:0] wb_rd;
    wire [31:0] wb_data;

    register_file rf (
        .clk(clk),
        .rst(rst),
        .we_en(wb_we),
        .we_addr(wb_rd),
        .we_data(wb_data),
        .rs1_addr(id_rs1),
        .rs2_addr(id_rs2),
        .rs1_data(rf_rs1_data),
        .rs2_data(rf_rs2_data),
        .dbg_r1(dbg_r1),
        .dbg_r2(dbg_r2),
        .dbg_r3(dbg_r3),
        .dbg_r4(dbg_r4),
        .dbg_r5(dbg_r5),
        .dbg_r6(dbg_r6),
        .dbg_r7(dbg_r7),
        .dbg_r8(dbg_r8),
        .dbg_r9(dbg_r9)
    );

    // ============================================================
    // Immediate generator
    // ============================================================
    wire [31:0] id_imm;
    immediate_gen imm_gen (
        .instr(ifid_instr_out),
        .imm_out(id_imm)
    );

    // ============================================================
    // Control
    // ============================================================
    wire id_mem_read   = (id_opcode == 7'b0000011);
    wire id_mem_write  = (id_opcode == 7'b0100011);
    wire id_reg_write  = (id_opcode == 7'b0110011) |
                          (id_opcode == 7'b0010011) |
                          (id_opcode == 7'b0000011) |
                          (id_opcode == 7'b0110111);

    wire id_mem_to_reg = (id_opcode == 7'b0000011);
    wire id_alu_src    = (id_opcode != 7'b0110011);
    wire id_branch = (id_opcode == 7'b1100011); //BEQ BRANCHING ADDED

    // ============================================================
    // MMUL CONTROL SIGNALS
    // ============================================================
    wire [31:0] mmul_read_addr;
    wire reading_mmul_result;
    wire accel_raw_hazard;

    assign mmul_read_addr =
    branch_rs1_val + id_imm;

    assign reading_mmul_result =
    id_mem_read &&
    (mmul_read_addr == 32'h00001008);

    assign accel_raw_hazard =
    reading_mmul_result &&
    !mmul_result_valid;

    always @(*) begin
    if (accel_raw_hazard)
        $display("ACCEL RAW HAZARD DETECTED");
    end

    // ============================================================
    // BEQ CONTROL SIGNALS
    // ============================================================
    assign branch_rs1_val =

    (exmem_mem_read &&
    (exmem_rd != 0) &&
    (exmem_rd == id_rs1))
    ? dmem_rdata :

    (exmem_reg_write &&
     (exmem_rd != 0) &&
     (exmem_rd == id_rs1))
        ? exmem_alu :

    (memwb_reg_write &&
     (memwb_rd != 0) &&
     (memwb_rd == id_rs1))
        ? wb_data :

    rf_rs1_data;

    assign branch_rs2_val =

    (exmem_mem_read &&
    (exmem_rd != 0) &&
    (exmem_rd == id_rs2))
    ? dmem_rdata :

    (exmem_reg_write &&
     (exmem_rd != 0) &&
     (exmem_rd == id_rs2))
        ? exmem_alu :

    (memwb_reg_write &&
     (memwb_rd != 0) &&
     (memwb_rd == id_rs2))
        ? wb_data :

    rf_rs2_data;
    wire branch_taken =
    id_branch && pc_write &&
    (branch_rs1_val == branch_rs2_val);
    wire [31:0] branch_target = //COMPUTE SIGNAL FOR BRANCH TARGET
    ifid_pc_out + id_imm;
    assign ifid_flush = //FLUSH SIGNAL FOR BEQ
    branch_taken && pc_write;

    always @(*) begin
    if (id_branch)
        $display(
            "BRANCH: pc_write=%b rs1=%h rs2=%h taken=%b",
            pc_write,
            branch_rs1_val,
            branch_rs2_val,
            branch_taken
        );
    end

    always @(*) begin
    if (id_opcode == 7'b1100011)
        $display(
            "BEQ_DEBUG PC=%h IMM=%h TARGET=%h",
            ifid_pc_out,
            id_imm,
            branch_target
        );
    end
    

    // ============================================================
    // FORWARDING WIRES (INSTANTIATION AT END)
    // ============================================================
    wire [1:0] forward_a;
    wire [1:0] forward_b;

    // ============================================================
    // ID / EX
    // ============================================================
    wire [31:0] idex_rs1, idex_rs2, idex_imm;
    wire [4:0]  idex_rs1_addr;
    wire [4:0]  idex_rs2_addr;
    wire [4:0]  idex_rd;
    wire [6:0]  idex_opcode;
    wire        idex_mem_read, idex_mem_write, idex_mem_to_reg, idex_reg_write, idex_alu_src;

    id_ex id_ex_inst (
        .clk(clk),
        .rst(rst),
        .flush(final_idex_flush),

        .pc_in(ifid_pc_out),
        .rs1_data_in(rf_rs1_data),
        .rs2_data_in(rf_rs2_data),
        .imm_in(id_imm),
        .rs1_in(id_rs1),
        .rs2_in(id_rs2),
        .rd_in(id_rd),
        .opcode_in(id_opcode),

        .alu_src_in(id_alu_src),
        .mem_read_in(id_mem_read),
        .mem_write_in(id_mem_write),
        .mem_to_reg_in(id_mem_to_reg),
        .reg_write_in(id_reg_write),

        .pc_out(),
        .rs1_out(idex_rs1),
        .rs2_out(idex_rs2),
        .imm_out(idex_imm),
        .rs1_addr_out(idex_rs1_addr),
        .rs2_addr_out(idex_rs2_addr),
        .rd_out(idex_rd),
        .opcode_out(idex_opcode),

        .alu_src_out(idex_alu_src),
        .mem_read_out(idex_mem_read),
        .mem_write_out(idex_mem_write),
        .mem_to_reg_out(idex_mem_to_reg),
        .reg_write_out(idex_reg_write)
    );

    wire [31:0] forwarded_rs1; //FORWARDED REGISTER VALUES
    wire [31:0] forwarded_rs2;
    // ============================================================
    // EX stage (LUI FIX PRESERVED)(FORWARDING DONE)
    // ============================================================
    assign forwarded_rs1 =
    (forward_a == 2'b10) ? exmem_alu :
    (forward_a == 2'b01) ? wb_data   :
                           idex_rs1;

    assign forwarded_rs2 =
    (forward_b == 2'b10) ? exmem_alu :
    (forward_b == 2'b01) ? wb_data   :
                           idex_rs2;

    wire [31:0] alu_b = idex_alu_src ? idex_imm : forwarded_rs2;

    wire [31:0] alu_result_ex =
        (idex_opcode == 7'b0110111) ? idex_imm :
                                      (forwarded_rs1 + alu_b);

    assign dbg_alu = alu_result_ex;

    always @(*) begin
    if (idex_mem_read)
        $display(
            "LOAD_EX_DEBUG rs1=%08h imm=%08h alu_b=%08h result=%08h",
            forwarded_rs1,
            idex_imm,
            alu_b,
            forwarded_rs1 + alu_b
        );
    end

    // ============================================================
    // EX / MEM
    // ============================================================
    
    wire [31:0] exmem_rs2;
    wire         exmem_mem_write, exmem_mem_to_reg;

    ex_mem ex_mem_inst (
        .clk(clk),
        .rst(rst),

        .alu_in(alu_result_ex),
        .rs2_data_in(idex_rs2),
        .rd_in(idex_rd),
        .mem_read_in(idex_mem_read),
        .mem_write_in(idex_mem_write),
        .mem_to_reg_in(idex_mem_to_reg),
        .reg_write_in(idex_reg_write),

        .alu_out(exmem_alu),
        .rs2_data_out(exmem_rs2),
        .rd_out(exmem_rd),
        .mem_read_out(exmem_mem_read),
        .mem_write_out(exmem_mem_write),
        .mem_to_reg_out(exmem_mem_to_reg),
        .reg_write_out(exmem_reg_write)
    );

    always @(posedge clk) begin
    $display("EXMEM_CAPTURE alu_result_ex=%08h exmem_alu=%08h",
             alu_result_ex,
             exmem_alu);
    end

    // ============================================================
    // MEM stage + MMUL
    // ============================================================
    localparam MMUL_BASE = 32'h00001000;

    wire mmul_sel = (exmem_alu >= MMUL_BASE) &&
                    (exmem_alu <  MMUL_BASE + 32'h100);

    data_memory dmem (
        .clk(clk),
        .mem_read(exmem_mem_read & ~mmul_sel),
        .mem_write(exmem_mem_write & ~mmul_sel),
        .addr(exmem_alu),
        .write_data(exmem_rs2),
        .read_data(dmem_rdata)
    );


    wire [31:0] mmul_rdata;
    mmul_mem mmul_inst (
        .clk(clk),
        .rst(rst),
        .addr(exmem_alu),
        .wdata(exmem_rs2),
        .mmul_result_valid(mmul_result_valid),
        .we(exmem_mem_write & mmul_sel),
        .mmul_busy(mmul_busy),
        .mmul_done(mmul_done),
        .rdata(mmul_rdata)
    );

    assign dbg_accel_busy = mmul_busy;

    wire [31:0] mem_rdata =
    mmul_sel ? mmul_rdata :
               dmem_rdata;
    assign dbg_dmem_load = mem_rdata;

    // ============================================================
    // MEM / WB
    // ============================================================
    wire [31:0] memwb_mem;
    wire [31:0] memwb_alu;
    wire        memwb_mem_to_reg;

    mem_wb mem_wb_inst (
        .clk(clk),
        .rst(rst),
        .enable(!cpu_stall),

        .mem_data_in(mem_rdata),
        .alu_result_in(exmem_alu),
        .rd_in(exmem_rd),
        .mem_to_reg_in(exmem_mem_to_reg),
        .reg_write_in(exmem_reg_write),

        .mem_data_out(memwb_mem),
        .alu_result_out(memwb_alu),
        .rd_out(memwb_rd),
        .mem_to_reg_out(memwb_mem_to_reg),
        .reg_write_out(memwb_reg_write)
    );

    assign wb_we   = memwb_reg_write;
    assign wb_rd   = memwb_rd;
    assign wb_data = memwb_mem_to_reg ? memwb_mem : memwb_alu;

    // ============================================================
    // FORWARDING STAGE
    // ============================================================  

    forwarding_unit forwarding_unit_inst (

    .idex_rs1(idex_rs1_addr),
    .idex_rs2(idex_rs2_addr),

    .exmem_rd(exmem_rd),
    .exmem_reg_write(exmem_reg_write),

    .memwb_rd(memwb_rd),
    .memwb_reg_write(memwb_reg_write),

    .forward_a(forward_a),
    .forward_b(forward_b)

    );

    // ============================================================
    // HAZARD DETECTION (STALLING FOR LOAD-USE HAZARD)
    // ============================================================  
    hazard_detection_unit hazard_unit (

    .ifid_rs1(id_rs1),
    .ifid_rs2(id_rs2),

    .idex_rd(idex_rd),
    .idex_mem_read(idex_mem_read),

    .pc_write(pc_write),
    .ifid_write(ifid_write),
    .idex_flush(idex_flush)

    );
    // ============================================================
    // PC WORKING SHIFTED FOR SYNTAX PURPOSES
    // ============================================================  
    always @(posedge clk or posedge rst) begin
    if (rst)
        pc_reg <= 32'd0;

    else if (final_pc_write) begin

        if (branch_taken)
            pc_reg <= branch_target;
        else
            pc_reg <= pc_reg + 32'd4;

    end
end

    assign dbg_pc = pc_reg;

    // ============================================================
    // MMIO HAZARD DETECTION LOGIC
    // ============================================================
    assign final_pc_write =
    pc_write & ~accel_raw_hazard;

    assign final_ifid_write =
    ifid_write & ~accel_raw_hazard;

    assign final_idex_flush =
    idex_flush | accel_raw_hazard;

endmodule