Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Dec 10 16:02:01 2015
| Host         : Austin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/start_computation_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.464        0.000                      0                 7256        0.035        0.000                      0                 7256        4.020        0.000                       0                  3625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.464        0.000                      0                 7179        0.035        0.000                      0                 7179        4.020        0.000                       0                  3625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.883        0.000                      0                   77        1.161        0.000                      0                   77  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[57][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 0.580ns (6.315%)  route 8.604ns (93.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.717     3.025    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y56          FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=76, routed)          8.604    12.085    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/slv_reg0[20]
    SLICE_X23Y69         LUT3 (Prop_lut3_I2_O)        0.124    12.209 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c[57][4]_i_1/O
                         net (fo=1, routed)           0.000    12.209    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[57]_6[4]
    SLICE_X23Y69         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[57][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.474    12.666    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X23Y69         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[57][4]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X23Y69         FDRE (Setup_fdre_C_D)        0.031    12.673    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[57][4]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[91][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 0.606ns (6.640%)  route 8.521ns (93.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.665     2.973    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=76, routed)          8.521    11.950    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/slv_reg0[4]
    SLICE_X23Y96         LUT3 (Prop_lut3_I2_O)        0.150    12.100 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c[91][4]_i_1/O
                         net (fo=1, routed)           0.000    12.100    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[91]_272[4]
    SLICE_X23Y96         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[91][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.485    12.677    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X23Y96         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[91][4]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X23Y96         FDRE (Setup_fdre_C_D)        0.075    12.728    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[91][4]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[87][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 0.580ns (6.330%)  route 8.583ns (93.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.665     2.973    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=76, routed)          8.583    12.012    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/slv_reg0[4]
    SLICE_X21Y99         LUT5 (Prop_lut5_I2_O)        0.124    12.136 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b[87][4]_i_1/O
                         net (fo=1, routed)           0.000    12.136    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b[87][4]_i_1_n_0
    SLICE_X21Y99         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[87][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.490    12.682    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X21Y99         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[87][4]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X21Y99         FDRE (Setup_fdre_C_D)        0.031    12.789    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[87][4]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[83][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 0.580ns (6.332%)  route 8.580ns (93.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.665     2.973    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=76, routed)          8.580    12.009    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/slv_reg0[4]
    SLICE_X18Y98         LUT3 (Prop_lut3_I0_O)        0.124    12.133 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c[83][4]_i_1/O
                         net (fo=1, routed)           0.000    12.133    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[83]_266[4]
    SLICE_X18Y98         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[83][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.491    12.683    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X18Y98         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[83][4]/C
                         clock pessimism              0.230    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X18Y98         FDRE (Setup_fdre_C_D)        0.031    12.790    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[83][4]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[89][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 0.606ns (6.738%)  route 8.388ns (93.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.717     3.025    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y56          FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=76, routed)          8.388    11.869    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/slv_reg0[19]
    SLICE_X22Y95         LUT3 (Prop_lut3_I2_O)        0.150    12.019 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c[89][3]_i_1/O
                         net (fo=1, routed)           0.000    12.019    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[89]_273[3]
    SLICE_X22Y95         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[89][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.485    12.677    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X22Y95         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[89][3]/C
                         clock pessimism              0.130    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X22Y95         FDRE (Setup_fdre_C_D)        0.075    12.728    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[89][3]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[57][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 0.580ns (6.523%)  route 8.312ns (93.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.717     3.025    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y56          FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=76, routed)          8.312    11.793    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/slv_reg0[20]
    SLICE_X22Y69         LUT5 (Prop_lut5_I2_O)        0.124    11.917 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b[57][4]_i_1/O
                         net (fo=1, routed)           0.000    11.917    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b[57][4]_i_1_n_0
    SLICE_X22Y69         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[57][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.474    12.666    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X22Y69         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[57][4]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X22Y69         FDRE (Setup_fdre_C_D)        0.031    12.673    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[57][4]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -11.917    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[87][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 0.573ns (6.324%)  route 8.488ns (93.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.665     2.973    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=76, routed)          8.488    11.917    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/slv_reg0[4]
    SLICE_X20Y98         LUT3 (Prop_lut3_I2_O)        0.117    12.034 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c[87][4]_i_1/O
                         net (fo=1, routed)           0.000    12.034    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[87]_229[4]
    SLICE_X20Y98         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[87][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.490    12.682    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X20Y98         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[87][4]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X20Y98         FDRE (Setup_fdre_C_D)        0.118    12.876    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[87][4]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -12.034    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[83][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 0.580ns (6.431%)  route 8.438ns (93.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.665     2.973    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=76, routed)          8.438    11.867    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/slv_reg0[4]
    SLICE_X20Y99         LUT5 (Prop_lut5_I0_O)        0.124    11.991 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b[83][4]_i_1/O
                         net (fo=1, routed)           0.000    11.991    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b[83][4]_i_1_n_0
    SLICE_X20Y99         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[83][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.490    12.682    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X20Y99         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[83][4]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X20Y99         FDRE (Setup_fdre_C_D)        0.077    12.835    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[83][4]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[22][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 0.606ns (6.827%)  route 8.271ns (93.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.717     3.025    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y55          FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q
                         net (fo=76, routed)          8.271    11.752    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/slv_reg0[15]
    SLICE_X40Y80         LUT3 (Prop_lut3_I0_O)        0.150    11.902 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c[22][7]_i_2/O
                         net (fo=1, routed)           0.000    11.902    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[22]_249[7]
    SLICE_X40Y80         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.555    12.747    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X40Y80         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[22][7]/C
                         clock pessimism              0.130    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.075    12.798    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[22][7]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[70][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 0.580ns (6.570%)  route 8.248ns (93.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.717     3.025    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y55          FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q
                         net (fo=76, routed)          8.248    11.729    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/slv_reg0[12]
    SLICE_X11Y94         LUT5 (Prop_lut5_I2_O)        0.124    11.853 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b[70][4]_i_1/O
                         net (fo=1, routed)           0.000    11.853    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b[70][4]_i_1_n_0
    SLICE_X11Y94         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[70][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.497    12.689    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X11Y94         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[70][4]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.031    12.796    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[70][4]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                  0.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.723%)  route 0.241ns (65.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.241     1.293    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X4Y49          SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.854     1.224    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y49          SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.258    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.721%)  route 0.173ns (43.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.173     1.226    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X1Y47          LUT4 (Prop_lut4_I3_O)        0.099     1.325 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.325    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X1Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.852     1.222    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y47          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.092     1.285    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.565     0.905    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y42         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.110     1.157    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X12Y41         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.833     1.203    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y41         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[84][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[84][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.185ns (41.226%)  route 0.264ns (58.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.559     0.900    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X21Y98         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[84][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[84][5]/Q
                         net (fo=4, routed)           0.264     1.304    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg_n_0_[84][5]
    SLICE_X24Y97         LUT3 (Prop_lut3_I2_O)        0.044     1.348 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b[84][5]_i_1/O
                         net (fo=1, routed)           0.000     1.348    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b[84][5]_i_1_n_0
    SLICE_X24Y97         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[84][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.828     1.198    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X24Y97         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[84][5]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y97         FDRE (Hold_fdre_C_D)         0.131     1.295    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[84][5]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[63][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[63][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.516%)  route 0.232ns (55.484%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.551     0.892    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X22Y68         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[63][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y68         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg[63][2]/Q
                         net (fo=4, routed)           0.232     1.264    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/c_reg_n_0_[63][2]
    SLICE_X21Y74         LUT5 (Prop_lut5_I4_O)        0.045     1.309 r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b[63][2]_i_1/O
                         net (fo=1, routed)           0.000     1.309    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b[63][2]_i_1_n_0
    SLICE_X21Y74         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[63][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.813     1.183    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X21Y74         FDRE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[63][2]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X21Y74         FDRE (Hold_fdre_C_D)         0.092     1.241    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/b_reg[63][2]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.408%)  route 0.103ns (44.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.566     0.906    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y46         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.103     1.138    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X10Y45         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.834     1.204    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y45         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X10Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.053    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.788%)  route 0.174ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.174     1.239    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X1Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.852     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.154    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.788%)  route 0.174ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.174     1.239    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X1Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.852     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.154    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.788%)  route 0.174ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.174     1.239    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X1Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.852     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[4]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.154    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.788%)  route 0.174ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.174     1.239    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X1Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.852     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.154    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24   design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/U1/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_init.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\\/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24   design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/U1/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_init.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\\/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X18Y51   design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X18Y51   design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y51   design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y51   design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y51   design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y51   design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y49   design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y41   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__20/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 0.642ns (9.889%)  route 5.850ns (90.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.671     2.979    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.442     4.939    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X21Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.063 f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/axi_awready_i_1/O
                         net (fo=105, routed)         4.407     9.471    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/p_0_in
    SLICE_X42Y85         FDPE                                         f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__20/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.561    12.753    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X42Y85         FDPE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__20/C
                         clock pessimism              0.116    12.869    
                         clock uncertainty           -0.154    12.715    
    SLICE_X42Y85         FDPE (Recov_fdpe_C_PRE)     -0.361    12.354    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__20
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 0.642ns (10.214%)  route 5.643ns (89.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.671     2.979    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.442     4.939    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X21Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.063 f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/axi_awready_i_1/O
                         net (fo=105, routed)         4.201     9.264    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/p_0_in
    SLICE_X40Y96         FDPE                                         f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.566    12.758    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X40Y96         FDPE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X40Y96         FDPE (Recov_fdpe_C_PRE)     -0.359    12.361    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__14/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 0.642ns (10.214%)  route 5.643ns (89.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.671     2.979    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.442     4.939    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X21Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.063 f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/axi_awready_i_1/O
                         net (fo=105, routed)         4.201     9.264    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/p_0_in
    SLICE_X40Y96         FDPE                                         f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__14/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.566    12.758    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X40Y96         FDPE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__14/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X40Y96         FDPE (Recov_fdpe_C_PRE)     -0.359    12.361    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__14
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__0/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.642ns (10.697%)  route 5.360ns (89.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.671     2.979    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.442     4.939    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X21Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.063 f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/axi_awready_i_1/O
                         net (fo=105, routed)         3.917     8.981    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/p_0_in
    SLICE_X41Y94         FDPE                                         f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.566    12.758    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X41Y94         FDPE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__0/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X41Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    12.361    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__0
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__15/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.642ns (10.697%)  route 5.360ns (89.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.671     2.979    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.442     4.939    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X21Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.063 f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/axi_awready_i_1/O
                         net (fo=105, routed)         3.917     8.981    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/p_0_in
    SLICE_X41Y94         FDPE                                         f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__15/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.566    12.758    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X41Y94         FDPE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__15/C
                         clock pessimism              0.116    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X41Y94         FDPE (Recov_fdpe_C_PRE)     -0.359    12.361    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__15
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 0.642ns (11.552%)  route 4.915ns (88.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.671     2.979    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.442     4.939    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X21Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.063 f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/axi_awready_i_1/O
                         net (fo=105, routed)         3.473     8.536    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/p_0_in
    SLICE_X32Y93         FDPE                                         f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.490    12.682    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X32Y93         FDPE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X32Y93         FDPE (Recov_fdpe_C_PRE)     -0.361    12.283    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__17/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 0.642ns (11.552%)  route 4.915ns (88.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.671     2.979    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.442     4.939    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X21Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.063 f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/axi_awready_i_1/O
                         net (fo=105, routed)         3.473     8.536    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/p_0_in
    SLICE_X32Y93         FDPE                                         f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__17/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.490    12.682    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X32Y93         FDPE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__17/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X32Y93         FDPE (Recov_fdpe_C_PRE)     -0.361    12.283    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__17
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__13/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 0.642ns (11.552%)  route 4.915ns (88.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.671     2.979    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.442     4.939    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X21Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.063 f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/axi_awready_i_1/O
                         net (fo=105, routed)         3.473     8.536    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/p_0_in
    SLICE_X32Y93         FDPE                                         f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__13/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.490    12.682    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X32Y93         FDPE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__13/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X32Y93         FDPE (Recov_fdpe_C_PRE)     -0.319    12.325    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__13
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__19/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 0.642ns (11.552%)  route 4.915ns (88.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.671     2.979    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.442     4.939    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X21Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.063 f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/axi_awready_i_1/O
                         net (fo=105, routed)         3.473     8.536    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/p_0_in
    SLICE_X32Y93         FDPE                                         f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__19/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.490    12.682    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X32Y93         FDPE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__19/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X32Y93         FDPE (Recov_fdpe_C_PRE)     -0.319    12.325    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/getting_image_reg_rep__19
  -------------------------------------------------------------------
                         required time                         12.325    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/input_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.642ns (11.763%)  route 4.816ns (88.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.671     2.979    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          1.442     4.939    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aresetn
    SLICE_X21Y53         LUT1 (Prop_lut1_I0_O)        0.124     5.063 f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/axi_awready_i_1/O
                         net (fo=105, routed)         3.374     8.437    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/p_0_in
    SLICE_X2Y98          FDCE                                         f  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/input_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        1.542    12.734    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/s00_axi_aclk
    SLICE_X2Y98          FDCE                                         r  design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/input_count_reg[4]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X2Y98          FDCE (Recov_fdce_C_CLR)     -0.405    12.291    design_1_i/Gaussian_0/U0/Gaussian_v1_0_S00_AXI_inst/u1/input_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  3.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/ys_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.209ns (15.541%)  route 1.136ns (84.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.558     0.898    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.942     2.004    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.049 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.194     2.243    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/Qt_reg[3]
    SLICE_X13Y54         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/ys_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.833     1.203    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/s00_axi_aclk
    SLICE_X13Y54         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/ys_reg[0]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X13Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.082    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/ys_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/ys_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.209ns (15.541%)  route 1.136ns (84.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.558     0.898    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.942     2.004    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.049 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.194     2.243    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/Qt_reg[3]
    SLICE_X13Y54         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/ys_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.833     1.203    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/s00_axi_aclk
    SLICE_X13Y54         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/ys_reg[1]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X13Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.082    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/ys_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/ys_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.209ns (15.541%)  route 1.136ns (84.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.558     0.898    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.942     2.004    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.049 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.194     2.243    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/AR[0]
    SLICE_X13Y54         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/ys_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.833     1.203    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/s00_axi_aclk
    SLICE_X13Y54         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/ys_reg[1]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X13Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.082    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/ys_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.209ns (14.698%)  route 1.213ns (85.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.558     0.898    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.942     2.004    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.049 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.271     2.320    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]_0
    SLICE_X15Y53         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.830     1.200    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aclk
    SLICE_X15Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[0]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X15Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.209ns (14.698%)  route 1.213ns (85.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.558     0.898    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.942     2.004    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.049 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.271     2.320    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]_0
    SLICE_X15Y53         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.830     1.200    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aclk
    SLICE_X15Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[1]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X15Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.209ns (14.698%)  route 1.213ns (85.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.558     0.898    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.942     2.004    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.049 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.271     2.320    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]_0
    SLICE_X15Y53         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.830     1.200    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aclk
    SLICE_X15Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[2]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X15Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.209ns (14.698%)  route 1.213ns (85.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.558     0.898    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.942     2.004    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.049 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.271     2.320    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]_0
    SLICE_X15Y53         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.830     1.200    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aclk
    SLICE_X15Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X15Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.209ns (14.653%)  route 1.217ns (85.347%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.558     0.898    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.942     2.004    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.049 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.275     2.325    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X14Y53         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.830     1.200    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/s00_axi_aclk
    SLICE_X14Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[2]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X14Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.209ns (13.897%)  route 1.295ns (86.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.558     0.898    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.942     2.004    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.049 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.353     2.402    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X12Y53         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.833     1.203    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/s00_axi_aclk
    SLICE_X12Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[5]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X12Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.107    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.209ns (13.897%)  route 1.295ns (86.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.558     0.898    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=41, routed)          0.942     2.004    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X16Y54         LUT1 (Prop_lut1_I0_O)        0.045     2.049 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.353     2.402    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X12Y53         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3625, routed)        0.833     1.203    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/s00_axi_aclk
    SLICE_X12Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[6]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X12Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.107    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  1.295    





