/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2018 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DDR_MISC_CH1_REGS_H_
#define ASIC_REG_DDR_MISC_CH1_REGS_H_

/*
 *****************************************
 *   DDR_MISC_CH1 (Prototype: DDR_MISC)
 *****************************************
 */

#define mmDDR_MISC_CH1_PHY_ACCESS                                    0x748100

#define mmDDR_MISC_CH1_AXI_SUPP                                      0x748104

#define mmDDR_MISC_CH1_POWER_SAVE                                    0x748108

#define mmDDR_MISC_CH1_PHY_MODES                                     0x74810C

#define mmDDR_MISC_CH1_SCRUB_START                                   0x748110

#define mmDDR_MISC_CH1_SCRUB_END                                     0x748114

#define mmDDR_MISC_CH1_STATUS                                        0x748118

#define mmDDR_MISC_CH1_MPR_RD_VALID                                  0x74811C

#define mmDDR_MISC_CH1_MPR_RD_DATA_C0_0                              0x748120

#define mmDDR_MISC_CH1_MPR_RD_DATA_C0_1                              0x748124

#define mmDDR_MISC_CH1_MPR_RD_DATA_C0_2                              0x748128

#define mmDDR_MISC_CH1_MPR_RD_DATA_C0_3                              0x74812C

#define mmDDR_MISC_CH1_MPR_RD_DATA_C0_4                              0x748130

#define mmDDR_MISC_CH1_MPR_RD_DATA_C0_5                              0x748134

#define mmDDR_MISC_CH1_MPR_RD_DATA_C0_6                              0x748138

#define mmDDR_MISC_CH1_MPR_RD_DATA_C0_7                              0x74813C

#define mmDDR_MISC_CH1_MPR_RD_DATA_C0_8                              0x748140

#define mmDDR_MISC_CH1_MPR_RD_DATA_C1_0                              0x748144

#define mmDDR_MISC_CH1_MPR_RD_DATA_C1_1                              0x748148

#define mmDDR_MISC_CH1_MPR_RD_DATA_C1_2                              0x74814C

#define mmDDR_MISC_CH1_MPR_RD_DATA_C1_3                              0x748150

#define mmDDR_MISC_CH1_MPR_RD_DATA_C1_4                              0x748154

#define mmDDR_MISC_CH1_MPR_RD_DATA_C1_5                              0x748158

#define mmDDR_MISC_CH1_MPR_RD_DATA_C1_6                              0x74815C

#define mmDDR_MISC_CH1_MPR_RD_DATA_C1_7                              0x748160

#define mmDDR_MISC_CH1_MPR_RD_DATA_C1_8                              0x748164

#define mmDDR_MISC_CH1_CFG_DONE                                      0x748200

#endif /* ASIC_REG_DDR_MISC_CH1_REGS_H_ */
