Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 642b1083851c45fa96b4fb081c374215 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'icount_inst' [D:/Fiver/RISCV/CPU.v:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'regin_in' [D:/Fiver/RISCV/CPU.v:221]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'branch_in' [D:/Fiver/RISCV/CPU.v:222]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoreg_in' [D:/Fiver/RISCV/CPU.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'ALUop_in' [D:/Fiver/RISCV/CPU.v:224]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'ALUsrc_in' [D:/Fiver/RISCV/CPU.v:225]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regwrite_in' [D:/Fiver/RISCV/CPU.v:226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'memwrite_in' [D:/Fiver/RISCV/CPU.v:227]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoreg_in' [D:/Fiver/RISCV/CPU.v:331]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regwrite_in' [D:/Fiver/RISCV/CPU.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'memwrite_in' [D:/Fiver/RISCV/CPU.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'regin_in' [D:/Fiver/RISCV/CPU.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'branch_in' [D:/Fiver/RISCV/CPU.v:369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoreg_in' [D:/Fiver/RISCV/CPU.v:370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'ALUop_in' [D:/Fiver/RISCV/CPU.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'ALUsrc_in' [D:/Fiver/RISCV/CPU.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regwrite_in' [D:/Fiver/RISCV/CPU.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'memwrite_in' [D:/Fiver/RISCV/CPU.v:374]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'alucon' [D:/Fiver/RISCV/CPU.v:432]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoreg_in' [D:/Fiver/RISCV/CPU.v:459]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regwrite_in' [D:/Fiver/RISCV/CPU.v:460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'memwrite_in' [D:/Fiver/RISCV/CPU.v:461]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'regin_in' [D:/Fiver/RISCV/CPU.v:501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'branch_in' [D:/Fiver/RISCV/CPU.v:502]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoreg_in' [D:/Fiver/RISCV/CPU.v:503]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'ALUop_in' [D:/Fiver/RISCV/CPU.v:504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'ALUsrc_in' [D:/Fiver/RISCV/CPU.v:505]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'regwrite_in' [D:/Fiver/RISCV/CPU.v:506]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'memwrite_in' [D:/Fiver/RISCV/CPU.v:507]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'alucon' [D:/Fiver/RISCV/CPU.v:565]
WARNING: [VRFC 10-3705] select index 2 into 'regwrite_MEM' is out of bounds [D:/Fiver/RISCV/CPU.v:416]
WARNING: [VRFC 10-3705] select index 2 into 'aluoutdata_MEM' is out of bounds [D:/Fiver/RISCV/CPU.v:422]
WARNING: [VRFC 10-3705] select index 2 into 'aluoutdata_MEM' is out of bounds [D:/Fiver/RISCV/CPU.v:425]
WARNING: [VRFC 10-3283] element index 4 into 'datawire1_EX' is out of bounds [D:/Fiver/RISCV/CPU.v:510]
WARNING: [VRFC 10-3283] element index 4 into 'datawire2_EX' is out of bounds [D:/Fiver/RISCV/CPU.v:511]
WARNING: [VRFC 10-3705] select index 4 into 'regwrite_MEM' is out of bounds [D:/Fiver/RISCV/CPU.v:549]
WARNING: [VRFC 10-3705] select index 4 into 'aluoutdata_MEM' is out of bounds [D:/Fiver/RISCV/CPU.v:555]
WARNING: [VRFC 10-3705] select index 4 into 'datawire1_EX' is out of bounds [D:/Fiver/RISCV/CPU.v:556]
WARNING: [VRFC 10-3705] select index 4 into 'aluoutdata_MEM' is out of bounds [D:/Fiver/RISCV/CPU.v:558]
WARNING: [VRFC 10-3705] select index 4 into 'datawire2_EX' is out of bounds [D:/Fiver/RISCV/CPU.v:559]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.instr_parser
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.staller
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
