Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb  9 03:59:56 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                          Path #1                                                                                         |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                                         6.250 |
| Path Delay                |                0.940 |                                                                                                                                                                                   18.578 |                                                                                                                                                                                        18.420 |
| Logic Delay               | 0.099(11%)           | 4.261(23%)                                                                                                                                                                               | 4.658(26%)                                                                                                                                                                                    |
| Net Delay                 | 0.841(89%)           | 14.317(77%)                                                                                                                                                                              | 13.762(74%)                                                                                                                                                                                   |
| Clock Skew                |               -0.092 |                                                                                                                                                                                   -0.121 |                                                                                                                                                                                        -0.237 |
| Slack                     |                5.210 |                                                                                                                                                                                  -12.457 |                                                                                                                                                                                       -12.415 |
| Timing Exception          |                      |                                                                                                                                                                                          |                                                                                                                                                                                               |
| Bounding Box Size         | 3% x 0%              | 21% x 2%                                                                                                                                                                                 | 17% x 4%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                                                   | (0, 0)                                                                                                                                                                                        |
| Cumulative Fanout         |                    2 |                                                                                                                                                                                      372 |                                                                                                                                                                                           451 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Fixed Route               |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                    0 |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |
| Routes                    |                    1 |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                      | clk                                                                                                                                                                                           |
| End Point Clock           | clk                  | clk                                                                                                                                                                                      | clk                                                                                                                                                                                           |
| DSP Block                 | None                 | None                                                                                                                                                                                     | None                                                                                                                                                                                          |
| BRAM                      | None                 | None                                                                                                                                                                                     | None                                                                                                                                                                                          |
| IO Crossings              |                    0 |                                                                                                                                                                                        1 |                                                                                                                                                                                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| PBlocks                   |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| High Fanout               |                    2 |                                                                                                                                                                                       56 |                                                                                                                                                                                            61 |
| Dont Touch                |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Mark Debug                |                    0 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[453]/C    | muon_cand_28.pt[1]/C                                                                                                                                                                     | sr_p.sr_1_15.roi_ret_1709/C                                                                                                                                                                   |
| End Point Pin             | muon_cand_28.pt[1]/D | sr_p.sr_1_15.roi_ret_1709/D                                                                                                                                                              | sr_p.sr_2_15.sector_ret_355/D                                                                                                                                                                 |
+---------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                            Path #2                                                                                            |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                                    6.250 |
| Path Delay                |                0.940 |                                                                                                                                                                                        18.540 |                                                                                                                                                                                   17.431 |
| Logic Delay               | 0.099(11%)           | 4.412(24%)                                                                                                                                                                                    | 4.520(26%)                                                                                                                                                                               |
| Net Delay                 | 0.841(89%)           | 14.128(76%)                                                                                                                                                                                   | 12.911(74%)                                                                                                                                                                              |
| Clock Skew                |               -0.092 |                                                                                                                                                                                        -0.159 |                                                                                                                                                                                   -0.184 |
| Slack                     |                5.210 |                                                                                                                                                                                       -12.457 |                                                                                                                                                                                  -11.374 |
| Timing Exception          |                      |                                                                                                                                                                                               |                                                                                                                                                                                          |
| Bounding Box Size         | 3% x 0%              | 23% x 2%                                                                                                                                                                                      | 18% x 5%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)               | (2, 0)                                                                                                                                                                                        | (1, 0)                                                                                                                                                                                   |
| Cumulative Fanout         |                    2 |                                                                                                                                                                                           371 |                                                                                                                                                                                      396 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Fixed Route               |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                    0 |                                                                                                                                                                                            36 |                                                                                                                                                                                       35 |
| Routes                    |                    1 |                                                                                                                                                                                            37 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE LUT5 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                                      |
| End Point Clock           | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                                      |
| DSP Block                 | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                                     |
| BRAM                      | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                                     |
| IO Crossings              |                    0 |                                                                                                                                                                                             1 |                                                                                                                                                                                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| PBlocks                   |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| High Fanout               |                    2 |                                                                                                                                                                                            52 |                                                                                                                                                                                       61 |
| Dont Touch                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Mark Debug                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[453]/C    | muon_cand_28.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_9.pt_ret_849/C                                                                                                                                                                 |
| End Point Pin             | muon_cand_28.pt[1]/D | sr_p.sr_1_9.pt_ret_849/D                                                                                                                                                                      | sr_p.sr_2_15.sector_ret_355/D                                                                                                                                                            |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #3                                                                             |                                                                                       WorstPath from Dst                                                                                      |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                           6.250 |                                                                                                                                                                                         6.250 |
| Path Delay                |                2.126 |                                                                                                                                                          18.458 |                                                                                                                                                                                        17.823 |
| Logic Delay               | 0.099(5%)            | 3.634(20%)                                                                                                                                                      | 4.619(26%)                                                                                                                                                                                    |
| Net Delay                 | 2.027(95%)           | 14.824(80%)                                                                                                                                                     | 13.204(74%)                                                                                                                                                                                   |
| Clock Skew                |               -0.087 |                                                                                                                                                          -0.238 |                                                                                                                                                                                        -0.100 |
| Slack                     |                4.029 |                                                                                                                                                         -12.455 |                                                                                                                                                                                       -11.682 |
| Timing Exception          |                      |                                                                                                                                                                 |                                                                                                                                                                                               |
| Bounding Box Size         | 1% x 0%              | 22% x 2%                                                                                                                                                        | 18% x 4%                                                                                                                                                                                      |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                          | (0, 0)                                                                                                                                                                                        |
| Cumulative Fanout         |                    1 |                                                                                                                                                             409 |                                                                                                                                                                                           433 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                             0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                             0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                             0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                             0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed                                                                                                                                                                                  |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                                                                                                                                                                                            36 |
| Routes                    |                    1 |                                                                                                                                                              31 |                                                                                                                                                                                            36 |
| Logical Path              | FDRE FDRE            | FDRE LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                                                                                                                                                                                           |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                                                                                                                                                                                           |
| DSP Block                 | None                 | None                                                                                                                                                            | None                                                                                                                                                                                          |
| BRAM                      | None                 | None                                                                                                                                                            | None                                                                                                                                                                                          |
| IO Crossings              |                    3 |                                                                                                                                                               1 |                                                                                                                                                                                             0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                             0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                             0 |
| High Fanout               |                    1 |                                                                                                                                                              65 |                                                                                                                                                                                            61 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                             0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                             0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                                                                                                        |
| Start Point Pin           | sr_p.sr_15[503]/C    | muon_cand_31.pt[3]/C                                                                                                                                            | sr_p.sr_1_11.roi_ret_419/C                                                                                                                                                                    |
| End Point Pin             | muon_cand_31.pt[3]/D | sr_p.sr_1_11.roi_ret_419/D                                                                                                                                      | sr_p.sr_2_15.sector_ret_355/D                                                                                                                                                                 |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                               Path #4                                                                                              |                                                              WorstPath from Dst                                                             |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                       6.250 |
| Path Delay                |                0.940 |                                                                                                                                                                                             18.648 |                                                                                                                                      15.047 |
| Logic Delay               | 0.099(11%)           | 4.576(25%)                                                                                                                                                                                         | 3.701(25%)                                                                                                                                  |
| Net Delay                 | 0.841(89%)           | 14.072(75%)                                                                                                                                                                                        | 11.346(75%)                                                                                                                                 |
| Clock Skew                |               -0.092 |                                                                                                                                                                                             -0.045 |                                                                                                                                      -0.252 |
| Slack                     |                5.210 |                                                                                                                                                                                            -12.451 |                                                                                                                                      -9.057 |
| Timing Exception          |                      |                                                                                                                                                                                                    |                                                                                                                                             |
| Bounding Box Size         | 3% x 0%              | 23% x 2%                                                                                                                                                                                           | 21% x 5%                                                                                                                                    |
| Clock Region Distance     | (0, 0)               | (2, 0)                                                                                                                                                                                             | (2, 1)                                                                                                                                      |
| Cumulative Fanout         |                    2 |                                                                                                                                                                                                372 |                                                                                                                                         251 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                           0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                           0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                           0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                           0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                |
| Logic Levels              |                    0 |                                                                                                                                                                                                 37 |                                                                                                                                          26 |
| Routes                    |                    1 |                                                                                                                                                                                                 37 |                                                                                                                                          26 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT4 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                | clk                                                                                                                                         |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                | clk                                                                                                                                         |
| DSP Block                 | None                 | None                                                                                                                                                                                               | None                                                                                                                                        |
| BRAM                      | None                 | None                                                                                                                                                                                               | None                                                                                                                                        |
| IO Crossings              |                    0 |                                                                                                                                                                                                  1 |                                                                                                                                           1 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                           0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                           0 |
| High Fanout               |                    2 |                                                                                                                                                                                                 52 |                                                                                                                                          55 |
| Dont Touch                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                           0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_15[453]/C    | muon_cand_28.pt[1]/C                                                                                                                                                                               | sr_p.sr_1_15.roi_ret_25903/C                                                                                                                |
| End Point Pin             | muon_cand_28.pt[1]/D | sr_p.sr_1_15.roi_ret_25903/D                                                                                                                                                                       | sr_p.sr_2_15.roi_ret_692/D                                                                                                                  |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                Path #5                                                                               |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                6.250 |                                                                                                                                                                               6.250 |
| Path Delay                |                2.126 |                                                                                                                                                               18.508 |                                                                                                                                                                              17.717 |
| Logic Delay               | 0.099(5%)            | 3.306(18%)                                                                                                                                                           | 4.173(24%)                                                                                                                                                                          |
| Net Delay                 | 2.027(95%)           | 15.202(82%)                                                                                                                                                          | 13.544(76%)                                                                                                                                                                         |
| Clock Skew                |               -0.087 |                                                                                                                                                               -0.185 |                                                                                                                                                                              -0.161 |
| Slack                     |                4.029 |                                                                                                                                                              -12.451 |                                                                                                                                                                             -11.636 |
| Timing Exception          |                      |                                                                                                                                                                      |                                                                                                                                                                                     |
| Bounding Box Size         | 1% x 0%              | 23% x 2%                                                                                                                                                             | 18% x 4%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                               | (0, 0)                                                                                                                                                                              |
| Cumulative Fanout         |                    1 |                                                                                                                                                                  416 |                                                                                                                                                                                 407 |
| Fixed Loc                 |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                         | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                    0 |                                                                                                                                                                   31 |                                                                                                                                                                                  34 |
| Routes                    |                    1 |                                                                                                                                                                   31 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE            | FDRE LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                  | clk                                                                                                                                                                                 |
| End Point Clock           | clk                  | clk                                                                                                                                                                  | clk                                                                                                                                                                                 |
| DSP Block                 | None                 | None                                                                                                                                                                 | None                                                                                                                                                                                |
| BRAM                      | None                 | None                                                                                                                                                                 | None                                                                                                                                                                                |
| IO Crossings              |                    3 |                                                                                                                                                                    1 |                                                                                                                                                                                   0 |
| SLR Crossings             |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| High Fanout               |                    1 |                                                                                                                                                                   65 |                                                                                                                                                                                  61 |
| Dont Touch                |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                    0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                               | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                               | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[503]/C    | muon_cand_31.pt[3]/C                                                                                                                                                 | sr_p.sr_1_10.pt_ret_1163_rep1/C                                                                                                                                                     |
| End Point Pin             | muon_cand_31.pt[3]/D | sr_p.sr_1_10.pt_ret_1163_rep1/D                                                                                                                                      | sr_p.sr_2_15.sector_ret_355/D                                                                                                                                                       |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                            Path #6                                                                                            |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                               6.250 |
| Path Delay                |                0.940 |                                                                                                                                                                                        18.572 |                                                                                                                                                                              17.975 |
| Logic Delay               | 0.099(11%)           | 4.412(24%)                                                                                                                                                                                    | 4.659(26%)                                                                                                                                                                          |
| Net Delay                 | 0.841(89%)           | 14.160(76%)                                                                                                                                                                                   | 13.316(74%)                                                                                                                                                                         |
| Clock Skew                |               -0.092 |                                                                                                                                                                                        -0.115 |                                                                                                                                                                              -0.181 |
| Slack                     |                5.210 |                                                                                                                                                                                       -12.445 |                                                                                                                                                                             -11.914 |
| Timing Exception          |                      |                                                                                                                                                                                               |                                                                                                                                                                                     |
| Bounding Box Size         | 3% x 0%              | 23% x 2%                                                                                                                                                                                      | 19% x 5%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)               | (2, 0)                                                                                                                                                                                        | (2, 1)                                                                                                                                                                              |
| Cumulative Fanout         |                    2 |                                                                                                                                                                                           371 |                                                                                                                                                                                 381 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Fixed Route               |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                    0 |                                                                                                                                                                                            36 |                                                                                                                                                                                  34 |
| Routes                    |                    1 |                                                                                                                                                                                            37 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                                 |
| End Point Clock           | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                                 |
| DSP Block                 | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                                |
| BRAM                      | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                                |
| IO Crossings              |                    0 |                                                                                                                                                                                             1 |                                                                                                                                                                                   1 |
| SLR Crossings             |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| PBlocks                   |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| High Fanout               |                    2 |                                                                                                                                                                                            52 |                                                                                                                                                                                  60 |
| Dont Touch                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Mark Debug                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[453]/C    | muon_cand_28.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_9.pt_ret_849_rep1/C                                                                                                                                                       |
| End Point Pin             | muon_cand_28.pt[1]/D | sr_p.sr_1_9.pt_ret_849_rep1/D                                                                                                                                                                 | sr_p.sr_2_15.sector_ret_334/D                                                                                                                                                       |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                             Path #7                                                                             |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                           6.250 |                                                                                                                                                                                    6.250 |
| Path Delay                |                2.126 |                                                                                                                                                          18.440 |                                                                                                                                                                                   18.129 |
| Logic Delay               | 0.099(5%)            | 3.292(18%)                                                                                                                                                      | 4.178(24%)                                                                                                                                                                               |
| Net Delay                 | 2.027(95%)           | 15.148(82%)                                                                                                                                                     | 13.951(76%)                                                                                                                                                                              |
| Clock Skew                |               -0.087 |                                                                                                                                                          -0.240 |                                                                                                                                                                                   -0.103 |
| Slack                     |                4.029 |                                                                                                                                                         -12.439 |                                                                                                                                                                                  -11.991 |
| Timing Exception          |                      |                                                                                                                                                                 |                                                                                                                                                                                          |
| Bounding Box Size         | 1% x 0%              | 23% x 2%                                                                                                                                                        | 16% x 5%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                          | (0, 0)                                                                                                                                                                                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                             412 |                                                                                                                                                                                      389 |
| Fixed Loc                 |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                        0 |
| Fixed Route               |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                    | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                    0 |                                                                                                                                                              30 |                                                                                                                                                                                       35 |
| Routes                    |                    1 |                                                                                                                                                              30 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE            | FDRE LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                             | clk                                                                                                                                                                                      |
| End Point Clock           | clk                  | clk                                                                                                                                                             | clk                                                                                                                                                                                      |
| DSP Block                 | None                 | None                                                                                                                                                            | None                                                                                                                                                                                     |
| BRAM                      | None                 | None                                                                                                                                                            | None                                                                                                                                                                                     |
| IO Crossings              |                    3 |                                                                                                                                                               1 |                                                                                                                                                                                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                        0 |
| PBlocks                   |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                        0 |
| High Fanout               |                    1 |                                                                                                                                                              65 |                                                                                                                                                                                       61 |
| Dont Touch                |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                        0 |
| Mark Debug                |                    0 |                                                                                                                                                               0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                          | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                          | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[503]/C    | muon_cand_31.pt[3]/C                                                                                                                                            | sr_p.sr_1_15.roi_ret_1729/C                                                                                                                                                              |
| End Point Pin             | muon_cand_31.pt[3]/D | sr_p.sr_1_15.roi_ret_1729/D                                                                                                                                     | sr_p.sr_2_15.sector_ret_355/D                                                                                                                                                            |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                            Path #8                                                                                            |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                         6.250 |                                                                                                                                                                                    6.250 |
| Path Delay                |                0.940 |                                                                                                                                                                                        18.451 |                                                                                                                                                                                   17.968 |
| Logic Delay               | 0.099(11%)           | 3.958(22%)                                                                                                                                                                                    | 4.290(24%)                                                                                                                                                                               |
| Net Delay                 | 0.841(89%)           | 14.493(78%)                                                                                                                                                                                   | 13.678(76%)                                                                                                                                                                              |
| Clock Skew                |               -0.092 |                                                                                                                                                                                        -0.225 |                                                                                                                                                                                   -0.122 |
| Slack                     |                5.210 |                                                                                                                                                                                       -12.434 |                                                                                                                                                                                  -11.849 |
| Timing Exception          |                      |                                                                                                                                                                                               |                                                                                                                                                                                          |
| Bounding Box Size         | 3% x 0%              | 19% x 3%                                                                                                                                                                                      | 18% x 4%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)               | (1, 0)                                                                                                                                                                                        | (0, 0)                                                                                                                                                                                   |
| Cumulative Fanout         |                    2 |                                                                                                                                                                                           383 |                                                                                                                                                                                      444 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Fixed Route               |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                  | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                    0 |                                                                                                                                                                                            36 |                                                                                                                                                                                       35 |
| Routes                    |                    1 |                                                                                                                                                                                            36 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                                      |
| End Point Clock           | clk                  | clk                                                                                                                                                                                           | clk                                                                                                                                                                                      |
| DSP Block                 | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                                     |
| BRAM                      | None                 | None                                                                                                                                                                                          | None                                                                                                                                                                                     |
| IO Crossings              |                    0 |                                                                                                                                                                                             1 |                                                                                                                                                                                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| PBlocks                   |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| High Fanout               |                    2 |                                                                                                                                                                                            50 |                                                                                                                                                                                       61 |
| Dont Touch                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Mark Debug                |                    0 |                                                                                                                                                                                             0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                        | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                        | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[453]/C    | muon_cand_28.pt[1]/C                                                                                                                                                                          | sr_p.sr_1_8.pt_ret_250/C                                                                                                                                                                 |
| End Point Pin             | muon_cand_28.pt[1]/D | sr_p.sr_1_8.pt_ret_250/D                                                                                                                                                                      | sr_p.sr_2_15.sector_ret_355/D                                                                                                                                                            |
+---------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                            Path #9                                                                                            |         WorstPath from Dst         |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                                                                                                                                                                                    6.250 |                                                                                                                                                                                         6.250 |                              6.250 |
| Path Delay                |                                                                                                                                                                                   18.578 |                                                                                                                                                                                        18.420 |                              4.452 |
| Logic Delay               | 4.261(23%)                                                                                                                                                                               | 4.658(26%)                                                                                                                                                                                    | 0.694(16%)                         |
| Net Delay                 | 14.317(77%)                                                                                                                                                                              | 13.762(74%)                                                                                                                                                                                   | 3.758(84%)                         |
| Clock Skew                |                                                                                                                                                                                   -0.121 |                                                                                                                                                                                        -0.237 |                             -0.177 |
| Slack                     |                                                                                                                                                                                  -12.457 |                                                                                                                                                                                       -12.415 |                              1.613 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                               |                                    |
| Bounding Box Size         | 21% x 2%                                                                                                                                                                                 | 17% x 4%                                                                                                                                                                                      | 2% x 5%                            |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                   | (0, 0)                                                                                                                                                                                        | (0, 1)                             |
| Cumulative Fanout         |                                                                                                                                                                                      372 |                                                                                                                                                                                           451 |                                 21 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                                  0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                                  0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                  | Safely Timed                       |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |                                  5 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                            36 |                                  5 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                           | clk                                |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                           | clk                                |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                          | None                               |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                          | None                               |
| IO Crossings              |                                                                                                                                                                                        1 |                                                                                                                                                                                             0 |                                  6 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                                  0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                                  0 |
| High Fanout               |                                                                                                                                                                                       56 |                                                                                                                                                                                            61 |                                 16 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                                  0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                             0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                        | FDRE/C                             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                        | FDRE/D                             |
| Start Point Pin           | muon_cand_28.pt[1]/C                                                                                                                                                                     | sr_p.sr_1_15.roi_ret_1709/C                                                                                                                                                                   | sr_p.sr_2_15.sector_ret_355/C      |
| End Point Pin             | sr_p.sr_1_15.roi_ret_1709/D                                                                                                                                                              | sr_p.sr_2_15.sector_ret_355/D                                                                                                                                                                 | sr_p.sr_1[248]/D                   |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
|      Characteristics      |                                                                                     WorstPath to Src                                                                                     |                                                                                                 Path #10                                                                                                |            WorstPath from Dst           |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
| Requirement               |                                                                                                                                                                                    6.250 |                                                                                                                                                                                                   6.250 |                                   6.250 |
| Path Delay                |                                                                                                                                                                                   18.578 |                                                                                                                                                                                                  18.519 |                                   5.688 |
| Logic Delay               | 4.261(23%)                                                                                                                                                                               | 4.722(26%)                                                                                                                                                                                              | 0.810(15%)                              |
| Net Delay                 | 14.317(77%)                                                                                                                                                                              | 13.797(74%)                                                                                                                                                                                             | 4.878(85%)                              |
| Clock Skew                |                                                                                                                                                                                   -0.121 |                                                                                                                                                                                                  -0.135 |                                  -0.296 |
| Slack                     |                                                                                                                                                                                  -12.457 |                                                                                                                                                                                                 -12.412 |                                   0.258 |
| Timing Exception          |                                                                                                                                                                                          |                                                                                                                                                                                                         |                                         |
| Bounding Box Size         | 21% x 2%                                                                                                                                                                                 | 19% x 4%                                                                                                                                                                                                | 6% x 5%                                 |
| Clock Region Distance     | (1, 0)                                                                                                                                                                                   | (1, 0)                                                                                                                                                                                                  | (1, 1)                                  |
| Cumulative Fanout         |                                                                                                                                                                                      372 |                                                                                                                                                                                                     460 |                                      22 |
| Fixed Loc                 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                                       0 |
| Fixed Route               |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                                       0 |
| Hold Fix Detour           |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                                       0 |
| Combined LUT Pairs        |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                                       0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                            | Safely Timed                            |
| Logic Levels              |                                                                                                                                                                                       35 |                                                                                                                                                                                                      38 |                                       6 |
| Routes                    |                                                                                                                                                                                       35 |                                                                                                                                                                                                      38 |                                       6 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                     | clk                                     |
| End Point Clock           | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                     | clk                                     |
| DSP Block                 | None                                                                                                                                                                                     | None                                                                                                                                                                                                    | None                                    |
| BRAM                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                    | None                                    |
| IO Crossings              |                                                                                                                                                                                        1 |                                                                                                                                                                                                       1 |                                       7 |
| SLR Crossings             |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                                       0 |
| PBlocks                   |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                                       0 |
| High Fanout               |                                                                                                                                                                                       56 |                                                                                                                                                                                                      59 |                                      16 |
| Dont Touch                |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                                       0 |
| Mark Debug                |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |                                       0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                                  | FDRE/C                                  |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                  |
| Start Point Pin           | muon_cand_28.pt[1]/C                                                                                                                                                                     | sr_p.sr_1_15.roi_ret_1709/C                                                                                                                                                                             | sr_p.sr_2_15.roi_ret_910/C              |
| End Point Pin             | sr_p.sr_1_15.roi_ret_1709/D                                                                                                                                                              | sr_p.sr_2_15.roi_ret_910/D                                                                                                                                                                              | sr_p.sr_1[242]/D                        |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+----+----+----+
| End Point Clock | Requirement | 27 | 28 | 29 | 30 | 31 |  32 |  33 |  34 |  35 | 36 | 37 | 38 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+----+----+----+
| clk             | 6.250ns     |  7 | 66 | 56 | 89 | 86 | 185 | 184 | 112 | 121 | 73 | 18 |  3 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                        Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                             wrapper | 0.64 |           3.35 |           35998 | 0(0.0%) | 387(1.9%) | 1176(5.9%) | 2210(11.1%) | 5544(27.8%) | 10616(53.3%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D002-freq160retfan10000_rev_1 | 0.89 |           4.28 |           22945 | 0(0.0%) | 386(1.9%) | 1173(5.9%) | 2122(10.7%) | 5535(27.9%) | 10603(53.5%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                 shift_reg_tap_512_4 | 0.00 |           1.01 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       125% | (CLEM_X49Y323,CLEM_X56Y338)     | muon_sorter_1(77%),wrapper(22%) |            0% |       4.56747 | 86%          | 0%         |  35% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                4 |       141% | (CLEL_R_X41Y309,CLEL_R_X49Y324) | muon_sorter_1(88%),wrapper(11%) |            0% |        5.0875 | 97%          | 0%         |   6% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     |                4 |       106% | (CLEL_R_X41Y309,CLEL_R_X49Y324) | muon_sorter_1(88%),wrapper(11%) |            0% |        5.0875 | 97%          | 0%         |   6% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      |                4 |       103% | (CLEL_R_X38Y358,CLEM_X46Y373)   | muon_sorter_1(98%)              |            0% |       5.25303 | 98%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.543% | (CLEL_R_X32Y308,CLEM_X47Y339)   | muon_sorter_1(85%),wrapper(14%) |            0% |       4.28838 | 83%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                6 |           1.010% | (CLEM_X25Y310,CLEM_X56Y373)     | muon_sorter_1(75%),wrapper(24%) |            0% |       3.46857 | 66%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.627% | (CLEL_R_X32Y313,CLEM_X63Y344)   | muon_sorter_1(75%),wrapper(24%) |            0% |       3.24635 | 62%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.705% | (CLEM_X33Y335,CLEM_X56Y382)     | muon_sorter_1(91%),wrapper(8%)  |            0% |       3.61577 | 68%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                3 |           0.121% | (CLEL_R_X36Y360,CLEL_R_X43Y367) | muon_sorter_1(98%)              |            0% |       5.34233 | 99%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.566% | (CLEM_X35Y313,CLEM_X58Y368)     | muon_sorter_1(86%),wrapper(13%) |            0% |       3.82669 | 72%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                4 |           0.193% | (CLEL_R_X32Y308,CLEM_X47Y323)   | muon_sorter_1(87%),wrapper(12%) |            0% |        5.0163 | 96%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                4 |           0.219% | (CLEM_X39Y362,CLEM_X54Y377)     | muon_sorter_1(99%)              |            0% |       4.95222 | 94%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                5 |           0.856% | (CLEL_R_X32Y311,CLEM_X63Y342)   | muon_sorter_1(75%),wrapper(24%) |            0% |       3.36897 | 64%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.266% | (CLEL_R_X32Y304,CLEM_X63Y383)   | muon_sorter_1(83%),wrapper(16%) |            0% |       3.02522 | 57%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.088% | (CLEL_R_X32Y292,CLEM_X63Y355)   | muon_sorter_1(78%),wrapper(21%) |            0% |       2.37712 | 45%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.155% | (CLEL_R_X26Y311,CLEM_X57Y374)   | muon_sorter_1(75%),wrapper(24%) |            0% |       3.48604 | 66%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        87% | (CLEM_X41Y379,CLEM_X41Y379)   |                                 |            0% |             0 | 0%           | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        88% | (CLEM_X42Y366,CLEM_X42Y366)   | muon_sorter_1(100%)             |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        86% | (CLEM_X35Y333,CLEM_X35Y333)   | muon_sorter_1(100%)             |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        86% | (CLEM_X35Y332,CLEM_X35Y332)   | muon_sorter_1(100%)             |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        88% | (CLEM_X44Y326,CLEM_X44Y326)   | muon_sorter_1(100%)             |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |        85% | (CLEM_X44Y314,CLEM_X45Y315)   | muon_sorter_1(81%),wrapper(18%) |            0% |       5.20833 | 100%         | 0%         |  11% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |        85% | (CLEM_X44Y312,CLEM_X45Y313)   | muon_sorter_1(100%)             |            0% |          5.25 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        85% | (CLEM_X48Y352,CLEM_X49Y353)   | muon_sorter_1(100%)             |            0% |       4.58333 | 91%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        85% | (CLEM_X52Y328,CLEL_R_X53Y329) | muon_sorter_1(76%),wrapper(23%) |            0% |          4.75 | 89%          | 0%         |  21% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        85% | (CLEM_X48Y324,CLEM_X49Y325)   | muon_sorter_1(82%),wrapper(17%) |            0% |         4.625 | 89%          | 0%         |  13% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        88% | (CLEM_X50Y372,CLEM_X51Y373)   | muon_sorter_1(100%)             |            0% |       5.27083 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        87% | (CLEM_X50Y370,CLEM_X51Y371)   | muon_sorter_1(100%)             |            0% |       5.20833 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        86% | (CLEM_X42Y368,CLEL_R_X43Y369) | muon_sorter_1(100%)             |            0% |        5.0625 | 96%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        86% | (CLEM_X46Y366,CLEM_X47Y367)   | muon_sorter_1(100%)             |            0% |       5.22917 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X52Y337   | 328             | 582          | 60%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X52Y335 | 330             | 584          | 59%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X34Y360 | 205             | 558          | 59%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X35Y360   | 206             | 558          | 59%                  | muon_sorter_1(93%),wrapper(6%)  | Y                   |
| CLEM_X35Y359   | 206             | 560          | 59%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X52Y335   | 328             | 584          | 59%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEM_X52Y336   | 328             | 583          | 59%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X34Y357 | 205             | 562          | 59%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X34Y363 | 205             | 555          | 58%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X35Y357   | 206             | 562          | 58%                  | muon_sorter_1(90%),wrapper(10%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X47Y319   | 307             | 601          | 53%                  | wrapper(57%),muon_sorter_1(42%) | Y                   |
| CLEL_R_X47Y319 | 309             | 601          | 52%                  | wrapper(50%),muon_sorter_1(50%) | Y                   |
| CLEL_R_X35Y357 | 208             | 562          | 51%                  | muon_sorter_1(86%),wrapper(13%) | Y                   |
| CLEL_R_X35Y358 | 208             | 561          | 51%                  | muon_sorter_1(94%)              | Y                   |
| CLEL_R_X38Y361 | 271             | 557          | 51%                  | muon_sorter_1(80%),wrapper(20%) | Y                   |
| CLEL_R_X35Y362 | 208             | 556          | 50%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X35Y365 | 208             | 553          | 50%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X38Y368 | 271             | 550          | 50%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X37Y361 | 267             | 557          | 50%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X39Y364   | 274             | 554          | 50%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


