{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 06 08:44:34 2021 " "Info: Processing started: Mon Sep 06 08:44:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off compteur -c compteur --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off compteur -c compteur --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register Q1\[1\] Q1\[7\] 420.17 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 420.17 MHz between source register \"Q1\[1\]\" and destination register \"Q1\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.683 ns + Longest register register " "Info: + Longest register to register delay is 1.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q1\[1\] 1 REG LCFF_X8_Y33_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y33_N7; Fanout = 3; REG Node = 'Q1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1[1] } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.414 ns) 0.746 ns Q1\[1\]~9 2 COMB LCCOMB_X8_Y33_N6 2 " "Info: 2: + IC(0.332 ns) + CELL(0.414 ns) = 0.746 ns; Loc. = LCCOMB_X8_Y33_N6; Fanout = 2; COMB Node = 'Q1\[1\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { Q1[1] Q1[1]~9 } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.817 ns Q1\[2\]~11 3 COMB LCCOMB_X8_Y33_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.817 ns; Loc. = LCCOMB_X8_Y33_N8; Fanout = 2; COMB Node = 'Q1\[2\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Q1[1]~9 Q1[2]~11 } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.888 ns Q1\[3\]~13 4 COMB LCCOMB_X8_Y33_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.888 ns; Loc. = LCCOMB_X8_Y33_N10; Fanout = 2; COMB Node = 'Q1\[3\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Q1[2]~11 Q1[3]~13 } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.959 ns Q1\[4\]~15 5 COMB LCCOMB_X8_Y33_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.959 ns; Loc. = LCCOMB_X8_Y33_N12; Fanout = 2; COMB Node = 'Q1\[4\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Q1[3]~13 Q1[4]~15 } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.118 ns Q1\[5\]~17 6 COMB LCCOMB_X8_Y33_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.118 ns; Loc. = LCCOMB_X8_Y33_N14; Fanout = 2; COMB Node = 'Q1\[5\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Q1[4]~15 Q1[5]~17 } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.189 ns Q1\[6\]~19 7 COMB LCCOMB_X8_Y33_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.189 ns; Loc. = LCCOMB_X8_Y33_N16; Fanout = 1; COMB Node = 'Q1\[6\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Q1[5]~17 Q1[6]~19 } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.599 ns Q1\[7\]~20 8 COMB LCCOMB_X8_Y33_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.599 ns; Loc. = LCCOMB_X8_Y33_N18; Fanout = 1; COMB Node = 'Q1\[7\]~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Q1[6]~19 Q1[7]~20 } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.683 ns Q1\[7\] 9 REG LCFF_X8_Y33_N19 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 1.683 ns; Loc. = LCFF_X8_Y33_N19; Fanout = 2; REG Node = 'Q1\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q1[7]~20 Q1[7] } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.351 ns ( 80.27 % ) " "Info: Total cell delay = 1.351 ns ( 80.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 19.73 % ) " "Info: Total interconnect delay = 0.332 ns ( 19.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { Q1[1] Q1[1]~9 Q1[2]~11 Q1[3]~13 Q1[4]~15 Q1[5]~17 Q1[6]~19 Q1[7]~20 Q1[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.683 ns" { Q1[1] {} Q1[1]~9 {} Q1[2]~11 {} Q1[3]~13 {} Q1[4]~15 {} Q1[5]~17 {} Q1[6]~19 {} Q1[7]~20 {} Q1[7] {} } { 0.000ns 0.332ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.686 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns Q1\[7\] 3 REG LCFF_X8_Y33_N19 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X8_Y33_N19; Fanout = 2; REG Node = 'Q1\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { Clk~clkctrl Q1[7] } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Clk Clk~clkctrl Q1[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Q1[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.686 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns Q1\[1\] 3 REG LCFF_X8_Y33_N7 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X8_Y33_N7; Fanout = 3; REG Node = 'Q1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { Clk~clkctrl Q1[1] } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Clk Clk~clkctrl Q1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Q1[1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Clk Clk~clkctrl Q1[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Q1[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Clk Clk~clkctrl Q1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Q1[1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { Q1[1] Q1[1]~9 Q1[2]~11 Q1[3]~13 Q1[4]~15 Q1[5]~17 Q1[6]~19 Q1[7]~20 Q1[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.683 ns" { Q1[1] {} Q1[1]~9 {} Q1[2]~11 {} Q1[3]~13 {} Q1[4]~15 {} Q1[5]~17 {} Q1[6]~19 {} Q1[7]~20 {} Q1[7] {} } { 0.000ns 0.332ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Clk Clk~clkctrl Q1[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Q1[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Clk Clk~clkctrl Q1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Q1[1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Q1[7] {} } {  } {  } "" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Q1\[1\] En Clk 0.356 ns register " "Info: tsu for register \"Q1\[1\]\" (data pin = \"En\", clock pin = \"Clk\") is 0.356 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.078 ns + Longest pin register " "Info: + Longest pin to register delay is 3.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns En 1 PIN PIN_C13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'En'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { En } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.660 ns) 3.078 ns Q1\[1\] 2 REG LCFF_X8_Y33_N7 3 " "Info: 2: + IC(1.439 ns) + CELL(0.660 ns) = 3.078 ns; Loc. = LCFF_X8_Y33_N7; Fanout = 3; REG Node = 'Q1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { En Q1[1] } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.639 ns ( 53.25 % ) " "Info: Total cell delay = 1.639 ns ( 53.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.439 ns ( 46.75 % ) " "Info: Total interconnect delay = 1.439 ns ( 46.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.078 ns" { En Q1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.078 ns" { En {} En~combout {} Q1[1] {} } { 0.000ns 0.000ns 1.439ns } { 0.000ns 0.979ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.686 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns Q1\[1\] 3 REG LCFF_X8_Y33_N7 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X8_Y33_N7; Fanout = 3; REG Node = 'Q1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { Clk~clkctrl Q1[1] } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Clk Clk~clkctrl Q1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Q1[1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.078 ns" { En Q1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.078 ns" { En {} En~combout {} Q1[1] {} } { 0.000ns 0.000ns 1.439ns } { 0.000ns 0.979ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Clk Clk~clkctrl Q1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Q1[1] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Q\[4\] Q1\[4\] 9.844 ns register " "Info: tco from clock \"Clk\" to destination pin \"Q\[4\]\" through register \"Q1\[4\]\" is 9.844 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.686 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns Q1\[4\] 3 REG LCFF_X8_Y33_N13 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X8_Y33_N13; Fanout = 3; REG Node = 'Q1\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { Clk~clkctrl Q1[4] } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Clk Clk~clkctrl Q1[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Q1[4] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.908 ns + Longest register pin " "Info: + Longest register to pin delay is 6.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q1\[4\] 1 REG LCFF_X8_Y33_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y33_N13; Fanout = 3; REG Node = 'Q1\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1[4] } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.236 ns) + CELL(2.672 ns) 6.908 ns Q\[4\] 2 PIN PIN_B24 0 " "Info: 2: + IC(4.236 ns) + CELL(2.672 ns) = 6.908 ns; Loc. = PIN_B24; Fanout = 0; PIN Node = 'Q\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { Q1[4] Q[4] } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.672 ns ( 38.68 % ) " "Info: Total cell delay = 2.672 ns ( 38.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.236 ns ( 61.32 % ) " "Info: Total interconnect delay = 4.236 ns ( 61.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { Q1[4] Q[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.908 ns" { Q1[4] {} Q[4] {} } { 0.000ns 4.236ns } { 0.000ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Clk Clk~clkctrl Q1[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Q1[4] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { Q1[4] Q[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.908 ns" { Q1[4] {} Q[4] {} } { 0.000ns 4.236ns } { 0.000ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Q1\[0\] En Clk 0.283 ns register " "Info: th for register \"Q1\[0\]\" (data pin = \"En\", clock pin = \"Clk\") is 0.283 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.686 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns Q1\[0\] 3 REG LCFF_X8_Y33_N1 4 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X8_Y33_N1; Fanout = 4; REG Node = 'Q1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { Clk~clkctrl Q1[0] } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Clk Clk~clkctrl Q1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Q1[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.669 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns En 1 PIN PIN_C13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'En'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { En } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.150 ns) 2.585 ns Q1\[0\]~7 2 COMB LCCOMB_X8_Y33_N0 1 " "Info: 2: + IC(1.456 ns) + CELL(0.150 ns) = 2.585 ns; Loc. = LCCOMB_X8_Y33_N0; Fanout = 1; COMB Node = 'Q1\[0\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { En Q1[0]~7 } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.669 ns Q1\[0\] 3 REG LCFF_X8_Y33_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.669 ns; Loc. = LCFF_X8_Y33_N1; Fanout = 4; REG Node = 'Q1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q1[0]~7 Q1[0] } "NODE_NAME" } } { "src/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/prince/LogiQSeq/src/compteur.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 45.45 % ) " "Info: Total cell delay = 1.213 ns ( 45.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.456 ns ( 54.55 % ) " "Info: Total interconnect delay = 1.456 ns ( 54.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { En Q1[0]~7 Q1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { En {} En~combout {} Q1[0]~7 {} Q1[0] {} } { 0.000ns 0.000ns 1.456ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { Clk Clk~clkctrl Q1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Q1[0] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { En Q1[0]~7 Q1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { En {} En~combout {} Q1[0]~7 {} Q1[0] {} } { 0.000ns 0.000ns 1.456ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 06 08:44:34 2021 " "Info: Processing ended: Mon Sep 06 08:44:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
