SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/serial_in_parallel_out_8bit.sv
TOPLEVEL        = serial_in_parallel_out_8bit
MODULE          = test_sipo
PYTHONPATH      = /src
HASH            = 6846edfd8f186c108123d110f845f9191eb5ff22