/**
* Simple checks to make sure netlist data structures are consistent.  These include checking for duplicated names, dangling links, etc.
*/

#include <cstdio>
#include <cstring>
using namespace std;

#include "vtr_assert.h"
#include "vtr_log.h"

#include "vpr_types.h"
#include "vpr_error.h"
#include "globals.h"
#include "hash.h"
#include "vpr_utils.h"
#include "check_netlist.h"
#include "read_xml_arch_file.h"

#define ERROR_THRESHOLD 100

/**************** Subroutines local to this module **************************/

static int check_connections_to_global_clb_pins(ClusterNetId net_id);

static int check_for_duplicated_names(void);

static int check_clb_conn(ClusterBlockId iblk, int num_conn);

static int check_clb_internal_nets(ClusterBlockId iblk);

/*********************** Subroutine definitions *****************************/

void check_netlist() {
	int error = 0;
	int num_conn;
	t_hash **net_hash_table, *h_net_ptr;

	/* This routine checks that the netlist makes sense. */
    auto& cluster_ctx = g_vpr_ctx.mutable_clustering();

	net_hash_table = alloc_hash_table();

	/* Check that nets fanout and have a driver. */
	for (auto net_id : cluster_ctx.clb_nlist.nets()) {
		h_net_ptr = insert_in_hash_table(net_hash_table, cluster_ctx.clb_nlist.net_name(net_id).c_str(),size_t(net_id));
		if (h_net_ptr->count != 1) {
			vtr::printf_error(__FILE__, __LINE__, 
					"Net %s has multiple drivers.\n", cluster_ctx.clb_nlist.net_name(net_id).c_str());
			error++;
		}
		error += check_connections_to_global_clb_pins(net_id);
		if (error >= ERROR_THRESHOLD) {
			vtr::printf_error(__FILE__, __LINE__, 
					"Too many errors in netlist, exiting.\n");
		}
	}
	free_hash_table(net_hash_table);

	/* Check that each block makes sense. */
	for (auto blk_id : cluster_ctx.clb_nlist.blocks()) {
		num_conn = (int)cluster_ctx.clb_nlist.block_pins(blk_id).size();
		error += check_clb_conn(blk_id, num_conn);
		error += check_clb_internal_nets(blk_id);
		if (error >= ERROR_THRESHOLD) {
			vpr_throw(VPR_ERROR_OTHER, __FILE__, __LINE__, 
					"Too many errors in netlist, exiting.\n");
		}
	}

	error += check_for_duplicated_names();

	if (error != 0) {
		vpr_throw(VPR_ERROR_OTHER, __FILE__, __LINE__, 
				"Found %d fatal Errors in the input netlist.\n", error);
	}

	/* 
     * Enhanced HACK: July 2017 
     *     Do not route constant nets (e.g. gnd/vcc). Identifying these nets as constants 
     *     is more robust than the previous approach (exact name match to gnd/vcc).
     *     Note that by not routing constant nets we are implicitly assuming that all pins 
     *     in the FPGA can be tied to gnd/vcc, and hence we do not need to route them.
	 * 
     * TODO: We should ultimately make this architecture driven (e.g. specify which
     *       pins which can be tied to gnd/vcc), and then route from those pins to
     *       deliver any constants to those primitive input pins which can not be directly 
     *       tied directly to gnd/vcc.
	 */
    auto& atom_ctx = g_vpr_ctx.atom();
	for (auto net_id : cluster_ctx.clb_nlist.nets()) {
        AtomNetId atom_net = atom_ctx.lookup.atom_net(net_id);
        VTR_ASSERT(atom_net);

        if (atom_ctx.nlist.net_is_constant(atom_net)) {
            //Mark net as global, so that it is not routed
            vtr::printf_warning(__FILE__, __LINE__, "Treating constant net '%s' as global, so it will not be routed\n", atom_ctx.nlist.net_name(atom_net).c_str());
            cluster_ctx.clb_nlist.set_net_is_global(net_id, true);
        }
	}
}

/* Checks that a global net (net_id) connects only to global CLB input pins  *
* and that non-global nets never connects to a global CLB pin.  Either       *
* global or non-global nets are allowed to connect to pads.                  */
static int check_connections_to_global_clb_pins(ClusterNetId net_id) {
    auto& cluster_ctx = g_vpr_ctx.clustering();
	
	unsigned int error = 0;
	bool is_global_net = cluster_ctx.clb_nlist.net_is_global(net_id);

	/* For now global signals can be driven by an I/O pad or any CLB output       *
	 * although a CLB output generates a warning.  I could make a global CLB      *
	 * output pin type to allow people to make architectures that didn't have     *
	 * this warning.                                                              */
	for (auto pin_id : cluster_ctx.clb_nlist.net_pins(net_id)) {
		ClusterBlockId blk_id = cluster_ctx.clb_nlist.pin_block(pin_id);
		int pin_index = cluster_ctx.clb_nlist.pin_physical_index(pin_id);

		if (cluster_ctx.clb_nlist.block_type(blk_id)->is_global_pin[pin_index] != is_global_net
			&& !is_io_type(cluster_ctx.clb_nlist.block_type(blk_id))) {

			//Allow a CLB output pin to drive a global net (warning only).
			if (pin_id == cluster_ctx.clb_nlist.net_driver(net_id) && is_global_net) {
				vtr::printf_warning(__FILE__, __LINE__,
					"in check_connections_to_global_clb_pins:\n");
				vtr::printf_warning(__FILE__, __LINE__,
					"\tnet #%d (%s) is driven by CLB output pin (#%d) on block #%d (%s).\n",
					net_id, cluster_ctx.clb_nlist.net_name(net_id).c_str(), pin_index, blk_id, cluster_ctx.clb_nlist.block_name(blk_id).c_str());
			}
			else { //Otherwise -> Error
				vtr::printf_error(__FILE__, __LINE__,
					"in check_connections_to_global_clb_pins:\n");
				vtr::printf_error(__FILE__, __LINE__,
					"\tpin %d on net #%d (%s) connects to CLB input pin (#%d) on block #%d (%s).\n",
					pin_id, net_id, cluster_ctx.clb_nlist.net_name(net_id).c_str(), pin_index, blk_id, cluster_ctx.clb_nlist.block_name(blk_id).c_str());
				error++;
			}

			if (is_global_net)
				vtr::printf_info("Net is global, but CLB pin is not.\n");
			else
				vtr::printf_info("CLB pin is global, but net is not.\n");
			vtr::printf_info("\n");
		}
	}

	return error;
}

/* Checks that the connections into and out of the clb make sense.  */
static int check_clb_conn(ClusterBlockId iblk, int num_conn) {
    auto& cluster_ctx = g_vpr_ctx.clustering();
    auto& clb_nlist = cluster_ctx.clb_nlist;

	int error = 0;
	t_type_ptr type = clb_nlist.block_type(iblk);

    if (num_conn == 1) {
        for (auto pin_id : clb_nlist.block_pins(iblk)) {
            auto pin_type = clb_nlist.pin_type(pin_id);

            if (pin_type == PinType::SINK && !clb_nlist.block_contains_primary_output(iblk)) {
                //Input only and not a Primary-Output block
                vtr::printf_warning(__FILE__, __LINE__,
                    "Logic block #%d (%s) has only 1 input pin '%s'"
                    " -- the whole block is hanging logic that should be swept.\n",
                    iblk, clb_nlist.block_name(iblk).c_str(),
                    clb_nlist.pin_name(pin_id).c_str());
            }
            if (pin_type == PinType::DRIVER && !clb_nlist.block_contains_primary_input(iblk)) {
                //Output only and not a Primary-Input block
                vtr::printf_warning(__FILE__, __LINE__,
                    "Logic block #%d (%s) has only 1 output pin '%s'."
                    " It may be a constant generator.\n",
                    iblk, clb_nlist.block_name(iblk).c_str(),
                    clb_nlist.pin_name(pin_id).c_str());
            }

            break;
        }
    }

	/* This case should already have been flagged as an error -- this is *
	 * just a redundant double check.                                    */

	if (num_conn > type->num_pins) {
		vtr::printf_error(__FILE__, __LINE__, 
				"logic block #%d with output %s has %d pins.\n", iblk, cluster_ctx.clb_nlist.block_name(iblk).c_str(), num_conn);
		error++;
	}

	return (error);
}


/* Check that internal-to-logic-block connectivity is continuous and logically consistent */
static int check_clb_internal_nets(ClusterBlockId iblk) {
    auto& cluster_ctx = g_vpr_ctx.clustering();
	
	int error = 0;
	t_pb_route * pb_route = cluster_ctx.clb_nlist.block_pb(iblk)->pb_route;
	int num_pins_in_block = cluster_ctx.clb_nlist.block_pb(iblk)->pb_graph_node->total_pb_pins;

	t_pb_graph_pin** pb_graph_pin_lookup = alloc_and_load_pb_graph_pin_lookup_from_index(cluster_ctx.clb_nlist.block_type(iblk));

	for (int i = 0; i < num_pins_in_block; i++) {
		if (pb_route[i].atom_net_id || pb_route[i].driver_pb_pin_id != OPEN) {
			if ((pb_graph_pin_lookup[i]->port->type == IN_PORT && pb_graph_pin_lookup[i]->parent_node->parent_pb_graph_node == NULL) ||
				(pb_graph_pin_lookup[i]->port->type == OUT_PORT && pb_graph_pin_lookup[i]->parent_node->pb_type->num_modes == 0)
				) {
				if (pb_route[i].driver_pb_pin_id != OPEN) {
					vtr::printf_error(__FILE__, __LINE__,
						"Internal connectivity error in logic block #%d with output %s.  Internal node %d driven when it shouldn't be driven \n", iblk, cluster_ctx.clb_nlist.block_name(iblk).c_str(), i);
					error++;
				}
			} else {
				if (!pb_route[i].atom_net_id || pb_route[i].driver_pb_pin_id == OPEN) {
					vtr::printf_error(__FILE__, __LINE__,
						"Internal connectivity error in logic block #%d with output %s.  Internal node %d dangling\n", iblk, cluster_ctx.clb_nlist.block_name(iblk).c_str(), i);
					error++;
				} else {
					int prev_pin = pb_route[i].driver_pb_pin_id;
					if (pb_route[prev_pin].atom_net_id != pb_route[i].atom_net_id) {
						vtr::printf_error(__FILE__, __LINE__,
							"Internal connectivity error in logic block #%d with output %s.  Internal node %d driven by different net than internal node %d\n", iblk, cluster_ctx.clb_nlist.block_name(iblk).c_str(), i, prev_pin);
						error++;
					}
				}
			}
		}
	}

	free_pb_graph_pin_lookup_from_index(pb_graph_pin_lookup);
	return error;
}

static int check_for_duplicated_names(void) {
	int error, clb_count;
	t_hash **clb_hash_table, *clb_h_ptr;
	
    auto& cluster_ctx = g_vpr_ctx.clustering();

	clb_hash_table = alloc_hash_table();
	
	error = clb_count = 0;

	for (auto blk_id : cluster_ctx.clb_nlist.blocks()) {
		clb_h_ptr = insert_in_hash_table(clb_hash_table, cluster_ctx.clb_nlist.block_name(blk_id).c_str(), clb_count);
		if (clb_h_ptr->count > 1) {
			vtr::printf_error(__FILE__, __LINE__, 
					"Block %s has duplicated name.\n", cluster_ctx.clb_nlist.block_name(blk_id).c_str());
			error++;
		} else {
			clb_count++;
		}
	}

	free_hash_table(clb_hash_table);

	return error;
}
