#include <stdint.h>
#include "../include/isa-sm83.h"

const Instruction INSTRUCTIONS[] = {
    {"NOP", OPCODE_NOP, NONE, NA, NONE, NA, NOP, MISC, UNCONDITIONAL, 0, 1},
    {"LD BC,0x%04X", OPCODE_LD_BC_D16, BC, REGISTER, D16, IMMEDIATE_MEM, LD, LD_ST_MOV, UNCONDITIONAL, 0, 3},
    {"LD (BC),A", OPCODE_LD_REF_BC_A, BC, REGISTER_INDIRECT, A, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"INC BC", OPCODE_INC_BC, BC, REGISTER, NONE, NA, INC, ALU, UNCONDITIONAL, 0, 1},
    {"INC B", OPCODE_INC_B, B, REGISTER, NONE, NA, INC, ALU, UNCONDITIONAL, 0, 1},
    {"DEC B", OPCODE_DEC_B, B, REGISTER, NONE, NA, DEC, ALU, UNCONDITIONAL, 0, 1},
    {"LD B,0x%02X", OPCODE_LD_B_D8, B, REGISTER, D8, IMMEDIATE_MEM, LD, LD_ST_MOV, UNCONDITIONAL, 0 , 2},
    {"RLCA", OPCODE_RLCA, A, REGISTER, A, REGISTER, RLCA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"LD (0x%04X),SP", OPCODE_LD_REF_A16_SP, A16, IMMEDIATE_MEM_INDIRECT, SP, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 4, 3},
    {"ADD HL,BC", OPCODE_ADD_HL_BC, HL, REGISTER, BC, REGISTER, ADD, ALU, UNCONDITIONAL, 0, 1},
    {"LD A,(BC)", OPCODE_LD_A_REF_BC, A, REGISTER, BC, REGISTER_INDIRECT, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"DEC BC", OPCODE_DEC_BC, BC, REGISTER, NONE, NA, DEC, ALU, UNCONDITIONAL, 0, 1},
    {"INC C", OPCODE_INC_C, C, REGISTER, NONE, NA, INC, ALU, UNCONDITIONAL, 0, 1},
    {"DEC C", OPCODE_DEC_C, C, REGISTER, NONE, NA, DEC, ALU, UNCONDITIONAL, 0, 1},
    {"LD C,0x%02X", OPCODE_LD_C_D8, C, REGISTER, D8, IMMEDIATE_MEM, LD, LD_ST_MOV, UNCONDITIONAL, 0, 2},
    {"RRCA", OPCODE_RRCA, A, REGISTER, A, REGISTER, RRCA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"STOP", OPCODE_STOP_0, NONE, NA, NONE, NA, STOP, MISC, UNCONDITIONAL, 0, 1},
    {"LD DE,0x%04X", OPCODE_LD_DE_D16, DE, REGISTER, D16, IMMEDIATE_MEM, LD, LD_ST_MOV, UNCONDITIONAL, 0, 3},
    {"LD (DE),A", OPCODE_LD_REF_DE_A, DE, REGISTER_INDIRECT, A, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"INC DE", OPCODE_INC_DE, DE, REGISTER, NONE, NA, INC, ALU, UNCONDITIONAL, 0, 1},
    {"INC D", OPCODE_INC_D, D, REGISTER, NONE, NA, INC, ALU, UNCONDITIONAL, 0, 1},
    {"DEC D", OPCODE_DEC_D, D, REGISTER, NONE, NA, DEC, ALU, UNCONDITIONAL, 0, 1},
    {"LD D,0x%02X", OPCODE_LD_D_D8, D, REGISTER, D8, IMMEDIATE_MEM, LD, LD_ST_MOV, UNCONDITIONAL, 0 , 2},
    {"RLA", OPCODE_RLA, A, REGISTER, A, REGISTER, RLA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"JR 0x%02X", OPCODE_JR_R8, D8, IMMEDIATE_MEM, NONE, NA, JR, JUMP, UNCONDITIONAL, 0, 2},
    {"ADD HL,DE", OPCODE_ADD_HL_DE, HL, REGISTER, DE, REGISTER, ADD, ALU, UNCONDITIONAL, 0, 1},
    {"LD A,(DE)", OPCODE_LD_A_REF_DE, A, REGISTER, DE, REGISTER_INDIRECT, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"DEC DE", OPCODE_DEC_DE, DE, REGISTER, NONE, NA, DEC, ALU, UNCONDITIONAL, 0, 1},
    {"INC E", OPCODE_INC_E, E, REGISTER, NONE, NA, INC, ALU, UNCONDITIONAL, 0, 1},
    {"DEC E", OPCODE_DEC_E, E, REGISTER, NONE, NA, DEC, ALU, UNCONDITIONAL, 0, 1},
    {"LD E,0x%02X", OPCODE_LD_E_D8, E, REGISTER, D8, IMMEDIATE_MEM, LD, LD_ST_MOV, UNCONDITIONAL, 0, 2},
    {"RRA", OPCODE_RRA, A, REGISTER, A, REGISTER, RRA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"JR NZ,0x%02X", OPCODE_JR_NZ_R8, D8, IMMEDIATE_MEM, NONE, NA, JR, JUMP, NZ, 0, 2},
    {"LD HL,0x%04X", OPCODE_LD_HL_D16, HL, REGISTER, D16, IMMEDIATE_MEM, LD, LD_ST_MOV, UNCONDITIONAL, 0, 3},
    {"LD (HL+),A", OPCODE_LDD_REF_HL_A, HL, REGISTER_INDIRECT, A, REGISTER, LDI, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"INC HL", OPCODE_INC_HL, HL, REGISTER, NONE, NA, INC, ALU, UNCONDITIONAL, 0, 1},
    {"INC H", OPCODE_INC_H, H, REGISTER, NONE, NA, INC, ALU, UNCONDITIONAL, 0, 1},
    {"DEC H", OPCODE_DEC_H, H, REGISTER, NONE, NA, DEC, ALU, UNCONDITIONAL, 0, 1},
    {"LD H,0x%02X", OPCODE_LD_H_D8, H, REGISTER, D8, IMMEDIATE_MEM, LD, LD_ST_MOV, UNCONDITIONAL, 0, 2},
    {"DAA", OPCODE_DAA, A, REGISTER, NONE, NA, DAA, MISC, UNCONDITIONAL, 0, 1},
    {"JR Z,0x%02X", OPCODE_JR_Z_R8, D8, IMMEDIATE_MEM, NONE, NA, JR, JUMP, Z, 0, 2},
    {"ADD HL,HL", OPCODE_ADD_HL_HL, HL, REGISTER, HL, REGISTER, ADD, ALU, UNCONDITIONAL, 0, 1},
    {"LD A,(HL+)", OPCODE_LDI_A_REF_HL, A, REGISTER, HL, REGISTER_INDIRECT, LDI, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"DEC HL", OPCODE_DEC_HL, HL, REGISTER, NONE, NA, DEC, ALU, UNCONDITIONAL, 0, 1},
    {"INC L", OPCODE_INC_L, L, REGISTER, NONE, NA, INC, ALU, UNCONDITIONAL, 0, 1},
    {"DEC L", OPCODE_DEC_L, L, REGISTER, NONE, NA, DEC, ALU, UNCONDITIONAL, 0, 1},
    {"LD L,0x%02X", OPCODE_LD_L_D8, L, REGISTER, D8, IMMEDIATE_MEM, LD, LD_ST_MOV, UNCONDITIONAL, 0, 2},
    {"CPL", OPCODE_CPL, A, REGISTER, NONE, NA, CPL, MISC, UNCONDITIONAL, 0, 1},
    {"JR NC,0x%02X", OPCODE_JR_NC_R8, D8, IMMEDIATE_MEM, NONE, NA, JR, JUMP, NC, 0, 2},
    {"LD SP,0x%04X", OPCODE_LD_SP_D16, SP, REGISTER, D16, IMMEDIATE_MEM, LD, LD_ST_MOV, UNCONDITIONAL, 0, 3},
    {"LD (HL-),A", OPCODE_LDD_REF_HL_A, HL, REGISTER_INDIRECT, A, REGISTER, LDD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"INC SP", OPCODE_INC_SP, SP, REGISTER, NONE, NA, INC, ALU, UNCONDITIONAL, 0, 1},
    {"INC (HL)", OPCODE_INC_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, INC, ALU, UNCONDITIONAL, 0, 1},
    {"DEC (HL)", OPCODE_DEC_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, DEC, ALU, UNCONDITIONAL, 0, 1},
    {"LD (HL),0x%02X", OPCODE_LD_REF_HL_D8, HL, REGISTER_INDIRECT, D8, IMMEDIATE_MEM, LD, LD_ST_MOV, UNCONDITIONAL, 0, 2},
    {"SCF", OPCODE_SCF, NONE, NA, NONE, NA, SCF, MISC, UNCONDITIONAL, 0, 1},
    {"JR C,0x%02X", OPCODE_JR_C_R8, D8, IMMEDIATE_MEM, NONE, NA, JR, JUMP, CARRY, 0, 2},
    {"ADD HL,SP", OPCODE_ADD_HL_SP, HL, REGISTER, SP, REGISTER, ADD, ALU, UNCONDITIONAL, 0, 1},
    {"LD A,(HL-)", OPCODE_LDD_A_REF_HL, A, REGISTER, HL, REGISTER_INDIRECT, LDD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"DEC SP", OPCODE_DEC_SP, SP, REGISTER, NONE, NA, DEC, ALU, UNCONDITIONAL, 0, 1},
    {"INC A", OPCODE_INC_A, A, REGISTER, NONE, NA, INC, ALU, UNCONDITIONAL, 0, 1},
    {"DEC A", OPCODE_DEC_A, A, REGISTER, NONE, NA, DEC, ALU, UNCONDITIONAL, 0, 1},
    {"LD A,0x%02X", OPCODE_LD_A_D8, A, REGISTER, D8, IMMEDIATE_MEM, LD, LD_ST_MOV, UNCONDITIONAL, 0, 2},
    {"CCF", OPCODE_CCF, NONE, NA, NONE, NA, CCF, MISC, UNCONDITIONAL, 0, 1},
    {"LD B,B", OPCODE_LD_B_B, B, REGISTER, B, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD B,C", OPCODE_LD_B_C, B, REGISTER, C, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD B,D", OPCODE_LD_B_D, B, REGISTER, D, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD B,E", OPCODE_LD_B_E, B, REGISTER, E, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD B,H", OPCODE_LD_B_H, B, REGISTER, H, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD B,L", OPCODE_LD_B_L, B, REGISTER, L, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD B,(HL)", OPCODE_LD_B_REF_HL, B, REGISTER, HL, REGISTER_INDIRECT, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD B,A", OPCODE_LD_C_A, B, REGISTER, A, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD C,B", OPCODE_LD_C_B, C, REGISTER, B, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD C,C", OPCODE_LD_C_C, C, REGISTER, C, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD C,D", OPCODE_LD_C_D, C, REGISTER, D, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD C,E", OPCODE_LD_C_E, C, REGISTER, E, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD C,H", OPCODE_LD_C_H, C, REGISTER, H, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD C,L", OPCODE_LD_C_L, C, REGISTER, L, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD C,(HL)", OPCODE_LD_C_REF_HL, C, REGISTER, HL, REGISTER_INDIRECT, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD C,A", OPCODE_LD_C_A, C, REGISTER, A, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD D,B", OPCODE_LD_D_B, D, REGISTER, B, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD D,C", OPCODE_LD_D_C, D, REGISTER, C, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD D,D", OPCODE_LD_D_D, D, REGISTER, D, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD D,E", OPCODE_LD_D_E, D, REGISTER, E, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD D,H", OPCODE_LD_D_H, D, REGISTER, H, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD D,L", OPCODE_LD_D_L, D, REGISTER, L, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD D,(HL)", OPCODE_LD_D_REF_HL, D, REGISTER, HL, REGISTER_INDIRECT, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD D,A", OPCODE_LD_D_A, D, REGISTER, A, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD E,B", OPCODE_LD_E_B, E, REGISTER, B, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD E,C", OPCODE_LD_E_C, E, REGISTER, C, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD E,D", OPCODE_LD_E_D, E, REGISTER, D, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD E,E", OPCODE_LD_E_E, E, REGISTER, E, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD E,H", OPCODE_LD_E_H, E, REGISTER, H, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD E,L", OPCODE_LD_E_L, E, REGISTER, L, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD E,(HL)", OPCODE_LD_E_REF_HL, E, REGISTER, HL, REGISTER_INDIRECT, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD E,A", OPCODE_LD_E_A, E, REGISTER, A, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD H,B", OPCODE_LD_H_B, H, REGISTER, B, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD H,C", OPCODE_LD_H_C, H, REGISTER, C, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD H,D", OPCODE_LD_H_D, H, REGISTER, D, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD H,E", OPCODE_LD_H_E, H, REGISTER, E, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD H,H", OPCODE_LD_H_H, H, REGISTER, H, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD H,L", OPCODE_LD_H_L, H, REGISTER, L, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD H,(HL)", OPCODE_LD_H_REF_HL, H, REGISTER, HL, REGISTER_INDIRECT, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD H,A", OPCODE_LD_H_A, H, REGISTER, A, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD L,B", OPCODE_LD_L_B, L, REGISTER, B, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD L,C", OPCODE_LD_L_C, L, REGISTER, C, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD L,D", OPCODE_LD_L_D, L, REGISTER, D, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD L,E", OPCODE_LD_L_E, L, REGISTER, E, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD L,H", OPCODE_LD_L_H, L, REGISTER, H, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD L,L", OPCODE_LD_L_L, L, REGISTER, L, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD L,(HL)", OPCODE_LD_L_REF_HL, L, REGISTER, HL, REGISTER_INDIRECT, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD L,A", OPCODE_LD_L_A, L, REGISTER, A, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD (HL),B", OPCODE_LD_REF_HL_B, HL, REGISTER_INDIRECT, B, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD (HL),C", OPCODE_LD_REF_HL_C, HL, REGISTER_INDIRECT, C, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD (HL),D", OPCODE_LD_REF_HL_D, HL, REGISTER_INDIRECT, D, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD (HL),E", OPCODE_LD_REF_HL_E, HL, REGISTER_INDIRECT, E, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD (HL),H", OPCODE_LD_REF_HL_H, HL, REGISTER_INDIRECT, H, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD (HL),L", OPCODE_LD_REF_HL_L, HL, REGISTER_INDIRECT, L, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"HALT", OPCODE_HALT, NONE, NA, NONE, NA, HALT, MISC, UNCONDITIONAL, 0, 1},
    {"LD (HL),A", OPCODE_LD_REF_HL_A, HL, REGISTER_INDIRECT, A, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD A,B", OPCODE_LD_A_B, A, REGISTER, B, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD A,C", OPCODE_LD_A_C, A, REGISTER, C, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD A,D", OPCODE_LD_A_D, A, REGISTER, D, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD A,E", OPCODE_LD_A_E, A, REGISTER, E, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD A,H", OPCODE_LD_A_H, A, REGISTER, H, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD A,L", OPCODE_LD_A_L, A, REGISTER, L, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD A,(HL)", OPCODE_LD_A_REF_HL, A, REGISTER, HL, REGISTER_INDIRECT, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD A,A", OPCODE_LD_A_A, A, REGISTER, A, REGISTER, ADD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"ADD A,B", OPCODE_ADD_A_B, A, REGISTER, B, REGISTER, ADD, ALU, UNCONDITIONAL, 0, 1},
    {"ADD A,C", OPCODE_ADD_A_C, A, REGISTER, C, REGISTER, ADD, ALU, UNCONDITIONAL, 0, 1},
    {"ADD A,D", OPCODE_ADD_A_D, A, REGISTER, D, REGISTER, ADD, ALU, UNCONDITIONAL, 0, 1},
    {"ADD A,E", OPCODE_ADD_A_E, A, REGISTER, E, REGISTER, ADD, ALU, UNCONDITIONAL, 0, 1},
    {"ADD A,H", OPCODE_ADD_A_H, A, REGISTER, H, REGISTER, ADD, ALU, UNCONDITIONAL, 0, 1},
    {"ADD A,L", OPCODE_ADD_A_L, A, REGISTER, L, REGISTER, ADD, ALU, UNCONDITIONAL, 0, 1},
    {"ADD A,(HL)", OPCODE_ADD_A_REF_HL, A, REGISTER, HL, REGISTER_INDIRECT, ADD, ALU, UNCONDITIONAL, 0, 1},
    {"ADD A,A", OPCODE_ADC_A_A, A, REGISTER, A, REGISTER, ADC, ALU, UNCONDITIONAL, 0, 1},
    {"ADC A,B", OPCODE_ADC_A_B, A, REGISTER, B, REGISTER, ADC, ALU, UNCONDITIONAL, 0, 1},
    {"ADC A,C", OPCODE_ADC_A_C, A, REGISTER, C, REGISTER, ADC, ALU, UNCONDITIONAL, 0, 1},
    {"ADC A,D", OPCODE_ADC_A_D, A, REGISTER, D, REGISTER, ADC, ALU, UNCONDITIONAL, 0, 1},
    {"ADC A,E", OPCODE_ADC_A_E, A, REGISTER, E, REGISTER, ADC, ALU, UNCONDITIONAL, 0, 1},
    {"ADC A,H", OPCODE_ADC_A_H, A, REGISTER, H, REGISTER, ADC, ALU, UNCONDITIONAL, 0, 1},
    {"ADC A,L", OPCODE_ADC_A_L, A, REGISTER, L, REGISTER, ADC, ALU, UNCONDITIONAL, 0, 1},
    {"ADC A,(HL)", OPCODE_ADC_A_REF_HL, A, REGISTER, HL, REGISTER_INDIRECT, ADC, ALU, UNCONDITIONAL, 0, 1},
    {"ADC A,A", OPCODE_ADC_A_A, A, REGISTER, A, REGISTER, ADC, ALU, UNCONDITIONAL, 0, 1},
    {"SUB B", OPCODE_SUB_B, A, REGISTER, B, REGISTER, SUB, ALU, UNCONDITIONAL, 0, 1},
    {"SUB C", OPCODE_SUB_C, A, REGISTER, C, REGISTER, SUB, ALU, UNCONDITIONAL, 0, 1},
    {"SUB D", OPCODE_SUB_D, A, REGISTER, D, REGISTER, SUB, ALU, UNCONDITIONAL, 0, 1},
    {"SUB E", OPCODE_SUB_E, A, REGISTER, E, REGISTER, SUB, ALU, UNCONDITIONAL, 0, 1},
    {"SUB H", OPCODE_SUB_H, A, REGISTER, H, REGISTER, SUB, ALU, UNCONDITIONAL, 0, 1},
    {"SUB L", OPCODE_SUB_L, A, REGISTER, L, REGISTER, SUB, ALU, UNCONDITIONAL, 0, 1},
    {"SUB (HL)", OPCODE_SUB_REF_HL, A, REGISTER, HL, REGISTER_INDIRECT, SUB, ALU, UNCONDITIONAL, 0, 1},
    {"SUB A", OPCODE_SUB_A, A, REGISTER, A, REGISTER, SUB, ALU, UNCONDITIONAL, 0, 1},
    {"SBC A,B", OPCODE_SBC_A_B, A, REGISTER, B, REGISTER, SBC, ALU, UNCONDITIONAL, 0, 1},
    {"SBC A,C", OPCODE_SBC_A_C, A, REGISTER, C, REGISTER, SBC, ALU, UNCONDITIONAL, 0, 1},
    {"SBC A,D", OPCODE_SBC_A_D, A, REGISTER, D, REGISTER, SBC, ALU, UNCONDITIONAL, 0, 1},
    {"SBC A,E", OPCODE_SBC_A_E, A, REGISTER, E, REGISTER, SBC, ALU, UNCONDITIONAL, 0, 1},
    {"SBC A,H", OPCODE_SBC_A_H, A, REGISTER, H, REGISTER, SBC, ALU, UNCONDITIONAL, 0, 1},
    {"SBC A,L", OPCODE_SBC_A_L, A, REGISTER, L, REGISTER, SBC, ALU, UNCONDITIONAL, 0, 1},
    {"SBC A,(HL)", OPCODE_SBC_A_REF_HL, A, REGISTER, HL, REGISTER_INDIRECT, SBC, ALU, UNCONDITIONAL, 0, 1},
    {"SBC A,A", OPCODE_SBC_A_A, A, REGISTER, A, REGISTER, SBC, ALU, UNCONDITIONAL, 0, 1},
    {"AND B", OPCODE_AND_B, A, REGISTER, B, REGISTER, AND, ALU, UNCONDITIONAL, 0, 1},
    {"AND C", OPCODE_AND_C, A, REGISTER, C, REGISTER, AND, ALU, UNCONDITIONAL, 0, 1},
    {"AND D", OPCODE_AND_D, A, REGISTER, D, REGISTER, AND, ALU, UNCONDITIONAL, 0, 1},
    {"AND E", OPCODE_AND_E, A, REGISTER, E, REGISTER, AND, ALU, UNCONDITIONAL, 0, 1},
    {"AND H", OPCODE_AND_H, A, REGISTER, H, REGISTER, AND, ALU, UNCONDITIONAL, 0, 1},
    {"AND L", OPCODE_AND_L, A, REGISTER, L, REGISTER, AND, ALU, UNCONDITIONAL, 0, 1},
    {"AND (HL)", OPCODE_AND_REF_HL, A, REGISTER, HL, REGISTER_INDIRECT, AND, ALU, UNCONDITIONAL, 0, 1},
    {"AND A", OPCODE_AND_A, A, REGISTER, A, REGISTER, AND, ALU, UNCONDITIONAL, 0, 1},
    {"XOR B", OPCODE_XOR_B, A, REGISTER, B, REGISTER, XOR, ALU, UNCONDITIONAL, 0, 1},
    {"XOR C", OPCODE_XOR_C, A, REGISTER, C, REGISTER, XOR, ALU, UNCONDITIONAL, 0, 1},
    {"XOR D", OPCODE_XOR_D, A, REGISTER, D, REGISTER, XOR, ALU, UNCONDITIONAL, 0, 1},
    {"XOR E", OPCODE_XOR_E, A, REGISTER, E, REGISTER, XOR, ALU, UNCONDITIONAL, 0, 1},
    {"XOR H", OPCODE_XOR_H, A, REGISTER, H, REGISTER, XOR, ALU, UNCONDITIONAL, 0, 1},
    {"XOR L", OPCODE_XOR_L, A, REGISTER, L, REGISTER, XOR, ALU, UNCONDITIONAL, 0, 1},
    {"XOR (HL)", OPCODE_XOR_REF_HL, A, REGISTER, HL, REGISTER_INDIRECT, XOR, ALU, UNCONDITIONAL, 0, 1},
    {"XOR A", OPCODE_XOR_A, A, REGISTER, A, REGISTER, XOR, ALU, UNCONDITIONAL, 0, 1},
    {"OR B", OPCODE_OR_B, A, REGISTER, B, REGISTER, OR, ALU, UNCONDITIONAL, 0, 1},
    {"OR C", OPCODE_OR_C, A, REGISTER, C, REGISTER, OR, ALU, UNCONDITIONAL, 0, 1},
    {"OR D", OPCODE_OR_D, A, REGISTER, D, REGISTER, OR, ALU, UNCONDITIONAL, 0, 1},
    {"OR E", OPCODE_OR_E, A, REGISTER, E, REGISTER, OR, ALU, UNCONDITIONAL, 0, 1},
    {"OR H", OPCODE_OR_H, A, REGISTER, H, REGISTER, OR, ALU, UNCONDITIONAL, 0, 1},
    {"OR L", OPCODE_OR_L, A, REGISTER, L, REGISTER, OR, ALU, UNCONDITIONAL, 0, 1},
    {"OR (HL)", OPCODE_OR_REF_HL, A, REGISTER, HL, REGISTER_INDIRECT, OR, ALU, UNCONDITIONAL, 0, 1},
    {"OR A", OPCODE_OR_A, A, REGISTER, A, REGISTER, OR, ALU, UNCONDITIONAL, 0, 1},
    {"CP B", OPCODE_CP_B, A, REGISTER, B, REGISTER, CP, ALU, UNCONDITIONAL, 0, 1},
    {"CP C", OPCODE_CP_C, A, REGISTER, C, REGISTER, CP, ALU, UNCONDITIONAL, 0, 1},
    {"CP D", OPCODE_CP_D, A, REGISTER, D, REGISTER, CP, ALU, UNCONDITIONAL, 0, 1},
    {"CP E", OPCODE_CP_E, A, REGISTER, E, REGISTER, CP, ALU, UNCONDITIONAL, 0, 1},
    {"CP H", OPCODE_CP_H, A, REGISTER, H, REGISTER, CP, ALU, UNCONDITIONAL, 0, 1},
    {"CP L", OPCODE_CP_L, A, REGISTER, L, REGISTER, CP, ALU, UNCONDITIONAL, 0, 1},
    {"CP (HL)", OPCODE_CP_REF_HL, A, REGISTER, HL, REGISTER_INDIRECT, CP, ALU, UNCONDITIONAL, 0, 1},
    {"CP A", OPCODE_CP_A, A, REGISTER, A, REGISTER, CP, ALU, UNCONDITIONAL, 0, 1},
    {"RET NZ", OPCODE_RET_NZ, NONE, NA, NONE, NA, RET, MISC, NZ, 4, 1},
    {"POP BC", OPCODE_POP_BC, BC, REGISTER, NONE, NA, POP, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"JP NZ,0x%04X", OPCODE_JP_NZ_A16, A16, IMMEDIATE_MEM, NONE, NA, JP, JUMP, NZ, 0, 3},
    {"JP 0x%04X", OPCODE_JP_A16, A16, IMMEDIATE_MEM, NONE, NA, JP, JUMP, UNCONDITIONAL, 0, 3},
    {"CALL NZ,0x%04X", OPCODE_CALL_NZ_A16, A16, IMMEDIATE_MEM, NONE, NA, CALL, NZ, 0, 3},
    {"PUSH BC", OPCODE_PUSH_BC, NONE, NA, BC, REGISTER, PUSH, LD_ST_MOV, UNCONDITIONAL, 4, 1},
    {"ADD A,0x%02X", OPCODE_ADD_A_D8, A, REGISTER, D8, IMMEDIATE_MEM, ADD, ALU, UNCONDITIONAL, 0, 2},
    {"RST 0x00", OPCODE_RST_00H, NONE, NA, NONE, NA, RST, JUMP, UNCONDITIONAL, 0, 1},
    {"RET Z", OPCODE_RET_Z, NONE, NA, NONE, NA, RET, JUMP, Z, 4, 1},
    {"RET", OPCODE_RET, NONE, NA, NONE, NA, RET, JUMP, UNCONDITIONAL, 0, 1},
    {"JP Z,0x%04X", OPCODE_JP_Z_A16, A16, IMMEDIATE_MEM, NONE, NA, JP, JUMP, Z, 0, 3},
    {"PREFIX CB", OPCODE_PREFIX_CB, NONE, NA, NONE, NA, CB_PREFIX, MISC, UNCONDITIONAL, 0, 1},
    {"CALL Z,0x%04X", OPCODE_CALL_Z_A16, A16, IMMEDIATE_MEM, NONE, NA, CALL, Z, 0, 3},
    {"CALL 0x%04X", OPCODE_CALL_A16, A16, IMMEDIATE_MEM, NONE, NA, CALL, UNCONDITIONAL, 0, 3},
    {"ADC A,0x%02X", OPCODE_ADC_A_D8, A, REGISTER, D8, IMMEDIATE_MEM, ADC, ALU, UNCONDITIONAL, 0, 2},
    {"RST 0x08", OPCODE_RST_08H, 0x08, IMMEDIATE, NONE, NA, RST, JUMP, UNCONDITIONAL, 0, 1},
    {"RET NC", OPCODE_RET_NC, NONE, NA, NONE, NA, RET, JUMP, NC, 4, 1},
    {"POP DE", OPCODE_POP_DE, DE, REGISTER, NONE, NA, POP, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"JP NC,0x%04X", OPCODE_JP_NC_A16, A16, IMMEDIATE_MEM, NONE, NA, JP, JUMP, NC, 0, 3},
    {"NA"},
    {"CALL NC,0x%04X", OPCODE_CALL_NC_A16, A16, IMMEDIATE_MEM, NONE, NA, CALL, NC, 0, 3},
    {"PUSH DE", OPCODE_PUSH_DE, NONE, NA, DE, REGISTER, PUSH, LD_ST_MOV, UNCONDITIONAL, 4, 1},
    {"SUB 0x%02X", OPCODE_SUB_D8, A, REGISTER, D8, IMMEDIATE_MEM, SUB, ALU, UNCONDITIONAL, 0, 2},
    {"RST 0x10", OPCODE_RST_10H, 0x10, IMMEDIATE, NONE, NA, RST, JUMP, UNCONDITIONAL, 0, 1},
    {"RET C", OPCODE_RET_C, NONE, NA, NONE, NA, RET, JUMP, C, 4, 1},
    {"RETI", OPCODE_RETI, NONE, NA, NONE, NA, RETI, JUMP, UNCONDITIONAL, 0, 1},
    {"JP C,0x%04X", OPCODE_JP_C_A16, A16, IMMEDIATE_MEM, NONE, NA, JP, JUMP, CARRY, 0, 3},
    {"NA"},
    {"CALL C,0x%04X", OPCODE_CALL_C_A16, A16, IMMEDIATE_MEM, NONE, NA, CALL, CARRY, 0, 3},
    {"NA"},
    {"SBC 0x%02X", OPCODE_SBC_A_D8, A, REGISTER, D8, IMMEDIATE_MEM, SBC, ALU, UNCONDITIONAL, 0, 2},
    {"RST 0x18", OPCODE_RST_18H, 0x18, IMMEDIATE, NONE, NA, RST, JUMP, UNCONDITIONAL, 0, 1},
    {"LDH 0x%02X,A", OPCODE_LDH_REF_A8_A, A8, IMMEDIATE_MEM_INDIRECT, A, REGISTER, LDH, LD_ST_MOV, UNCONDITIONAL, 0, 2},
    {"POP HL", OPCODE_POP_HL, HL, REGISTER, NONE, NA, POP, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD (C),A", OPCODE_LD_REF_C_A, C, REGISTER_INDIRECT, A, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"NA"},
    {"NA"},
    {"PUSH HL", OPCODE_PUSH_HL, NONE, NA, HL, REGISTER, PUSH, LD_ST_MOV, UNCONDITIONAL, 4, 1},
    {"AND 0x%02X", OPCODE_AND_D8, A, REGISTER, D8, IMMEDIATE_MEM, AND, ALU, UNCONDITIONAL, 0, 2},
    {"RST 0x20", OPCODE_RST_20H, 0x20, IMMEDIATE, NONE, NA, RST, JUMP, UNCONDITIONAL, 0, 1},
    {"ADD SP,0x%02X", OPCODE_ADD_SP_R8, SP, REGISTER, D8, IMMEDIATE_MEM, ADD, ALU, UNCONDITIONAL, 4, 2},
    {"JP (HL)", OPCODE_JP_REF_HL, HL, REGISTER_INDIRECT, NONE, NA, JP, JUMP, UNCONDITIONAL, 0, 1},
    {"LD (a16),A", OPCODE_LD_REF_A16_A, A16, IMMEDIATE_MEM_INDIRECT, A, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 0, 3},
    {"NA"},
    {"NA"},
    {"NA"},
    {"XOR 0x%02X", OPCODE_XOR_D8, A, REGISTER, D8, IMMEDIATE_MEM, XOR, ALU, UNCONDITIONAL, 0, 2},
    {"RST 0x28", OPCODE_RST_28H, 0x28, IMMEDIATE, NONE, NA, RST, JUMP, UNCONDITIONAL, 0, 1},
    {"LDH A,0x%02X", OPCODE_LDH_A_REF_A8, A, REGISTER, A8, IMMEDIATE_MEM_INDIRECT, LDH, LD_ST_MOV, UNCONDITIONAL, 0, 2},
    {"POP AF", OPCODE_POP_AF, AF, REGISTER, NONE, NA, POP, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"LD A,(C)", OPCODE_LD_A_REF_C, A, REGISTER, C, REGISTER_INDIRECT, LD, LD_ST_MOV, UNCONDITIONAL, 0, 1},
    {"DI", OPCODE_DI, NONE, NA, NONE, NA, DI, MISC, UNCONDITIONAL, 0, 1},
    {"NA"},
    {"PUSH AF", OPCODE_PUSH_AF, NONE, NA, AF, REGISTER, PUSH, LD_ST_MOV, UNCONDITIONAL, 4, 1},
    {"OR 0x%02X", OPCODE_OR_D8, A, REGISTER, D8, IMMEDIATE_MEM, OR, ALU, UNCONDITIONAL, 0, 2},
    {"RST 0x30", OPCODE_RST_20H, 0x30, IMMEDIATE, NONE, NA, RST, JUMP, UNCONDITIONAL, 0, 1},
    {"LD HL,SP+0x%02X", OPCODE_LD_HL_SP_R8, HL, REGISTER, D8, IMMEDIATE_MEM, LDHL, LD_ST_MOV, UNCONDITIONAL, 4, 2},
    {"LD SP,HL", OPCODE_LD_SP_HL, SP, REGISTER, HL, REGISTER, LD, LD_ST_MOV, UNCONDITIONAL, 4, 1},
    {"LD A,(0x%04X)", OPCODE_LD_A_REF_A16, A, REGISTER, A16, IMMEDIATE_MEM_INDIRECT, LD, LD_ST_MOV, UNCONDITIONAL, 0, 3},
    {"EI", OPCODE_EI, NONE, NA, NONE, NA, EI, MISC, UNCONDITIONAL, 0, 1},
    {"NA"},
    {"NA"},
    {"CP 0x%02X", OPCODE_CP_D8, A, REGISTER, D8, IMMEDIATE_MEM, CP, ALU, UNCONDITIONAL, 0, 2},
    {"RST 0x38", OPCODE_RST_38H, 0x38, IMMEDIATE, NONE, NA, RST, JUMP, UNCONDITIONAL, 0, 1},
};

const Instruction CB_INSTRUCTIONS[] = {
    {"RLC B", OPCODE_RLC_B, B, REGISTER, B, REGISTER, RLC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RLC C", OPCODE_RLC_C, C, REGISTER, C, REGISTER, RLC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RLC D", OPCODE_RLC_D, D, REGISTER, D, REGISTER, RLC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RLC E", OPCODE_RLC_E, E, REGISTER, E, REGISTER, RLC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RLC H", OPCODE_RLC_H, H, REGISTER, H, REGISTER, RLC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RLC L", OPCODE_RLC_L, L, REGISTER, L, REGISTER, RLC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RLC (HL)", OPCODE_RLC_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, RLC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RLC A", OPCODE_RLC_A, A, REGISTER, A, REGISTER, RLC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RRC B", OPCODE_RRC_B, B, REGISTER, B, REGISTER, RRC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RRC C", OPCODE_RRC_C, C, REGISTER, C, REGISTER, RRC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RRC D", OPCODE_RRC_D, D, REGISTER, D, REGISTER, RRC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RRC E", OPCODE_RRC_E, E, REGISTER, E, REGISTER, RRC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RRC H", OPCODE_RRC_H, H, REGISTER, H, REGISTER, RRC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RRC L", OPCODE_RRC_L, L, REGISTER, L, REGISTER, RRC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RRC (HL)", OPCODE_RRC_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, RRC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RRC A", OPCODE_RRC_A, A, REGISTER, A, REGISTER, RRC, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RL B", OPCODE_RL_B, B, REGISTER, B, REGISTER, RL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RL C", OPCODE_RL_C, C, REGISTER, C, REGISTER, RL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RL D", OPCODE_RL_D, D, REGISTER, D, REGISTER, RL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RL E", OPCODE_RL_E, E, REGISTER, E, REGISTER, RL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RL H", OPCODE_RL_H, H, REGISTER, H, REGISTER, RL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RL L", OPCODE_RL_L, L, REGISTER, L, REGISTER, RL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RL (HL)", OPCODE_RL_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, RL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RL A", OPCODE_RL_A, A, REGISTER, A, REGISTER, RL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RR B", OPCODE_RR_B, B, REGISTER, B, REGISTER, RR, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RR C", OPCODE_RR_C, C, REGISTER, C, REGISTER, RR, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RR D", OPCODE_RR_D, D, REGISTER, D, REGISTER, RR, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RR E", OPCODE_RR_E, E, REGISTER, E, REGISTER, RR, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RR H", OPCODE_RR_H, H, REGISTER, H, REGISTER, RR, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RR L", OPCODE_RR_L, L, REGISTER, L, REGISTER, RR, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RR (HL)", OPCODE_RR_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, RR, SHIFTER, UNCONDITIONAL, 0, 1},
    {"RR A", OPCODE_RR_A, A, REGISTER, A, REGISTER, RR, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SLA B", OPCODE_SLA_B, B, REGISTER, B, REGISTER, SLA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SLA C", OPCODE_SLA_C, C, REGISTER, C, REGISTER, SLA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SLA D", OPCODE_SLA_D, D, REGISTER, D, REGISTER, SLA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SLA E", OPCODE_SLA_E, E, REGISTER, E, REGISTER, SLA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SLA H", OPCODE_SLA_H, H, REGISTER, H, REGISTER, SLA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SLA L", OPCODE_SLA_L, L, REGISTER, L, REGISTER, SLA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SLA (HL)", OPCODE_SLA_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, SLA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SLA A", OPCODE_SLA_A, A, REGISTER, A, REGISTER, SLA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRA B", OPCODE_SRA_B, B, REGISTER, B, REGISTER, SRA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRA C", OPCODE_SRA_C, C, REGISTER, C, REGISTER, SRA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRA D", OPCODE_SRA_D, D, REGISTER, D, REGISTER, SRA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRA E", OPCODE_SRA_E, E, REGISTER, E, REGISTER, SRA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRA H", OPCODE_SRA_H, H, REGISTER, H, REGISTER, SRA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRA L", OPCODE_SRA_L, L, REGISTER, L, REGISTER, SRA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRA (HL)", OPCODE_SRA_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, SRA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRA A", OPCODE_SRA_A, A, REGISTER, A, REGISTER, SRA, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SWAP B", OPCODE_SWAP_B, B, REGISTER, B, REGISTER, SWAP, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SWAP C", OPCODE_SWAP_C, C, REGISTER, C, REGISTER, SWAP, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SWAP D", OPCODE_SWAP_D, D, REGISTER, D, REGISTER, SWAP, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SWAP E", OPCODE_SWAP_E, E, REGISTER, E, REGISTER, SWAP, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SWAP H", OPCODE_SWAP_H, H, REGISTER, H, REGISTER, SWAP, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SWAP L", OPCODE_SWAP_L, L, REGISTER, L, REGISTER, SWAP, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SWAP (HL)", OPCODE_SWAP_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, SWAP, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SWAP A", OPCODE_SWAP_A, A, REGISTER, A, REGISTER, SWAP, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRL B", OPCODE_SRL_B, B, REGISTER, B, REGISTER, SRL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRL C", OPCODE_SRL_C, C, REGISTER, C, REGISTER, SRL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRL D", OPCODE_SRL_D, D, REGISTER, D, REGISTER, SRL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRL E", OPCODE_SRL_E, E, REGISTER, E, REGISTER, SRL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRL H", OPCODE_SRL_H, H, REGISTER, H, REGISTER, SRL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRL L", OPCODE_SRL_L, L, REGISTER, L, REGISTER, SRL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRL (HL)", OPCODE_SRL_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, SRL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"SRL A", OPCODE_SRL_A, A, REGISTER, A, REGISTER, SRL, SHIFTER, UNCONDITIONAL, 0, 1},
    {"BIT 0,B", OPCODE_BIT_0_B, NONE, NA, B, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 0,C", OPCODE_BIT_0_C, NONE, NA, C, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 0,D", OPCODE_BIT_0_D, NONE, NA, D, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 0,E", OPCODE_BIT_0_E, NONE, NA, E, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 0,H", OPCODE_BIT_0_H, NONE, NA, H, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 0,L", OPCODE_BIT_0_L, NONE, NA, L, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 0,(HL)", OPCODE_BIT_0_REF_HL, NONE, NA, HL, REGISTER_INDIRECT, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 0,A", OPCODE_BIT_0_A, NONE, NA, A, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 1,B", OPCODE_BIT_1_B, NONE, NA, B, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 1,C", OPCODE_BIT_1_C, NONE, NA, C, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 1,D", OPCODE_BIT_1_D, NONE, NA, D, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 1,E", OPCODE_BIT_1_E, NONE, NA, E, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 1,H", OPCODE_BIT_1_H, NONE, NA, H, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 1,L", OPCODE_BIT_1_L, NONE, NA, L, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 1,(HL)", OPCODE_BIT_1_REF_HL, NONE, NA, HL, REGISTER_INDIRECT, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 1,A", OPCODE_BIT_1_A, NONE, NA, A, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 2,B", OPCODE_BIT_2_B, NONE, NA, B, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 2,C", OPCODE_BIT_2_C, NONE, NA, C, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 2,D", OPCODE_BIT_2_D, NONE, NA, D, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 2,E", OPCODE_BIT_2_E, NONE, NA, E, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 2,H", OPCODE_BIT_2_H, NONE, NA, H, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 2,L", OPCODE_BIT_2_L, NONE, NA, L, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 2,(HL)", OPCODE_BIT_2_REF_HL, NONE, NA, HL, REGISTER_INDIRECT, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 2,A", OPCODE_BIT_2_A, NONE, NA, A, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 3,B", OPCODE_BIT_3_B, NONE, NA, B, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 3,C", OPCODE_BIT_3_C, NONE, NA, C, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 3,D", OPCODE_BIT_3_D, NONE, NA, D, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 3,E", OPCODE_BIT_3_E, NONE, NA, E, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 3,H", OPCODE_BIT_3_H, NONE, NA, H, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 3,L", OPCODE_BIT_3_L, NONE, NA, L, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 3,(HL)", OPCODE_BIT_3_REF_HL, NONE, NA, HL, REGISTER_INDIRECT, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 3,A", OPCODE_BIT_3_A, NONE, NA, A, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 4,B", OPCODE_BIT_4_B, NONE, NA, B, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 4,C", OPCODE_BIT_4_C, NONE, NA, C, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 4,D", OPCODE_BIT_4_D, NONE, NA, D, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 4,E", OPCODE_BIT_4_E, NONE, NA, E, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 4,H", OPCODE_BIT_4_H, NONE, NA, H, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 4,L", OPCODE_BIT_4_L, NONE, NA, L, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 4,(HL)", OPCODE_BIT_4_REF_HL, NONE, NA, HL, REGISTER_INDIRECT, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 4,A", OPCODE_BIT_4_A, NONE, NA, A, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 5,B", OPCODE_BIT_5_B, NONE, NA, B, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 5,C", OPCODE_BIT_5_C, NONE, NA, C, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 5,D", OPCODE_BIT_5_D, NONE, NA, D, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 5,E", OPCODE_BIT_5_E, NONE, NA, E, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 5,H", OPCODE_BIT_5_H, NONE, NA, H, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 5,L", OPCODE_BIT_5_L, NONE, NA, L, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 5,(HL)", OPCODE_BIT_5_REF_HL, NONE, NA, HL, REGISTER_INDIRECT, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 5,A", OPCODE_BIT_5_A, NONE, NA, A, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 6,B", OPCODE_BIT_6_B, NONE, NA, B, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 6,C", OPCODE_BIT_6_C, NONE, NA, C, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 6,D", OPCODE_BIT_6_D, NONE, NA, D, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 6,E", OPCODE_BIT_6_E, NONE, NA, E, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 6,H", OPCODE_BIT_6_H, NONE, NA, H, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 6,L", OPCODE_BIT_6_L, NONE, NA, L, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 6,(HL)", OPCODE_BIT_6_REF_HL, NONE, NA, HL, REGISTER_INDIRECT, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 6,A", OPCODE_BIT_6_A, NONE, NA, A, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 7,B", OPCODE_BIT_7_B, NONE, NA, B, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 7,C", OPCODE_BIT_7_C, NONE, NA, C, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 7,D", OPCODE_BIT_7_D, NONE, NA, D, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 7,E", OPCODE_BIT_7_E, NONE, NA, E, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 7,H", OPCODE_BIT_7_H, NONE, NA, H, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 7,L", OPCODE_BIT_7_L, NONE, NA, L, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 7,(HL)", OPCODE_BIT_7_REF_HL, NONE, NA, HL, REGISTER_INDIRECT, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"BIT 7,A", OPCODE_BIT_7_A, NONE, NA, A, REGISTER, BIT, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 0,B", OPCODE_RES_0_B, B, REGISTER, B, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 0,C", OPCODE_RES_0_C, C, REGISTER, C, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 0,D", OPCODE_RES_0_D, D, REGISTER, D, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 0,E", OPCODE_RES_0_E, E, REGISTER, E, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 0,H", OPCODE_RES_0_H, H, REGISTER, H, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 0,L", OPCODE_RES_0_L, L, REGISTER, L, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 0,(HL)", OPCODE_RES_0_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 0,A", OPCODE_RES_0_A, A, REGISTER, A, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 1,B", OPCODE_RES_1_B, B, REGISTER, B, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 1,C", OPCODE_RES_1_C, C, REGISTER, C, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 1,D", OPCODE_RES_1_D, D, REGISTER, D, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 1,E", OPCODE_RES_1_E, E, REGISTER, E, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 1,H", OPCODE_RES_1_H, H, REGISTER, H, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 1,L", OPCODE_RES_1_L, L, REGISTER, L, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 1,(HL)", OPCODE_RES_1_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 1,A", OPCODE_RES_1_A, A, REGISTER, A, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 2,B", OPCODE_RES_2_B, B, REGISTER, B, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 2,C", OPCODE_RES_2_C, C, REGISTER, C, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 2,D", OPCODE_RES_2_D, D, REGISTER, D, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 2,E", OPCODE_RES_2_E, E, REGISTER, E, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 2,H", OPCODE_RES_2_H, H, REGISTER, H, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 2,L", OPCODE_RES_2_L, L, REGISTER, L, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 2,(HL)", OPCODE_RES_2_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 2,A", OPCODE_RES_2_A, A, REGISTER, A, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 3,B", OPCODE_RES_3_B, B, REGISTER, B, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 3,C", OPCODE_RES_3_C, C, REGISTER, C, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 3,D", OPCODE_RES_3_D, D, REGISTER, D, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 3,E", OPCODE_RES_3_E, E, REGISTER, E, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 3,H", OPCODE_RES_3_H, H, REGISTER, H, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 3,L", OPCODE_RES_3_L, L, REGISTER, L, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 3,(HL)", OPCODE_RES_3_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 3,A", OPCODE_RES_3_A, A, REGISTER_INDIRECT, A, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 4,B", OPCODE_RES_4_B, B, REGISTER, B, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 4,C", OPCODE_RES_4_C, C, REGISTER, C, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 4,D", OPCODE_RES_4_D, D, REGISTER, D, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 4,E", OPCODE_RES_4_E, E, REGISTER, E, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 4,H", OPCODE_RES_4_H, H, REGISTER, H, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 4,L", OPCODE_RES_4_L, L, REGISTER, L, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 4,(HL)", OPCODE_RES_4_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 4,A", OPCODE_RES_4_A, A, REGISTER, A, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 5,B", OPCODE_RES_5_B, B, REGISTER, B, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 5,C", OPCODE_RES_5_C, C, REGISTER, C, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 5,D", OPCODE_RES_5_D, D, REGISTER, D, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 5,E", OPCODE_RES_5_E, E, REGISTER, E, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 5,H", OPCODE_RES_5_H, H, REGISTER, H, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 5,L", OPCODE_RES_5_L, L, REGISTER, L, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 5,(HL)", OPCODE_RES_5_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 5,A", OPCODE_RES_5_A, A, REGISTER, A, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 6,B", OPCODE_RES_6_B, B, REGISTER, B, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 6,C", OPCODE_RES_6_C, C, REGISTER, C, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 6,D", OPCODE_RES_6_D, D, REGISTER, D, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 6,E", OPCODE_RES_6_E, E, REGISTER, E, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 6,H", OPCODE_RES_6_H, H, REGISTER, H, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 6,L", OPCODE_RES_6_L, L, REGISTER, L, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 6,(HL)", OPCODE_RES_6_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 6,A", OPCODE_RES_6_A, A, REGISTER, A, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 7,B", OPCODE_RES_7_B, B, REGISTER, B, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 7,C", OPCODE_RES_7_C, C, REGISTER, C, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 7,D", OPCODE_RES_7_D, D, REGISTER, D, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 7,E", OPCODE_RES_7_E, E, REGISTER, E, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 7,H", OPCODE_RES_7_H, H, REGISTER, H, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 7,L", OPCODE_RES_7_L, L, REGISTER, L, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 7,(HL)", OPCODE_RES_7_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"RES 7,A", OPCODE_RES_7_A, A, REGISTER, A, REGISTER, RES, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 0,B", OPCODE_SET_0_B, B, REGISTER, B, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 0,C", OPCODE_SET_0_C, C, REGISTER, C, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 0,D", OPCODE_SET_0_D, D, REGISTER, D, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 0,E", OPCODE_SET_0_E, E, REGISTER, E, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 0,H", OPCODE_SET_0_H, H, REGISTER, H, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 0,L", OPCODE_SET_0_L, L, REGISTER, L, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 0,(HL)", OPCODE_SET_0_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 0,A", OPCODE_SET_0_A, A, REGISTER, A, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 1,B", OPCODE_SET_1_B, B, REGISTER, B, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 1,C", OPCODE_SET_1_C, C, REGISTER, C, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 1,D", OPCODE_SET_1_D, D, REGISTER, D, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 1,E", OPCODE_SET_1_E, E, REGISTER, E, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 1,H", OPCODE_SET_1_H, H, REGISTER, H, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 1,L", OPCODE_SET_1_L, L, REGISTER, L, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 1,(HL)", OPCODE_SET_1_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 1,A", OPCODE_SET_1_A, A, REGISTER, A, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 2,B", OPCODE_SET_2_B, B, REGISTER, B, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 2,C", OPCODE_SET_2_C, C, REGISTER, C, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 2,D", OPCODE_SET_2_D, D, REGISTER, D, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 2,E", OPCODE_SET_2_E, E, REGISTER, E, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 2,H", OPCODE_SET_2_H, H, REGISTER, H, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 2,L", OPCODE_SET_2_L, L, REGISTER, L, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 2,(HL)", OPCODE_SET_2_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 2,A", OPCODE_SET_2_A, A, REGISTER, A, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 3,B", OPCODE_SET_3_B, B, REGISTER, B, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 3,C", OPCODE_SET_3_C, C, REGISTER, C, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 3,D", OPCODE_SET_3_D, D, REGISTER, D, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 3,E", OPCODE_SET_3_E, E, REGISTER, E, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 3,H", OPCODE_SET_3_H, H, REGISTER, H, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 3,L", OPCODE_SET_3_L, L, REGISTER, L, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 3,(HL)", OPCODE_SET_3_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 3,A", OPCODE_SET_3_A, A, REGISTER, A, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 4,B", OPCODE_SET_4_B, B, REGISTER, B, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 4,C", OPCODE_SET_4_C, C, REGISTER, C, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 4,D", OPCODE_SET_4_D, D, REGISTER, D, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 4,E", OPCODE_SET_4_E, E, REGISTER, E, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 4,H", OPCODE_SET_4_H, H, REGISTER, H, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 4,L", OPCODE_SET_4_L, L, REGISTER, L, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 4,(HL)", OPCODE_SET_4_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 4,A", OPCODE_SET_4_A, A, REGISTER, A, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 5,B", OPCODE_SET_5_B, B, REGISTER, B, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 5,C", OPCODE_SET_5_C, C, REGISTER, C, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 5,D", OPCODE_SET_5_D, D, REGISTER, D, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 5,E", OPCODE_SET_5_E, E, REGISTER, E, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 5,H", OPCODE_SET_5_H, H, REGISTER, H, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 5,L", OPCODE_SET_5_L, L, REGISTER, L, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 5,(HL)", OPCODE_SET_5_REF_HL, HL, REGISTER, HL, REGISTER_INDIRECT, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 5,A", OPCODE_SET_5_A, A, REGISTER, A, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 6,B", OPCODE_SET_6_B, B, REGISTER, B, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 6,C", OPCODE_SET_6_C, C, REGISTER, C, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 6,D", OPCODE_SET_6_D, D, REGISTER, D, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 6,E", OPCODE_SET_6_E, E, REGISTER, E, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 6,H", OPCODE_SET_6_H, H, REGISTER, H, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 6,L", OPCODE_SET_6_L, L, REGISTER, L, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 6,(HL)", OPCODE_SET_6_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 6,A", OPCODE_SET_6_A, A, REGISTER, A, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 7,B", OPCODE_SET_1_B, B, REGISTER, B, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 7,C", OPCODE_SET_1_C, C, REGISTER, C, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 7,D", OPCODE_SET_1_D, D, REGISTER, D, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 7,E", OPCODE_SET_1_E, E, REGISTER, E, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 7,H", OPCODE_SET_1_H, H, REGISTER, H, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 7,L", OPCODE_SET_1_L, L, REGISTER, L, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 7,(HL)", OPCODE_SET_1_REF_HL, HL, REGISTER_INDIRECT, HL, REGISTER_INDIRECT, SET, BITWISE, UNCONDITIONAL, 0, 1},
    {"SET 7,A", OPCODE_SET_1_A, A, REGISTER, A, REGISTER, SET, BITWISE, UNCONDITIONAL, 0, 1},
};


