#Build: Fabric Compiler 2022.2, Build 117120, Mar 16 10:58 2023
#Install: /anlabeda/pds/2022.2/bin
#Application name: pds
#OS: Centos 7 3.10.0-1160.88.1.el7.x86_64
#Hostname: anlab012
Generated by Fabric Compiler (version 2022.2 build 117120) at Tue Nov 14 22:49:42 2023
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4060: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Multiple instances with the same instance name u0_GTP_APM_E2
E: Parsing ERROR.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 
E: Verilog-4060: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Multiple instances with the same instance name u0_GTP_APM_E2
E: Parsing ERROR.
File "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v" has been added to project successfully. 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4060: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Multiple instances with the same instance name u0_GTP_APM_E2
E: Parsing ERROR.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 


Process "Compile" started.
Current time: Tue Nov 14 22:51:28 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.896s wall, 1.780s user + 0.090s system = 1.870s CPU (98.6%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u0_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u1_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.036s wall, 0.020s user + 0.020s system = 0.040s CPU (110.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.016s wall, 0.020s user + 0.000s system = 0.020s CPU (128.7%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.032s wall, 0.030s user + 0.000s system = 0.030s CPU (92.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.015s wall, 0.020s user + 0.000s system = 0.020s CPU (134.9%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.054s wall, 0.050s user + 0.000s system = 0.050s CPU (92.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Nov 14 22:51:32 2023
Action compile: Peak memory pool usage is 96 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:5s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Nov 14 22:51:37 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

C: SDC-2025: Clock source 'n:i_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name ipsxe_floating_point_div_inv_v1_0|i_clk [get_ports i_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name ipsxe_floating_point_div_inv_v1_0|i_clk [get_ports i_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group ipsxe_floating_point_div_inv_v1_0|i_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group ipsxe_floating_point_div_inv_v1_0|i_clk successfully.
Start pre-mapping.
I: Constant propagation done on u_reci/u0_GTP_APM_E2/N84_2 (bmsWIDEMUX).
I: Constant propagation done on u_reci/u1_GTP_APM_E2/N84_2 (bmsWIDEMUX).

pds_shell received signal 11.

call stack dump:
00000000011a92fe
00000000011a9643
00007f4063a67b50
000000000216691f
0000000002169277
0000000002169c60
0000000000d2424b
00007f40669b83c3
000000000216a376
00000000021ad7ce
0000000003b4bbd0
00007f40669b2173
00007f4063b1fa2d
00000000006f6300

Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Nov 14 22:51:39 2023
Action synthesize: Peak memory pool usage is 142 MB
E: Flow-0189: Internal error occurred.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 
E: Verilog-4060: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Multiple instances with the same instance name u0_GTP_APM_E2
E: Parsing ERROR.


Process "Compile" started.
Current time: Tue Nov 14 22:52:23 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
E: Verilog-4060: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Multiple instances with the same instance name u0_GTP_APM_E2
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Nov 14 22:52:26 2023
Action compile: Peak memory pool usage is 81 MB
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 
W: Public-4009: File /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v already exists.


Process "Compile" started.
Current time: Tue Nov 14 22:53:59 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Analyzing module GTP_APM_E2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.631s wall, 1.530s user + 0.070s system = 1.600s CPU (98.1%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Elaborating instance u0_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u0_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 45)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Elaborating instance u1_GTP_APM_E2
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/newton_pds/GTP_APM_E2.v(line number: 28)] Elaborating module GTP_APM_E2
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u1_GTP_APM_E2} parameter value:
    GRS_EN = TRUE
    USE_POSTADD = 32'b00000000000000000000000000000000
    USE_PREADD = 32'b00000000000000000000000000000001
    PREADD_REG = 32'b00000000000000000000000000000000
    X_REG = 32'b00000000000000000000000000000000
    CXO_REG = 32'b00000000000000000000000000000000
    XB_REG = 32'b00000000000000000000000000000000
    Y_REG = 32'b00000000000000000000000000000000
    Z_REG = 32'b00000000000000000000000000000000
    MULT_REG = 32'b00000000000000000000000000000001
    P_REG = 32'b00000000000000000000000000000000
    MODEY_REG = 32'b00000000000000000000000000000000
    MODEZ_REG = 32'b00000000000000000000000000000000
    MODEIN_REG = 32'b00000000000000000000000000000000
    USE_MULT = 32'b00000000000000000000000000000001
    X_SEL = 32'b00000000000000000000000000000000
    XB_SEL = 32'b00000000000000000000000000000000
    ASYNC_RST = 32'b00000000000000000000000000000000
    USE_SIMD = 32'b00000000000000000000000000000000
    P_INIT0 = 48'b000000000000000000000000000000000000000000000000
    P_INIT1 = 48'b000000000000000000000000000000000000000000000000
    ROUNDMODE_SEL = 32'b00000000000000000000000000000000
    CPO_REG = 32'b00000000000000000000000000000000
    USE_ACCLOW = 32'b00000000000000000000000000000000
    CIN_SEL = 32'b00000000000000000000000000000000
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 137)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 71)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CXBI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CPI in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 163)] Give initial value 0 for the no drive pin CIN in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.038s wall, 0.030s user + 0.010s system = 0.040s CPU (106.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.014s wall, 0.010s user + 0.000s system = 0.010s CPU (70.4%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.031s wall, 0.030s user + 0.000s system = 0.030s CPU (95.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.010s user + 0.000s system = 0.010s CPU (410.9%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.014s wall, 0.010s user + 0.000s system = 0.010s CPU (71.6%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.053s wall, 0.050s user + 0.010s system = 0.060s CPU (112.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Nov 14 22:54:02 2023
Action compile: Peak memory pool usage is 96 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Nov 14 22:54:06 2023
Compiling architecture definition.
Analyzing project file '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/pds_ip_10_27.pds'.
Previous run crashed:
 0# 0x00000000011A9298 in /anlabeda/pds/2022.2/bin/pds_shell
 1# 0x00000000011A9643 in /anlabeda/pds/2022.2/bin/pds_shell
 2# 0x00007F4063A67B50
 3# 0x000000000216691F in /anlabeda/pds/2022.2/bin/pds_shell
 4# 0x0000000002169277 in /anlabeda/pds/2022.2/bin/pds_shell
 5# 0x0000000002169C60 in /anlabeda/pds/2022.2/bin/pds_shell
 6# 0x0000000000D2424B in /anlabeda/pds/2022.2/bin/pds_shell
 7# 0x00007F40669B83C3
 8# 0x000000000216A376 in /anlabeda/pds/2022.2/bin/pds_shell
 9# 0x00000000021AD7CE in /anlabeda/pds/2022.2/bin/pds_shell
10# 0x0000000003B4BBD0 in /anlabeda/pds/2022.2/bin/pds_shell
11# 0x00007F40669B2173
12# 0x00007F4063B1FA2D


License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 173321

Constraint check start.
W: ConstraintEditor-4019: Port Bus 'i_op_in' unspecified I/O constraint.
W: ConstraintEditor-4019: Port Bus 'o_resul' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_aclken' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_areset_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_clk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_tvalid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_divide_by_zero' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_q_valid' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_underflow' unspecified I/O constraint.
Constraint check end.

C: SDC-2025: Clock source 'n:i_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports i_clk
Executing : get_ports i_clk successfully.
Executing : create_clock -name ipsxe_floating_point_div_inv_v1_0|i_clk [get_ports i_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name ipsxe_floating_point_div_inv_v1_0|i_clk [get_ports i_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group ipsxe_floating_point_div_inv_v1_0|i_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group ipsxe_floating_point_div_inv_v1_0|i_clk successfully.
Start pre-mapping.
I: Constant propagation done on u_reci/u0_GTP_APM_E2/N84_2 (bmsWIDEMUX).
I: Constant propagation done on u_reci/u1_GTP_APM_E2/N84_2 (bmsWIDEMUX).

pds_shell received signal 11.

call stack dump:
00000000011a92fe
00000000011a9643
00007fb8f7851b50
000000000216691f
0000000002169277
0000000002169c60
0000000000d2424b
00007fb8fa7a23c3
000000000216a376
00000000021ad7ce
0000000003b4bbd0
00007fb8fa79c173
00007fb8f7909a2d
00000000006f6300

Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Nov 14 22:54:08 2023
Action synthesize: Peak memory pool usage is 140 MB
E: Flow-0189: Internal error occurred.
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 
Parse module hierarchy of project '/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v". 
