# D_Flipflop_verification_with_UVM
A simple UVM testbench to verify a D flip-flop using SystemVerilog.

## Project Structure
dff_uvm_verification
── dff_interface.sv
── dff_environment.sv
── dff_test.sv
── dff_agent.sv
── dff_driver.sv
── dff_monitor.sv
── dff_sequencer.sv
── dff_sequence.sv
── dff_sequence_item.sv
── dff_scoreboard.sv

## Key Features
- Basic UVM testbench structure
- Simple directed testing using if-else checks
- Scoreboard for basic data integrity verification
- Ready-to-run testbench for D flip-flop

## Verification Checks
1. Reset functionality
2. Data input-to-output propagation
3. Clock edge behavior

## Dependencies
1. SystemVerilog simulator
2. UVM 1.2 library

"C:\Users\priya\OneDrive\Pictures\Images\d_flipflop.png"
