TimeQuest Timing Analyzer report for DE0_NANO
Fri Apr 28 09:56:49 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 36. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 43. Slow 1200mV 0C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 54. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 61. Fast 1200mV 0C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_NANO                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.49        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.8%      ;
;     Processor 3            ;  16.2%      ;
;     Processor 4            ;  12.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; SDC File List                                                                                  ;
+------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                              ; Status ; Read at                  ;
+------------------------------------------------------------+--------+--------------------------+
; Nios_sopc/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Apr 28 09:56:44 2017 ;
; Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.sdc       ; OK     ; Fri Apr 28 09:56:44 2017 ;
; DE0_NANO.sdc                                               ; OK     ; Fri Apr 28 09:56:44 2017 ;
+------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Clock Name                                                                    ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                          ; Targets                                                                           ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; altera_reserved_tck                                                           ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                 ; { altera_reserved_tck }                                                           ;
; CLOCK_50                                                                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                 ; { CLOCK_50 }                                                                      ;
; sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]                    ; Generated ; 20.000  ; 50.0 MHz  ; -0.192 ; 9.808  ; 50.00      ; 1         ; 1           ; -3.5  ;        ;           ;            ; false    ; CLOCK_50 ; sdram_pll_inst|altpll_component|auto_generated|pll1|inclk[0]                    ; { sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0] }                    ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; 46.06 MHz ; 46.06 MHz       ; CLOCK_50                                                                      ;      ;
; 47.03 MHz ; 47.03 MHz       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 63.87 MHz ; 63.87 MHz       ; altera_reserved_tck                                                           ;      ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                         ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------+---------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -16.469 ; -435.109      ;
; CLOCK_50                                                                      ; -1.709  ; -9.261        ;
; altera_reserved_tck                                                           ; 42.171  ; 0.000         ;
+-------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                    ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                      ; 0.287 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.358 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.390 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                 ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.422 ; -200.048      ;
; CLOCK_50                                                                      ; 14.668 ; 0.000         ;
; altera_reserved_tck                                                           ; 48.230 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                 ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                           ; 1.049 ; 0.000         ;
; CLOCK_50                                                                      ; 1.853 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.630 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                      ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                      ; 9.406  ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.890 ; 0.000         ;
; altera_reserved_tck                                                           ; 49.490 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -16.469 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.557     ; 14.170     ;
; -16.392 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.424     ;
; -16.391 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.423     ;
; -16.365 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.557     ; 14.066     ;
; -16.351 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.557     ; 14.052     ;
; -16.288 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.320     ;
; -16.287 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.319     ;
; -16.274 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.306     ;
; -16.273 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.305     ;
; -16.273 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.305     ;
; -16.272 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.304     ;
; -16.264 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.557     ; 13.965     ;
; -16.248 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.229     ; 14.277     ;
; -16.230 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.224     ; 14.264     ;
; -16.229 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.557     ; 13.930     ;
; -16.223 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.224     ; 14.257     ;
; -16.187 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.219     ;
; -16.186 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.218     ;
; -16.169 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.201     ;
; -16.168 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.200     ;
; -16.166 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.558     ; 13.866     ;
; -16.156 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.557     ; 13.857     ;
; -16.155 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.187     ;
; -16.154 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.186     ;
; -16.154 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.558     ; 13.854     ;
; -16.152 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.184     ;
; -16.151 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.183     ;
; -16.144 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.229     ; 14.173     ;
; -16.130 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.229     ; 14.159     ;
; -16.126 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.224     ; 14.160     ;
; -16.119 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.224     ; 14.153     ;
; -16.112 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.224     ; 14.146     ;
; -16.105 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.224     ; 14.139     ;
; -16.099 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.557     ; 13.800     ;
; -16.095 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 14.123     ;
; -16.079 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.111     ;
; -16.078 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.110     ;
; -16.074 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.565     ; 13.767     ;
; -16.068 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.100     ;
; -16.067 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.099     ;
; -16.064 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY2[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.576     ; 13.746     ;
; -16.057 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.558     ; 13.757     ;
; -16.056 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.556     ; 13.758     ;
; -16.044 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.201     ; 14.101     ;
; -16.043 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.229     ; 14.072     ;
; -16.040 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.557     ; 13.741     ;
; -16.036 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.558     ; 13.736     ;
; -16.035 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 14.059     ;
; -16.034 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 14.058     ;
; -16.033 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.065     ;
; -16.032 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.064     ;
; -16.030 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 14.058     ;
; -16.025 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.224     ; 14.059     ;
; -16.022 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.054     ;
; -16.021 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 14.053     ;
; -16.018 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.224     ; 14.052     ;
; -16.017 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.225     ; 14.050     ;
; -16.016 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.225     ; 14.049     ;
; -16.009 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[9] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.557     ; 13.710     ;
; -16.009 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.566     ; 13.701     ;
; -16.008 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.229     ; 14.037     ;
; -15.991 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 14.019     ;
; -15.990 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.224     ; 14.024     ;
; -15.985 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.565     ; 13.678     ;
; -15.983 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.224     ; 14.017     ;
; -15.977 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 14.005     ;
; -15.975 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.193     ; 14.040     ;
; -15.974 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.193     ; 14.039     ;
; -15.963 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.995     ;
; -15.963 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.193     ; 14.028     ;
; -15.963 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY2[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.576     ; 13.645     ;
; -15.962 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.227     ; 13.993     ;
; -15.962 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.994     ;
; -15.962 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.193     ; 14.027     ;
; -15.960 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.992     ;
; -15.959 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.991     ;
; -15.957 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.556     ; 13.659     ;
; -15.957 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.565     ; 13.650     ;
; -15.953 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX7[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.554     ; 13.657     ;
; -15.952 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY2[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.576     ; 13.634     ;
; -15.946 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 13.970     ;
; -15.945 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 13.969     ;
; -15.944 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.558     ; 13.644     ;
; -15.941 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.556     ; 13.643     ;
; -15.940 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.201     ; 13.997     ;
; -15.935 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.229     ; 13.964     ;
; -15.932 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[9] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.964     ;
; -15.931 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[9] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.226     ; 13.963     ;
; -15.926 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.201     ; 13.983     ;
; -15.926 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 13.954     ;
; -15.926 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 13.949     ;
; -15.925 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.235     ; 13.948     ;
; -15.920 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.558     ; 13.620     ;
; -15.918 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.225     ; 13.951     ;
; -15.918 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 13.942     ;
; -15.917 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.224     ; 13.951     ;
; -15.917 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.225     ; 13.950     ;
; -15.917 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.234     ; 13.941     ;
; -15.913 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX2[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.558     ; 13.613     ;
; -15.912 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.230     ; 13.940     ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.709 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 22.006     ;
; -1.629 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 21.926     ;
; -1.495 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.305      ; 21.795     ;
; -1.493 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 21.790     ;
; -1.422 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 21.713     ;
; -1.419 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.305      ; 21.719     ;
; -1.321 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 21.612     ;
; -1.290 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.305      ; 21.590     ;
; -1.282 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 21.573     ;
; -1.211 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 21.503     ;
; -1.158 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 21.433     ;
; -1.146 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 21.438     ;
; -1.126 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 21.418     ;
; -1.088 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 21.363     ;
; -0.951 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.280      ; 21.226     ;
; -0.625 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 20.565     ;
; -0.524 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 20.464     ;
; -0.485 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 20.425     ;
; -0.461 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 20.758     ;
; -0.431 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 20.371     ;
; -0.397 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 20.321     ;
; -0.381 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 20.678     ;
; -0.366 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 20.306     ;
; -0.352 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.305      ; 20.652     ;
; -0.346 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 20.286     ;
; -0.327 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 20.251     ;
; -0.276 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.305      ; 20.576     ;
; -0.245 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 20.542     ;
; -0.190 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 20.114     ;
; -0.147 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.305      ; 20.447     ;
; 0.093  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.305      ; 20.207     ;
; 0.166  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 20.131     ;
; 0.293  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 19.998     ;
; 0.602  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 19.690     ;
; 0.741  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.282      ; 19.536     ;
; 0.853  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 19.086     ;
; 0.893  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 19.055     ;
; 0.896  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 19.051     ;
; 0.954  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 18.985     ;
; 0.969  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 18.979     ;
; 0.976  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 18.971     ;
; 0.993  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 18.946     ;
; 1.090  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.850     ;
; 1.098  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 18.850     ;
; 1.112  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 18.835     ;
; 1.236  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.305      ; 19.064     ;
; 1.345  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 18.578     ;
; 1.382  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 18.558     ;
; 1.414  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 18.883     ;
; 1.415  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 18.508     ;
; 1.433  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 18.508     ;
; 1.498  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 18.443     ;
; 1.502  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 18.424     ;
; 1.518  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 18.423     ;
; 1.552  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 18.371     ;
; 2.036  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[30][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 18.260     ;
; 2.277  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.893      ;
; 2.277  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.893      ;
; 2.277  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.893      ;
; 2.277  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.893      ;
; 2.277  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.893      ;
; 2.277  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.893      ;
; 2.277  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.893      ;
; 2.277  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.893      ;
; 2.277  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.175      ; 7.893      ;
; 2.291  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[6][7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.296      ; 18.000     ;
; 2.337  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.822      ;
; 2.337  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.822      ;
; 2.337  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.822      ;
; 2.337  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.822      ;
; 2.337  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.822      ;
; 2.337  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.822      ;
; 2.337  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.822      ;
; 2.337  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.822      ;
; 2.337  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.822      ;
; 2.377  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[18][7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.292      ; 17.910     ;
; 2.377  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.782      ;
; 2.377  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.782      ;
; 2.377  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.782      ;
; 2.377  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.782      ;
; 2.377  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.782      ;
; 2.377  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.782      ;
; 2.377  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.782      ;
; 2.377  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.782      ;
; 2.377  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.782      ;
; 2.481  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 17.467     ;
; 2.490  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.669      ;
; 2.490  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.669      ;
; 2.490  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.669      ;
; 2.490  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.669      ;
; 2.490  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.669      ;
; 2.490  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.669      ;
; 2.490  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.669      ;
; 2.490  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.669      ;
; 2.490  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.669      ;
; 2.492  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.667      ;
; 2.492  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.667      ;
; 2.492  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.667      ;
; 2.492  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.667      ;
; 2.492  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 7.667      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 8.029      ;
; 42.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 7.474      ;
; 42.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 7.361      ;
; 42.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 7.279      ;
; 43.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 7.050      ;
; 43.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 6.860      ;
; 44.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 6.195      ;
; 44.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 6.176      ;
; 44.069 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 6.108      ;
; 44.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 6.051      ;
; 44.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 6.027      ;
; 44.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 6.012      ;
; 44.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 5.897      ;
; 44.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 5.730      ;
; 44.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 5.726      ;
; 44.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 5.677      ;
; 44.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.507      ;
; 44.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 5.458      ;
; 45.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 5.074      ;
; 45.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 4.630      ;
; 45.936 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 4.258      ;
; 46.054 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 4.139      ;
; 46.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 4.119      ;
; 46.075 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 4.119      ;
; 46.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 4.071      ;
; 46.342 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.851      ;
; 46.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.845      ;
; 46.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.630      ;
; 46.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.340      ;
; 46.953 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 3.241      ;
; 47.025 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.168      ;
; 47.060 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.138      ;
; 47.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.106      ;
; 47.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 3.061      ;
; 47.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.876      ;
; 47.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.861      ;
; 47.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 2.882      ;
; 47.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 2.716      ;
; 47.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 2.572      ;
; 47.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 2.480      ;
; 47.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 2.432      ;
; 48.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 2.164      ;
; 48.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 2.135      ;
; 48.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 1.973      ;
; 49.128 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 1.073      ;
; 92.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.618      ;
; 92.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.618      ;
; 92.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.618      ;
; 92.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.618      ;
; 92.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.618      ;
; 92.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.593      ;
; 92.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.593      ;
; 92.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.593      ;
; 92.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.593      ;
; 92.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.593      ;
; 92.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.593      ;
; 92.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.593      ;
; 92.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.593      ;
; 92.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.593      ;
; 92.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.593      ;
; 92.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.593      ;
; 92.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.593      ;
; 92.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.593      ;
; 92.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.593      ;
; 92.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.567      ;
; 92.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.567      ;
; 92.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.567      ;
; 92.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.567      ;
; 92.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.567      ;
; 92.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.555      ;
; 92.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.555      ;
; 92.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.555      ;
; 92.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.555      ;
; 92.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.555      ;
; 92.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.555      ;
; 92.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.555      ;
; 92.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.530      ;
; 92.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.530      ;
; 92.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.530      ;
; 92.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.530      ;
; 92.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.530      ;
; 92.391 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.530      ;
; 92.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.390      ;
; 92.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.390      ;
; 92.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.390      ;
; 92.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.390      ;
; 92.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.390      ;
; 92.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.390      ;
; 93.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.810      ;
; 93.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.810      ;
; 93.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.810      ;
; 93.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.810      ;
; 93.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.481      ;
; 93.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.481      ;
; 93.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.481      ;
; 93.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.481      ;
; 93.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 6.481      ;
; 93.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.474      ;
; 93.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.474      ;
; 93.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.474      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.287 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.859      ;
; 0.291 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.859      ;
; 0.294 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_byteenable[3]                                                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.882      ;
; 0.296 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.868      ;
; 0.296 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.865      ;
; 0.298 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[6]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.869      ;
; 0.300 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[1]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.874      ;
; 0.301 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[6]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.873      ;
; 0.301 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.870      ;
; 0.302 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.867      ;
; 0.303 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[3]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.874      ;
; 0.304 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[4]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.878      ;
; 0.304 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[15]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.876      ;
; 0.305 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.870      ;
; 0.305 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[2]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.876      ;
; 0.306 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[7]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.880      ;
; 0.306 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.878      ;
; 0.307 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[4]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.878      ;
; 0.307 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[7]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.878      ;
; 0.307 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[28]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.876      ;
; 0.308 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[31]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.882      ;
; 0.310 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[0]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.881      ;
; 0.310 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5|delay_signals[0][4] ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.875      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.879      ;
; 0.312 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[26]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.886      ;
; 0.312 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[14]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.883      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[5]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.883      ;
; 0.313 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.880      ;
; 0.313 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[12]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.884      ;
; 0.313 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.882      ;
; 0.313 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[30]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.882      ;
; 0.315 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[24]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.889      ;
; 0.315 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[4]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.884      ;
; 0.316 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[13]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.887      ;
; 0.317 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.884      ;
; 0.317 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[17]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.886      ;
; 0.318 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[10]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.889      ;
; 0.318 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ci_multi_src1[20]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.887      ;
; 0.318 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_mem_baddr[12]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.891      ;
; 0.319 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[11]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.890      ;
; 0.319 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.891      ;
; 0.320 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[16]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.891      ;
; 0.320 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[1]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.891      ;
; 0.320 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ci_multi_src1[22]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_99u3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.887      ;
; 0.320 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.889      ;
; 0.321 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[21]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.892      ;
; 0.321 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.885      ;
; 0.321 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 0.880      ;
; 0.322 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[0][2] ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_99u3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.895      ;
; 0.322 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_mem_baddr[13]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.895      ;
; 0.322 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.895      ;
; 0.323 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_mem_baddr[16]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.896      ;
; 0.324 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[6]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.898      ;
; 0.324 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.891      ;
; 0.324 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                             ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.892      ;
; 0.325 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[27]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.899      ;
; 0.325 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[30]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.899      ;
; 0.325 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_writedata[1]                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.908      ;
; 0.325 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.894      ;
; 0.325 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.894      ;
; 0.326 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[25]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.900      ;
; 0.327 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[15]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 0.907      ;
; 0.327 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ci_multi_src1[22]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 0.886      ;
; 0.327 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[23]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.896      ;
; 0.328 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.895      ;
; 0.328 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.893      ;
; 0.329 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                             ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.897      ;
; 0.330 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[19]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.901      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.365      ; 0.883      ;
; 0.331 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.900      ;
; 0.332 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.899      ;
; 0.332 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.899      ;
; 0.332 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[14]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.901      ;
; 0.333 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[20]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.904      ;
; 0.333 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.897      ;
; 0.334 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.899      ;
; 0.334 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.898      ;
; 0.334 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5|delay_signals[0][2] ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.899      ;
; 0.334 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.907      ;
; 0.334 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.903      ;
; 0.335 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[18]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.906      ;
; 0.336 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[9]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.907      ;
; 0.337 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_mem_baddr[15]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.910      ;
; 0.337 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.905      ;
; 0.338 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.905      ;
; 0.339 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ci_multi_src1[22]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_b9u3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.905      ;
; 0.340 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ci_multi_src1[22]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_b9u3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.906      ;
; 0.340 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_writedata[10]                                                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.923      ;
; 0.341 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.908      ;
; 0.341 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[29]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.915      ;
; 0.341 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_st_data[5]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_data_module:Nios_sopc_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.910      ;
; 0.342 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[8]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.913      ;
; 0.343 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_fill_line[1]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_data_module:Nios_sopc_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.368      ; 0.898      ;
; 0.343 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.912      ;
; 0.344 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.911      ;
; 0.346 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_data_module:Nios_sopc_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.910      ;
; 0.347 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.914      ;
; 0.347 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[28]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.921      ;
; 0.348 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.915      ;
; 0.348 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[0]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.922      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.593      ;
; 0.360 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.594      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.589      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.390 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.610      ;
; 0.473 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.736      ;
; 0.473 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.736      ;
; 0.475 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[6]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 0.738      ;
; 0.492 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.712      ;
; 0.516 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Wait_Text:wait_img|altsyncram:altsyncram_component|altsyncram_bn91:auto_generated|address_reg_a[0]       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Wait_Text:wait_img|altsyncram:altsyncram_component|altsyncram_bn91:auto_generated|out_address_reg_a[0]       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Wait_Text:wait_img|altsyncram:altsyncram_component|altsyncram_bn91:auto_generated|address_reg_a[1]       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Wait_Text:wait_img|altsyncram:altsyncram_component|altsyncram_bn91:auto_generated|out_address_reg_a[1]       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Loading_Text:loading_img|altsyncram:altsyncram_component|altsyncram_m0a1:auto_generated|address_reg_a[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Loading_Text:loading_img|altsyncram:altsyncram_component|altsyncram_m0a1:auto_generated|out_address_reg_a[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|address_reg_a[2]          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|out_address_reg_a[2]          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|address_reg_a[1]          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|out_address_reg_a[1]          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.522 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[4]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.756      ;
; 0.533 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[2]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.766      ;
; 0.554 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.788      ;
; 0.555 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.789      ;
; 0.555 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.789      ;
; 0.555 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.789      ;
; 0.557 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.791      ;
; 0.558 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.792      ;
; 0.559 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.793      ;
; 0.559 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.793      ;
; 0.559 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.793      ;
; 0.578 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.812      ;
; 0.578 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.798      ;
; 0.579 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.799      ;
; 0.582 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.802      ;
; 0.582 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.802      ;
; 0.594 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.814      ;
; 0.597 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.817      ;
; 0.641 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD                                                                                                          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.876      ;
; 0.655 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|address_reg_a[0]          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|out_address_reg_a[0]          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.873      ;
; 0.658 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.892      ;
; 0.670 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.904      ;
; 0.675 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.909      ;
; 0.699 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]                                                                                              ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.592      ;
; 0.700 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.593      ;
; 0.700 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.920      ;
; 0.702 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.595      ;
; 0.724 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD                                                                                                          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.290     ; 0.591      ;
; 0.830 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.064      ;
; 0.830 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.064      ;
; 0.831 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.065      ;
; 0.831 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.065      ;
; 0.845 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.079      ;
; 0.845 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.079      ;
; 0.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.080      ;
; 0.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.080      ;
; 0.848 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.082      ;
; 0.848 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.082      ;
; 0.848 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.082      ;
; 0.849 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.083      ;
; 0.851 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.085      ;
; 0.851 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.085      ;
; 0.852 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.072      ;
; 0.853 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.073      ;
; 0.858 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7]                                                                                                ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.078      ;
; 0.864 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.084      ;
; 0.866 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.086      ;
; 0.869 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.089      ;
; 0.869 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.089      ;
; 0.871 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.091      ;
; 0.885 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.105      ;
; 0.887 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.107      ;
; 0.896 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 1.187      ;
; 0.940 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.174      ;
; 0.940 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.174      ;
; 0.941 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.175      ;
; 0.942 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.176      ;
; 0.942 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.176      ;
; 0.943 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.177      ;
; 0.949 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4]                                                                                                ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.183      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.192      ;
; 0.958 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.192      ;
; 0.960 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.194      ;
; 0.960 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.194      ;
; 0.960 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.194      ;
; 0.962 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.196      ;
; 0.962 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.182      ;
; 0.963 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.183      ;
; 0.964 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.184      ;
; 0.973 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.207      ;
; 0.973 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd                                                                                                          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.224      ;
; 0.974 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.194      ;
; 0.976 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.196      ;
; 0.978 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.198      ;
; 0.981 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.201      ;
; 0.992 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.226      ;
; 0.997 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.217      ;
; 0.999 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.219      ;
; 1.012 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2]                                                                                                ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.246      ;
; 1.014 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.248      ;
; 1.018 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.252      ;
; 1.021 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.255      ;
; 1.052 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.286      ;
; 1.053 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.287      ;
; 1.054 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.288      ;
; 1.054 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.288      ;
; 1.070 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.304      ;
; 1.070 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.304      ;
; 1.071 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.305      ;
; 1.072 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.306      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -4.422 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.338     ; 2.645      ;
; -4.385 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.326     ; 2.620      ;
; -4.385 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.326     ; 2.620      ;
; -4.385 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.618      ;
; -4.385 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.618      ;
; -4.094 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.014     ; 2.641      ;
; -4.070 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.986     ; 2.645      ;
; -4.055 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.637      ;
; -4.055 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 2.638      ;
; -4.055 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 2.638      ;
; -4.055 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.979     ; 2.637      ;
; -4.055 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.984     ; 2.632      ;
; -4.055 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.000     ; 2.616      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.635      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.635      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.635      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.635      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.635      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.635      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.635      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.635      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.635      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.635      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.635      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.989     ; 2.626      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 2.635      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.977     ; 2.638      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.989     ; 2.626      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 2.637      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.984     ; 2.631      ;
; -4.054 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.994     ; 2.621      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.621      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.621      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.621      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.621      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.621      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.621      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.621      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.621      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.621      ;
; -4.048 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.621      ;
; -4.034 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.975     ; 2.620      ;
; -4.033 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.975     ; 2.619      ;
; -4.025 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.969     ; 2.617      ;
; -4.020 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 2.621      ;
; -4.020 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.960     ; 2.621      ;
; -4.010 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.947     ; 2.624      ;
; -3.999 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.942     ; 2.618      ;
; -3.999 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.942     ; 2.618      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10]~_Duplicate_1                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11]~_Duplicate_1                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12]~_Duplicate_1                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13]~_Duplicate_1                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14]~_Duplicate_1                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15]~_Duplicate_1                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.153     ; 4.982      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.668 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.988      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[8]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.147     ; 4.983      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 4.984      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 4.984      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 4.984      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 4.984      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 4.984      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 4.984      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 4.984      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 4.984      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 4.984      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 4.984      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 4.984      ;
; 14.673 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.146     ; 4.984      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 1.946      ;
; 48.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 1.854      ;
; 96.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.899      ;
; 96.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.901      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.593      ;
; 96.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.586      ;
; 96.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.586      ;
; 96.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.586      ;
; 96.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.586      ;
; 96.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.586      ;
; 96.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.586      ;
; 96.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.592      ;
; 96.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.592      ;
; 96.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.592      ;
; 96.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.592      ;
; 96.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.592      ;
; 96.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.592      ;
; 96.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.592      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.593      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.593      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.593      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.593      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.593      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.605      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.605      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.605      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.605      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.605      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.605      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.592      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.592      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.592      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.599      ;
; 96.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.587      ;
; 96.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.587      ;
; 96.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.595      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.573      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.569      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.569      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.569      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.569      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.569      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.569      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.569      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.569      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.565      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.582      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.582      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.582      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.582      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.581      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.581      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.581      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.581      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.581      ;
; 96.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.581      ;
; 96.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.570      ;
; 96.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.570      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.269      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.269      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.269      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.269      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.269      ;
; 1.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.269      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.469      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.480      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.480      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.480      ;
; 1.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.480      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.484      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.484      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.484      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.484      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.484      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.484      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.484      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.484      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.484      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.484      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.698      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.698      ;
; 1.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.744      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.753      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.753      ;
; 1.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.753      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.773      ;
; 1.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.773      ;
; 1.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.775      ;
; 1.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.775      ;
; 1.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.775      ;
; 1.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.775      ;
; 1.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.775      ;
; 1.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.775      ;
; 1.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.775      ;
; 1.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.775      ;
; 1.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.775      ;
; 1.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.775      ;
; 1.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.775      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.766      ;
; 1.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.786      ;
; 1.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.817      ;
; 1.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.001      ;
; 1.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.001      ;
; 1.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.001      ;
; 1.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.001      ;
; 1.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.001      ;
; 1.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.001      ;
; 1.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.001      ;
; 1.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.001      ;
; 1.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.001      ;
; 1.784 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.001      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.106      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.106      ;
; 1.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.106      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.209      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.209      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.209      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.209      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.209      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.209      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.209      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.209      ;
; 2.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.292      ;
; 2.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.292      ;
; 2.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.292      ;
; 2.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.292      ;
; 2.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.292      ;
; 2.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.322      ;
; 2.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.322      ;
; 2.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.322      ;
; 2.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.322      ;
; 2.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.443      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.853 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 2.462      ;
; 1.853 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 2.462      ;
; 1.855 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.450      ;
; 1.855 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 2.450      ;
; 1.855 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.449      ;
; 1.866 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.427      ; 2.450      ;
; 1.866 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 2.455      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.460      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.461      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.461      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.460      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.456      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.461      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.459      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.461      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.460      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.456      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.459      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.461      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.461      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.456      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.459      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.456      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.461      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.459      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.456      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.461      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.459      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[9]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.461      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.459      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[9]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.456      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.459      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.461      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.456      ;
; 2.219 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.463      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.461      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.457      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.457      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.461      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.456      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 2.461      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.457      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.449      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.456      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.457      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.449      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.463      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.456      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.456      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.450      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.450      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.450      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.456      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 2.463      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.450      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.449      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.456      ;
; 2.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.456      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.449      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.449      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.449      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.449      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.449      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.448      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.448      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.448      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.449      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[8]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.448      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.449      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.448      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.448      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.448      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.448      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.448      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.448      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.451      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.451      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.451      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.451      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.451      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.451      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.451      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.451      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.451      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.451      ;
; 2.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.451      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
; 2.222 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.453      ;
+-------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 3.630 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.438     ; 2.438      ;
; 3.630 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.438     ; 2.438      ;
; 3.640 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.442     ; 2.444      ;
; 3.652 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.456     ; 2.442      ;
; 3.652 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.456     ; 2.442      ;
; 3.657 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.466     ; 2.437      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.472     ; 2.439      ;
; 3.666 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.472     ; 2.440      ;
; 3.681 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.442      ;
; 3.681 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.442      ;
; 3.681 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.442      ;
; 3.681 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.442      ;
; 3.681 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.442      ;
; 3.681 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.442      ;
; 3.681 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.442      ;
; 3.681 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.442      ;
; 3.681 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.442      ;
; 3.681 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.442      ;
; 3.686 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.475     ; 2.457      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.456      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.456      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.456      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.456      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.456      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.456      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.456      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.456      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.456      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.456      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.456      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.486     ; 2.447      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.457      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.456      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.475     ; 2.458      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.475     ; 2.458      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.475     ; 2.458      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.476     ; 2.457      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.481     ; 2.452      ;
; 3.687 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.481     ; 2.452      ;
; 3.688 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.487     ; 2.447      ;
; 3.688 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.492     ; 2.442      ;
; 3.689 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.498     ; 2.437      ;
; 3.697 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.484     ; 2.459      ;
; 3.722 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.513     ; 2.455      ;
; 4.032 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.837     ; 2.441      ;
; 4.032 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.837     ; 2.441      ;
; 4.032 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.840     ; 2.438      ;
; 4.032 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.840     ; 2.438      ;
; 4.063 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.850     ; 2.459      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 44
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.886
Worst Case Available Settling Time: 38.476 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                    ; Note ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
; 51.83 MHz ; 51.83 MHz       ; CLOCK_50                                                                      ;      ;
; 52.81 MHz ; 52.81 MHz       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 71.57 MHz ; 71.57 MHz       ; altera_reserved_tck                                                           ;      ;
+-----------+-----------------+-------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                      ;
+-------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                         ; Slack   ; End Point TNS ;
+-------------------------------------------------------------------------------+---------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -14.684 ; -388.190      ;
; CLOCK_50                                                                      ; 0.705   ; 0.000         ;
; altera_reserved_tck                                                           ; 43.014  ; 0.000         ;
+-------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                      ; 0.279 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.311 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.347 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                  ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.825 ; -172.640      ;
; CLOCK_50                                                                      ; 15.242 ; 0.000         ;
; altera_reserved_tck                                                           ; 48.487 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                  ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                           ; 0.951 ; 0.000         ;
; CLOCK_50                                                                      ; 1.649 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.188 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                      ; 9.428  ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.893 ; 0.000         ;
; altera_reserved_tck                                                           ; 49.440 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                         ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -14.684 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.264     ; 12.678     ;
; -14.640 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.929     ;
; -14.639 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.928     ;
; -14.595 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.264     ; 12.589     ;
; -14.582 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.264     ; 12.576     ;
; -14.551 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.840     ;
; -14.550 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.839     ;
; -14.538 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.827     ;
; -14.537 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.826     ;
; -14.522 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.811     ;
; -14.521 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.810     ;
; -14.517 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.975     ; 12.800     ;
; -14.510 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.264     ; 12.504     ;
; -14.485 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 12.775     ;
; -14.482 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 12.772     ;
; -14.476 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.264     ; 12.470     ;
; -14.466 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.755     ;
; -14.465 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.754     ;
; -14.433 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.722     ;
; -14.432 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.721     ;
; -14.432 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.721     ;
; -14.431 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.720     ;
; -14.428 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.975     ; 12.711     ;
; -14.420 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.709     ;
; -14.419 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.708     ;
; -14.415 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.264     ; 12.409     ;
; -14.415 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.975     ; 12.698     ;
; -14.396 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 12.686     ;
; -14.393 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 12.683     ;
; -14.383 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 12.673     ;
; -14.380 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 12.670     ;
; -14.371 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.660     ;
; -14.370 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.659     ;
; -14.364 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.973     ; 12.649     ;
; -14.363 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.264     ; 12.357     ;
; -14.363 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.265     ; 12.356     ;
; -14.348 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.637     ;
; -14.347 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.636     ;
; -14.343 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.975     ; 12.626     ;
; -14.334 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.265     ; 12.327     ;
; -14.325 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.271     ; 12.312     ;
; -14.319 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.608     ;
; -14.318 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.607     ;
; -14.315 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.264     ; 12.309     ;
; -14.314 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.603     ;
; -14.313 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.602     ;
; -14.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 12.601     ;
; -14.309 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.975     ; 12.592     ;
; -14.308 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 12.598     ;
; -14.308 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY2[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.281     ; 12.285     ;
; -14.306 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.973     ; 12.591     ;
; -14.295 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.262     ; 12.291     ;
; -14.288 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[9] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.264     ; 12.282     ;
; -14.287 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.949     ; 12.596     ;
; -14.281 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.976     ; 12.563     ;
; -14.280 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.976     ; 12.562     ;
; -14.278 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.272     ; 12.264     ;
; -14.277 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 12.567     ;
; -14.275 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.973     ; 12.560     ;
; -14.274 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 12.564     ;
; -14.271 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.560     ;
; -14.270 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[6] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.559     ;
; -14.268 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.265     ; 12.261     ;
; -14.262 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.973     ; 12.547     ;
; -14.253 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.542     ;
; -14.252 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.541     ;
; -14.252 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.271     ; 12.239     ;
; -14.251 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.967     ; 12.542     ;
; -14.250 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.967     ; 12.541     ;
; -14.248 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.537     ;
; -14.248 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.975     ; 12.531     ;
; -14.245 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX7[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.261     ; 12.242     ;
; -14.244 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[9] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.533     ;
; -14.243 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[9] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.532     ;
; -14.232 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.265     ; 12.225     ;
; -14.224 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.271     ; 12.211     ;
; -14.221 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY2[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.281     ; 12.198     ;
; -14.217 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.973     ; 12.502     ;
; -14.216 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 12.506     ;
; -14.213 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.968     ; 12.503     ;
; -14.212 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY2[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.281     ; 12.189     ;
; -14.211 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.262     ; 12.207     ;
; -14.208 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.976     ; 12.490     ;
; -14.207 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.976     ; 12.489     ;
; -14.205 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY6[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.279     ; 12.184     ;
; -14.204 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.973     ; 12.489     ;
; -14.201 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.938     ; 12.521     ;
; -14.201 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX7[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.966     ; 12.493     ;
; -14.201 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.490     ;
; -14.200 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.938     ; 12.520     ;
; -14.200 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX7[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.966     ; 12.492     ;
; -14.200 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.969     ; 12.489     ;
; -14.199 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[8] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.264     ; 12.193     ;
; -14.198 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.949     ; 12.507     ;
; -14.196 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[7] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.975     ; 12.479     ;
; -14.196 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.262     ; 12.192     ;
; -14.196 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.977     ; 12.477     ;
; -14.195 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.977     ; 12.476     ;
; -14.190 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.973     ; 12.475     ;
; -14.189 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -2.272     ; 12.175     ;
+---------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.705 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.272      ; 19.562     ;
; 0.773 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.272      ; 19.494     ;
; 0.855 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.275      ; 19.415     ;
; 0.891 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.272      ; 19.376     ;
; 0.918 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.275      ; 19.352     ;
; 0.956 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.267      ; 19.306     ;
; 1.029 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.275      ; 19.241     ;
; 1.047 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.267      ; 19.215     ;
; 1.082 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.267      ; 19.180     ;
; 1.117 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.267      ; 19.145     ;
; 1.171 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.267      ; 19.091     ;
; 1.177 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.267      ; 19.085     ;
; 1.191 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 19.055     ;
; 1.248 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.998     ;
; 1.367 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.251      ; 18.879     ;
; 1.650 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 18.298     ;
; 1.741 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 18.207     ;
; 1.776 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 18.172     ;
; 1.777 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.272      ; 18.490     ;
; 1.801 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 18.146     ;
; 1.845 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.272      ; 18.422     ;
; 1.846 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 18.085     ;
; 1.855 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 18.092     ;
; 1.859 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.276      ; 18.412     ;
; 1.861 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 18.086     ;
; 1.903 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 18.028     ;
; 1.922 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.276      ; 18.349     ;
; 1.963 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.272      ; 18.304     ;
; 2.022 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 17.909     ;
; 2.033 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.276      ; 18.238     ;
; 2.289 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.275      ; 17.981     ;
; 2.374 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.272      ; 17.893     ;
; 2.476 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.267      ; 17.786     ;
; 2.719 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.267      ; 17.543     ;
; 2.872 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[23][0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.252      ; 17.375     ;
; 2.952 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.995     ;
; 2.962 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 16.993     ;
; 2.996 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][2] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 16.956     ;
; 2.998 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.170      ;
; 2.998 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.170      ;
; 2.998 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.170      ;
; 2.998 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.170      ;
; 2.998 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.170      ;
; 2.998 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.170      ;
; 2.998 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.170      ;
; 2.998 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.170      ;
; 2.998 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.170      ;
; 3.025 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 16.930     ;
; 3.037 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 7.138      ;
; 3.037 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 7.138      ;
; 3.037 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 7.138      ;
; 3.037 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 7.138      ;
; 3.037 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 7.138      ;
; 3.037 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 7.138      ;
; 3.037 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 7.138      ;
; 3.037 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 7.138      ;
; 3.037 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.180      ; 7.138      ;
; 3.040 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.128      ;
; 3.040 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.128      ;
; 3.040 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.128      ;
; 3.040 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.128      ;
; 3.040 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.128      ;
; 3.040 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.128      ;
; 3.040 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.128      ;
; 3.040 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.128      ;
; 3.040 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.128      ;
; 3.043 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.904     ;
; 3.064 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 16.888     ;
; 3.078 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 16.869     ;
; 3.121 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.047      ;
; 3.121 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.047      ;
; 3.121 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.047      ;
; 3.121 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.047      ;
; 3.121 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.047      ;
; 3.121 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.047      ;
; 3.121 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.047      ;
; 3.121 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.047      ;
; 3.121 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 7.047      ;
; 3.136 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[17][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 16.819     ;
; 3.169 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.999      ;
; 3.169 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.999      ;
; 3.169 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.999      ;
; 3.169 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.999      ;
; 3.169 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.999      ;
; 3.169 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.999      ;
; 3.169 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.999      ;
; 3.169 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.999      ;
; 3.169 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.999      ;
; 3.170 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 16.778     ;
; 3.176 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.992      ;
; 3.176 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.992      ;
; 3.176 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.992      ;
; 3.176 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.992      ;
; 3.176 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.992      ;
; 3.176 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.992      ;
; 3.176 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.992      ;
; 3.176 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.992      ;
; 3.176 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 6.992      ;
; 3.182 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[29][3] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 16.770     ;
; 3.275 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[14]                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.172      ; 6.892      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 7.236      ;
; 43.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 6.669      ;
; 43.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 6.563      ;
; 43.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 6.548      ;
; 43.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 6.262      ;
; 44.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 6.122      ;
; 44.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 5.564      ;
; 44.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 5.479      ;
; 44.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 5.428      ;
; 44.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 5.403      ;
; 44.897 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 5.373      ;
; 44.929 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 5.328      ;
; 44.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 5.259      ;
; 45.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 5.105      ;
; 45.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 5.100      ;
; 45.214 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 5.041      ;
; 45.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.893      ;
; 45.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 4.873      ;
; 45.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 4.495      ;
; 46.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 4.105      ;
; 46.466 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.777      ;
; 46.564 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.678      ;
; 46.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.667      ;
; 46.585 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.658      ;
; 46.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.618      ;
; 46.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.441      ;
; 46.821 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.421      ;
; 46.979 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.264      ;
; 47.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.965      ;
; 47.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.925      ;
; 47.430 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.812      ;
; 47.450 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.801      ;
; 47.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 2.788      ;
; 47.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.720      ;
; 47.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 2.589      ;
; 47.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.565      ;
; 47.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.558      ;
; 47.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.413      ;
; 47.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.262      ;
; 48.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 2.195      ;
; 48.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.161      ;
; 48.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 1.951      ;
; 48.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.895      ;
; 48.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 1.775      ;
; 49.298 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 0.949      ;
; 93.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.884      ;
; 93.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.884      ;
; 93.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.884      ;
; 93.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.884      ;
; 93.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.884      ;
; 93.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.879      ;
; 93.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.879      ;
; 93.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.879      ;
; 93.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.879      ;
; 93.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.879      ;
; 93.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.879      ;
; 93.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.879      ;
; 93.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.879      ;
; 93.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.858      ;
; 93.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.858      ;
; 93.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.858      ;
; 93.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.858      ;
; 93.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.858      ;
; 93.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.858      ;
; 93.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.845      ;
; 93.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.845      ;
; 93.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.845      ;
; 93.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.845      ;
; 93.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.845      ;
; 93.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.845      ;
; 93.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.845      ;
; 93.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.841      ;
; 93.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.841      ;
; 93.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.841      ;
; 93.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.841      ;
; 93.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.841      ;
; 93.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.808      ;
; 93.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.808      ;
; 93.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.808      ;
; 93.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.808      ;
; 93.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.808      ;
; 93.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.808      ;
; 93.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.687      ;
; 93.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.687      ;
; 93.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.687      ;
; 93.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.687      ;
; 93.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.687      ;
; 93.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.687      ;
; 93.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.164      ;
; 93.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.164      ;
; 93.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.164      ;
; 93.762 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.164      ;
; 94.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.856      ;
; 94.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.856      ;
; 94.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.856      ;
; 94.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.856      ;
; 94.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.856      ;
; 94.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.856      ;
; 94.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.856      ;
; 94.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.856      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.279 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_byteenable[3]                                                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 0.807      ;
; 0.286 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.800      ;
; 0.287 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.798      ;
; 0.291 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[6]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.804      ;
; 0.293 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[3]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.806      ;
; 0.293 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.803      ;
; 0.295 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[2]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.808      ;
; 0.295 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.809      ;
; 0.295 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.806      ;
; 0.296 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[7]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.809      ;
; 0.296 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[28]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.807      ;
; 0.299 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[1]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.814      ;
; 0.299 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[0]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.812      ;
; 0.299 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[4]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.812      ;
; 0.300 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[6]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.814      ;
; 0.300 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.814      ;
; 0.301 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.811      ;
; 0.301 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.807      ;
; 0.301 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.807      ;
; 0.301 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[5]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.814      ;
; 0.302 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[31]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.817      ;
; 0.302 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[14]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.814      ;
; 0.302 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[15]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.816      ;
; 0.302 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[30]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.813      ;
; 0.303 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[7]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.818      ;
; 0.304 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[4]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.819      ;
; 0.304 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ci_multi_src1[22]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_99u3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.813      ;
; 0.304 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[4]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.815      ;
; 0.305 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.815      ;
; 0.306 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[12]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.818      ;
; 0.306 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.817      ;
; 0.307 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.816      ;
; 0.307 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[13]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.819      ;
; 0.308 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[16]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.820      ;
; 0.308 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[26]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.823      ;
; 0.308 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[10]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.820      ;
; 0.308 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[1]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.821      ;
; 0.309 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[21]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.821      ;
; 0.309 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[24]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.824      ;
; 0.309 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ci_multi_src1[20]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.820      ;
; 0.309 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5|delay_signals[0][4] ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.816      ;
; 0.309 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[17]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.820      ;
; 0.309 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.820      ;
; 0.310 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[11]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.822      ;
; 0.310 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ci_multi_src1[22]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.334      ; 0.813      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                           ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|has_pending_responses                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                       ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|jtag_rd                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                         ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                               ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[1]                                                                                                    ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[1]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                                                                                     ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                     ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[1]                                                                                         ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator|wait_latency_counter[1]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem_used[0]                                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem_used[1]                                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem_used[1]                                                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem_used[0]                                                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][105]                                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][105]                                                                                                              ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][105]                                                                                                          ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][105]                                                                                                          ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][105]                                                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][105]                                                                                                                   ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                                 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][105]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                                 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][105]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][105]                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][105]                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][105]                                                                                                                     ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][105]                                                                                                                     ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_LED:led|data_out                                                                                                                                                                                                 ; Nios_sopc:u0|Nios_sopc_LED:led|data_out                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[1]                                                                                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[4]                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[4]                                                                                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[2]                                                                                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[11]                                                                                               ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[3]                                                                                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[12]                                                                                               ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[12]                                                           ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[12]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[5]                                                                                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[14]                                                           ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[14]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[6]                                                                                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[6]                                                            ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[18]                                                           ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[18]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[10]                                                           ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[10]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[10]                                                                                               ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[20]                                                           ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[20]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[9]                                                                                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[9]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[22]                                                           ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|data_reg[22]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[7]                                                                                                ; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.326 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.326 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.528      ;
; 0.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.529      ;
; 0.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.534      ;
; 0.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.533      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.347 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.547      ;
; 0.424 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.665      ;
; 0.425 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.665      ;
; 0.426 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[6]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.667      ;
; 0.444 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.643      ;
; 0.466 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Wait_Text:wait_img|altsyncram:altsyncram_component|altsyncram_bn91:auto_generated|address_reg_a[0]       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Wait_Text:wait_img|altsyncram:altsyncram_component|altsyncram_bn91:auto_generated|out_address_reg_a[0]       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Wait_Text:wait_img|altsyncram:altsyncram_component|altsyncram_bn91:auto_generated|address_reg_a[1]       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Wait_Text:wait_img|altsyncram:altsyncram_component|altsyncram_bn91:auto_generated|out_address_reg_a[1]       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Loading_Text:loading_img|altsyncram:altsyncram_component|altsyncram_m0a1:auto_generated|address_reg_a[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Loading_Text:loading_img|altsyncram:altsyncram_component|altsyncram_m0a1:auto_generated|out_address_reg_a[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|address_reg_a[2]          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|out_address_reg_a[2]          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|address_reg_a[1]          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|out_address_reg_a[1]          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.665      ;
; 0.472 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[4]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.684      ;
; 0.489 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[2]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.701      ;
; 0.497 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.709      ;
; 0.499 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.502 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.714      ;
; 0.503 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.715      ;
; 0.504 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.716      ;
; 0.504 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.716      ;
; 0.504 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.716      ;
; 0.519 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.731      ;
; 0.519 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.719      ;
; 0.521 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.721      ;
; 0.522 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.722      ;
; 0.522 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.722      ;
; 0.532 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.732      ;
; 0.536 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.736      ;
; 0.586 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD                                                                                                          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.799      ;
; 0.594 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.806      ;
; 0.598 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|address_reg_a[0]          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|out_address_reg_a[0]          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.796      ;
; 0.599 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.811      ;
; 0.605 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.817      ;
; 0.629 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]                                                                                              ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.235     ; 0.538      ;
; 0.630 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.235     ; 0.539      ;
; 0.632 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.235     ; 0.541      ;
; 0.639 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.839      ;
; 0.647 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD                                                                                                          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.261     ; 0.530      ;
; 0.743 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.955      ;
; 0.743 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.955      ;
; 0.744 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.956      ;
; 0.747 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.959      ;
; 0.752 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.752 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.964      ;
; 0.753 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.965      ;
; 0.753 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.965      ;
; 0.760 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.760 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.760 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.972      ;
; 0.764 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.964      ;
; 0.766 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.966      ;
; 0.766 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.966      ;
; 0.768 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.980      ;
; 0.770 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.982      ;
; 0.771 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.983      ;
; 0.771 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.971      ;
; 0.771 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.971      ;
; 0.773 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.973      ;
; 0.774 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7]                                                                                                ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.973      ;
; 0.778 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.978      ;
; 0.785 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.985      ;
; 0.792 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.992      ;
; 0.828 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.094      ;
; 0.832 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.044      ;
; 0.832 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.044      ;
; 0.833 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.045      ;
; 0.839 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.051      ;
; 0.839 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.051      ;
; 0.840 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.052      ;
; 0.849 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.061      ;
; 0.849 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.061      ;
; 0.850 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.062      ;
; 0.853 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.053      ;
; 0.855 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.067      ;
; 0.855 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.055      ;
; 0.856 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.068      ;
; 0.856 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4]                                                                                                ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.068      ;
; 0.857 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.069      ;
; 0.860 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.060      ;
; 0.862 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.062      ;
; 0.867 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.067      ;
; 0.869 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.069      ;
; 0.878 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.090      ;
; 0.881 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.081      ;
; 0.884 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.084      ;
; 0.888 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd                                                                                                          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.118      ;
; 0.888 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.088      ;
; 0.894 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.106      ;
; 0.915 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.127      ;
; 0.916 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2]                                                                                                ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.128      ;
; 0.919 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.131      ;
; 0.926 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.138      ;
; 0.928 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.140      ;
; 0.929 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.141      ;
; 0.935 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.147      ;
; 0.935 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.147      ;
; 0.944 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.156      ;
; 0.945 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.157      ;
; 0.946 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.158      ;
; 0.949 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.161      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -3.825 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.045     ; 2.341      ;
; -3.794 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.320      ;
; -3.794 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.320      ;
; -3.794 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.038     ; 2.317      ;
; -3.794 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.038     ; 2.317      ;
; -3.533 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.757     ; 2.337      ;
; -3.510 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.730     ; 2.341      ;
; -3.500 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.745     ; 2.316      ;
; -3.499 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.326      ;
; -3.499 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.739     ; 2.321      ;
; -3.498 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.336      ;
; -3.498 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.325      ;
; -3.498 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.337      ;
; -3.498 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.337      ;
; -3.497 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.721     ; 2.337      ;
; -3.497 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.721     ; 2.337      ;
; -3.497 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.336      ;
; -3.497 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.727     ; 2.331      ;
; -3.497 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.727     ; 2.331      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.334      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.334      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.334      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.334      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.334      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.334      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.334      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.334      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.334      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.334      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.334      ;
; -3.496 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.723     ; 2.334      ;
; -3.494 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.321      ;
; -3.494 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.321      ;
; -3.494 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.321      ;
; -3.494 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.321      ;
; -3.494 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.321      ;
; -3.494 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.321      ;
; -3.494 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.321      ;
; -3.494 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.321      ;
; -3.494 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.321      ;
; -3.494 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.321      ;
; -3.481 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.320      ;
; -3.480 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.722     ; 2.319      ;
; -3.475 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.719     ; 2.317      ;
; -3.467 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.707     ; 2.321      ;
; -3.467 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.707     ; 2.321      ;
; -3.459 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.696     ; 2.324      ;
; -3.450 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.693     ; 2.318      ;
; -3.450 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.693     ; 2.318      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[8]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.141     ; 4.436      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 4.438      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][17]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][16]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][15]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][14]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][13]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][12]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
; 15.242 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.140     ; 4.437      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 1.736      ;
; 48.573 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.654      ;
; 96.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.473      ;
; 96.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.470      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.203      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.204      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.203      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.203      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.203      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.203      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.203      ;
; 96.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.203      ;
; 96.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.197      ;
; 96.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.197      ;
; 96.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.197      ;
; 96.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.197      ;
; 96.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.197      ;
; 96.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.197      ;
; 96.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.200      ;
; 96.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.200      ;
; 96.739 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.207      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.202      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.202      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.202      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.202      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.202      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.213      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.213      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.213      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.213      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.213      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.213      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.201      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.201      ;
; 96.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.201      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.203      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.185      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
; 96.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.182      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.152      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.152      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.152      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.152      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.152      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.152      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.332      ;
; 1.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.343      ;
; 1.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.343      ;
; 1.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.343      ;
; 1.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.343      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.348      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.348      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.348      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.348      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.348      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.348      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.348      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.348      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.348      ;
; 1.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.348      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.551      ;
; 1.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.551      ;
; 1.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.587      ;
; 1.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.608      ;
; 1.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.608      ;
; 1.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.608      ;
; 1.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.608      ;
; 1.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.608      ;
; 1.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.608      ;
; 1.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.608      ;
; 1.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.608      ;
; 1.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.608      ;
; 1.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.608      ;
; 1.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.608      ;
; 1.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.611      ;
; 1.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.611      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.600      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.600      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.600      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.613      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.613      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.613      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.613      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.613      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.613      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.613      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.613      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.613      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.613      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.613      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.613      ;
; 1.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.636      ;
; 1.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.655      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.820      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.820      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.820      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.820      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.820      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.820      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.820      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.820      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.820      ;
; 1.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.820      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.914      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.914      ;
; 1.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.914      ;
; 1.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.016      ;
; 1.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.016      ;
; 1.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.016      ;
; 1.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.016      ;
; 1.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.016      ;
; 1.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.016      ;
; 1.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.016      ;
; 1.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.016      ;
; 1.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.081      ;
; 1.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.081      ;
; 1.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.081      ;
; 1.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.081      ;
; 1.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.081      ;
; 1.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.113      ;
; 1.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.113      ;
; 1.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.113      ;
; 1.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.113      ;
; 2.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.229      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.649 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 2.199      ;
; 1.649 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 2.199      ;
; 1.650 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.187      ;
; 1.650 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.187      ;
; 1.650 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.186      ;
; 1.660 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 2.185      ;
; 1.660 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 2.190      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.197      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.193      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.198      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.198      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.193      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.197      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.192      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.198      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.197      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.193      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.192      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.193      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.199      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.192      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.192      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.192      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.184      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.184      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.184      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.199      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.184      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.184      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.192      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.184      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.184      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.184      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.184      ;
; 1.977 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.192      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.197      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.197      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.193      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.198      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.196      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.197      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.185      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.185      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.185      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.185      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.186      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.193      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.196      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.198      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.186      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.185      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.198      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.193      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.196      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.193      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.198      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.196      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.187      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.187      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.187      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.193      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.198      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.196      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.185      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.184      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.187      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.185      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.186      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.198      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.196      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.193      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.196      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.198      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.193      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.188      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.188      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.188      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.188      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.188      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.188      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.188      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.200      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.191      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.188      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.188      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.188      ;
; 1.978 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.188      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 3.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.246     ; 2.175      ;
; 3.188 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.246     ; 2.175      ;
; 3.196 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.249     ; 2.180      ;
; 3.206 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.261     ; 2.178      ;
; 3.206 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.261     ; 2.178      ;
; 3.214 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.273     ; 2.174      ;
; 3.220 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.277     ; 2.176      ;
; 3.221 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.277     ; 2.177      ;
; 3.234 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.178      ;
; 3.234 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.178      ;
; 3.234 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.178      ;
; 3.234 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.178      ;
; 3.234 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.178      ;
; 3.234 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.178      ;
; 3.234 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.178      ;
; 3.234 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.178      ;
; 3.234 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.178      ;
; 3.234 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.178      ;
; 3.236 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.276     ; 2.193      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.192      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.192      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.192      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.192      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.192      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.192      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.192      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.192      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.192      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.192      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.192      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.277     ; 2.193      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.278     ; 2.192      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.275     ; 2.195      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.276     ; 2.194      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.276     ; 2.194      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.277     ; 2.193      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.282     ; 2.188      ;
; 3.237 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.282     ; 2.188      ;
; 3.239 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.183      ;
; 3.240 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.289     ; 2.184      ;
; 3.240 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.294     ; 2.179      ;
; 3.240 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.300     ; 2.173      ;
; 3.246 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.285     ; 2.194      ;
; 3.270 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.313     ; 2.190      ;
; 3.547 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.603     ; 2.177      ;
; 3.547 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.603     ; 2.177      ;
; 3.548 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.175      ;
; 3.548 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.175      ;
; 3.575 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.614     ; 2.194      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 44
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.886
Worst Case Available Settling Time: 38.642 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                     ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -9.700 ; -259.391      ;
; CLOCK_50                                                                      ; 5.750  ; 0.000         ;
; altera_reserved_tck                                                           ; 45.824 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                     ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                      ; 0.132 ; 0.000         ;
; altera_reserved_tck                                                           ; 0.186 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.204 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                  ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.391 ; -108.176      ;
; CLOCK_50                                                                      ; 16.823 ; 0.000         ;
; altera_reserved_tck                                                           ; 49.277 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                  ;
+-------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                         ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                           ; 0.574 ; 0.000         ;
; CLOCK_50                                                                      ; 1.085 ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.107 ; 0.000         ;
+-------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                       ;
+-------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                         ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                      ; 9.204  ; 0.000         ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.901 ; 0.000         ;
; altera_reserved_tck                                                           ; 49.298 ; 0.000         ;
+-------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                               ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -9.700 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.937     ; 8.013      ;
; -9.640 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.130      ;
; -9.640 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.130      ;
; -9.640 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.937     ; 7.953      ;
; -9.637 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 8.145      ;
; -9.636 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 8.144      ;
; -9.635 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.938     ; 7.947      ;
; -9.628 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.937     ; 7.941      ;
; -9.611 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 8.119      ;
; -9.610 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 8.118      ;
; -9.609 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.938     ; 7.921      ;
; -9.587 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.077      ;
; -9.586 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 8.077      ;
; -9.585 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.075      ;
; -9.580 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.070      ;
; -9.580 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.070      ;
; -9.577 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.937     ; 7.890      ;
; -9.568 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.058      ;
; -9.568 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.058      ;
; -9.567 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.761     ; 8.056      ;
; -9.565 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 8.073      ;
; -9.564 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 8.072      ;
; -9.563 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 8.054      ;
; -9.563 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.938     ; 7.875      ;
; -9.559 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.937     ; 7.872      ;
; -9.549 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 8.057      ;
; -9.548 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 8.056      ;
; -9.547 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.938     ; 7.859      ;
; -9.527 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.017      ;
; -9.526 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.936     ; 7.840      ;
; -9.526 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 8.017      ;
; -9.525 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.015      ;
; -9.517 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.937     ; 7.830      ;
; -9.517 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.007      ;
; -9.517 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.007      ;
; -9.515 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.005      ;
; -9.514 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 8.005      ;
; -9.513 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 8.003      ;
; -9.510 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.762     ; 7.998      ;
; -9.507 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.761     ; 7.996      ;
; -9.503 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 7.994      ;
; -9.500 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 8.008      ;
; -9.499 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.989      ;
; -9.499 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.989      ;
; -9.499 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 8.007      ;
; -9.498 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.938     ; 7.810      ;
; -9.495 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.761     ; 7.984      ;
; -9.491 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 7.982      ;
; -9.485 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY2[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.948     ; 7.787      ;
; -9.484 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.762     ; 7.972      ;
; -9.483 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.937     ; 7.796      ;
; -9.480 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 7.988      ;
; -9.479 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 7.987      ;
; -9.478 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.938     ; 7.790      ;
; -9.473 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.747     ; 7.976      ;
; -9.471 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.936     ; 7.785      ;
; -9.466 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 7.957      ;
; -9.466 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 7.957      ;
; -9.464 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.954      ;
; -9.463 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 7.954      ;
; -9.462 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.947      ;
; -9.462 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.952      ;
; -9.459 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.936     ; 7.773      ;
; -9.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.947      ;
; -9.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[4]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.947      ;
; -9.449 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.937     ; 7.762      ;
; -9.446 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.936      ;
; -9.445 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 7.936      ;
; -9.444 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.934      ;
; -9.444 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.761     ; 7.933      ;
; -9.441 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.764     ; 7.927      ;
; -9.440 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 7.931      ;
; -9.438 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.762     ; 7.926      ;
; -9.433 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[1]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.765     ; 7.918      ;
; -9.432 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[9]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.937     ; 7.745      ;
; -9.429 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY2[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.948     ; 7.731      ;
; -9.426 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.761     ; 7.915      ;
; -9.423 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.913      ;
; -9.423 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.760     ; 7.913      ;
; -9.423 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 7.931      ;
; -9.422 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 7.930      ;
; -9.422 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[5]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 7.913      ;
; -9.422 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[2]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.762     ; 7.910      ;
; -9.421 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.938     ; 7.733      ;
; -9.421 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 7.929      ;
; -9.421 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY2[3]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.948     ; 7.723      ;
; -9.420 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.742     ; 7.928      ;
; -9.419 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[6]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.938     ; 7.731      ;
; -9.415 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.741     ; 7.924      ;
; -9.415 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.764     ; 7.901      ;
; -9.414 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.741     ; 7.923      ;
; -9.413 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX1[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.937     ; 7.726      ;
; -9.413 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[7]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 7.904      ;
; -9.413 ; Nios_sopc:u0|MTL_ip:mtl_ip|iX4[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.747     ; 7.916      ;
; -9.412 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.758     ; 7.904      ;
; -9.411 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 7.902      ;
; -9.411 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 7.902      ;
; -9.411 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY4[0]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.759     ; 7.902      ;
; -9.408 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY1[1]  ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.766     ; 7.892      ;
; -9.407 ; Nios_sopc:u0|MTL_ip:mtl_ip|iY11[1] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.303        ; -1.757     ; 7.900      ;
+--------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.750 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 4.756      ;
; 5.750 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 4.756      ;
; 5.750 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 4.756      ;
; 5.750 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 4.756      ;
; 5.750 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 4.756      ;
; 5.750 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 4.756      ;
; 5.750 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 4.756      ;
; 5.750 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 4.756      ;
; 5.750 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 4.756      ;
; 5.940 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.559      ;
; 5.940 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.559      ;
; 5.940 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.559      ;
; 5.940 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.559      ;
; 5.940 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.559      ;
; 5.940 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.559      ;
; 5.940 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.559      ;
; 5.940 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.559      ;
; 5.940 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[11] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.559      ;
; 5.959 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.540      ;
; 5.959 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.540      ;
; 5.959 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.540      ;
; 5.959 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.540      ;
; 5.959 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.540      ;
; 5.959 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.540      ;
; 5.959 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.540      ;
; 5.959 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.540      ;
; 5.959 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[12] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.540      ;
; 5.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 4.522      ;
; 5.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 4.522      ;
; 5.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 4.522      ;
; 5.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 4.522      ;
; 5.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 4.522      ;
; 5.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 4.522      ;
; 5.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 4.522      ;
; 5.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 4.522      ;
; 5.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 4.522      ;
; 5.985 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX5[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 4.522      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY11[0] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.507      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY11[1] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.507      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY11[2] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.507      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY11[3] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.507      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY11[4] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.507      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY11[5] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.507      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY11[6] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.507      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY11[7] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.507      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY11[8] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.507      ; 4.507      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.512      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.512      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.512      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.512      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.512      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.512      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.512      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.512      ;
; 5.987 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[8]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.512      ;
; 5.989 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.510      ;
; 5.989 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.510      ;
; 5.989 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.510      ;
; 5.989 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.510      ;
; 5.989 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.510      ;
; 5.989 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.510      ;
; 5.989 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.510      ;
; 5.989 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.510      ;
; 5.989 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[7]  ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.510      ;
; 6.014 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.491      ;
; 6.014 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.491      ;
; 6.014 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.491      ;
; 6.014 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.491      ;
; 6.014 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.491      ;
; 6.014 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.491      ;
; 6.014 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.491      ;
; 6.014 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.491      ;
; 6.014 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iY3[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.491      ;
; 6.021 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.478      ;
; 6.021 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.478      ;
; 6.021 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.478      ;
; 6.021 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.478      ;
; 6.021 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.478      ;
; 6.021 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.478      ;
; 6.021 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.478      ;
; 6.021 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.478      ;
; 6.021 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|d_address_tag_field[13] ; Nios_sopc:u0|MTL_ip:mtl_ip|iY5[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 4.478      ;
; 6.030 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.475      ;
; 6.030 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.475      ;
; 6.030 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.475      ;
; 6.030 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.475      ;
; 6.030 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.475      ;
; 6.030 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.475      ;
; 6.030 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.475      ;
; 6.030 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.475      ;
; 6.030 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.475      ;
; 6.030 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX3[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.518      ; 4.475      ;
; 6.064 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX7[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.434      ;
; 6.064 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX7[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.434      ;
; 6.064 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX7[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.434      ;
; 6.064 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX7[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.434      ;
; 6.064 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX7[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.434      ;
; 6.064 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX7[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.434      ;
; 6.064 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX7[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.434      ;
; 6.064 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_write                                       ; Nios_sopc:u0|MTL_ip:mtl_ip|iX7[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 4.434      ;
+-------+------------------------------------------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 4.608      ;
; 46.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.335      ;
; 46.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 4.273      ;
; 46.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.240      ;
; 46.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 4.079      ;
; 46.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.983      ;
; 46.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.542      ;
; 46.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.525      ;
; 46.918 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.497      ;
; 47.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 3.433      ;
; 47.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.420      ;
; 47.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.378      ;
; 47.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.358      ;
; 47.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.212      ;
; 47.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.205      ;
; 47.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.202      ;
; 47.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 3.132      ;
; 47.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.081      ;
; 47.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.873      ;
; 47.819 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.611      ;
; 48.021 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.405      ;
; 48.065 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.361      ;
; 48.094 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.332      ;
; 48.102 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.324      ;
; 48.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.272      ;
; 48.256 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.170      ;
; 48.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.165      ;
; 48.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.017      ;
; 48.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.855      ;
; 48.614 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[0]                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.817      ;
; 48.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.807      ;
; 48.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.796      ;
; 48.633 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.793      ;
; 48.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.745      ;
; 48.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.660      ;
; 48.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.637      ;
; 48.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.633      ;
; 48.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.544      ;
; 48.966 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.464      ;
; 49.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 1.401      ;
; 49.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.416      ;
; 49.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.239      ;
; 49.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.182      ;
; 49.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.151      ;
; 49.816 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.614      ;
; 95.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.774      ;
; 95.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.774      ;
; 95.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.774      ;
; 95.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.774      ;
; 95.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.774      ;
; 95.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.763      ;
; 95.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.763      ;
; 95.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.763      ;
; 95.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.763      ;
; 95.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.763      ;
; 95.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.763      ;
; 95.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.763      ;
; 95.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.763      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.758      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.758      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.758      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.758      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.758      ;
; 95.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.758      ;
; 95.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.743      ;
; 95.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.743      ;
; 95.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.743      ;
; 95.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.743      ;
; 95.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.743      ;
; 95.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.743      ;
; 95.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.743      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.742      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.742      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.742      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.742      ;
; 95.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 4.742      ;
; 95.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.720      ;
; 95.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.720      ;
; 95.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.720      ;
; 95.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.720      ;
; 95.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.720      ;
; 95.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.720      ;
; 95.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.635      ;
; 95.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.635      ;
; 95.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.635      ;
; 95.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.635      ;
; 95.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.635      ;
; 95.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.635      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.265      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.265      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.265      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.265      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.057      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.057      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.057      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.057      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.057      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.057      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.057      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.057      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.132 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.462      ;
; 0.136 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.465      ;
; 0.138 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.467      ;
; 0.140 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[6]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.469      ;
; 0.140 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[21]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.466      ;
; 0.141 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[6]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.469      ;
; 0.143 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[1]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[15]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.472      ;
; 0.144 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[2]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.472      ;
; 0.145 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[4]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.475      ;
; 0.145 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[3]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[22]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.474      ;
; 0.146 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[31]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[7]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.472      ;
; 0.147 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[0]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[4]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[7]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.475      ;
; 0.148 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[10]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[28]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.474      ;
; 0.149 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[26]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.472      ;
; 0.149 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[5]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.475      ;
; 0.150 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[30]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.476      ;
; 0.151 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[24]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.481      ;
; 0.151 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[4]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.477      ;
; 0.152 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[12]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[14]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.475      ;
; 0.152 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_byteenable[3]                                                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.493      ;
; 0.153 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[10]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|expRMux_uid33_fpSqrtTest_q[1]                         ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_lip3:auto_generated|ram_block1a0~porta_datain_reg0                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[17]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.479      ;
; 0.154 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[13]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.481      ;
; 0.154 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5|delay_signals[0][4] ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.483      ;
; 0.154 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[27]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[30]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.478      ;
; 0.155 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_mem_baddr[12]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_mem_baddr[16]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[7]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[26]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.481      ;
; 0.156 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[6]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_mem_baddr[13]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[16]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[21]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ci_multi_src1[22]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_99u3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_st_data[5]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_data_module:Nios_sopc_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[23]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.483      ;
; 0.157 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                             ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                             ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.484      ;
; 0.158 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[25]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.488      ;
; 0.158 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[11]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[15]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.491      ;
; 0.158 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.484      ;
; 0.159 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ci_multi_src1[20]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.486      ;
; 0.159 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                          ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.488      ;
; 0.160 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[14]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[16]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.486      ;
; 0.161 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[19]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5|delay_signals[0][2] ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.491      ;
; 0.163 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_mem_baddr[15]                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_tag_module:Nios_sopc_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_1jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.492      ;
; 0.163 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.484      ;
; 0.164 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.491      ;
; 0.164 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.491      ;
; 0.164 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[20]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.491      ;
; 0.164 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.487      ;
; 0.164 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.487      ;
; 0.165 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist4|delay_signals[0][2] ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_99u3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.497      ;
; 0.165 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|d_writedata[1]                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.503      ;
; 0.165 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.491      ;
; 0.166 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[18]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[29]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.496      ;
; 0.166 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[9]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_data[13]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.492      ;
; 0.167 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[0]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.497      ;
; 0.167 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_ic_tag_module:Nios_sopc_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.490      ;
; 0.168 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.495      ;
; 0.168 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[28]                                                                                                                                                              ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a16~portb_datain_reg0                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.498      ;
; 0.169 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ci_multi_src1[22]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 0.487      ;
; 0.169 ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|fpoint2_multi_dspba_delay:redist5|delay_signals[0][3] ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_0au3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.494      ;
; 0.169 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                             ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_dc_victim_module:Nios_sopc_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.496      ;
; 0.170 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.497      ;
; 0.170 ; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[8]                                                                                                                                                               ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.497      ;
; 0.170 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                            ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_bht_module:Nios_sopc_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.493      ;
; 0.171 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.498      ;
; 0.171 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|A_ci_multi_src1[22]                                                                                                                                                                ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_b9u3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.499      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                  ; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                           ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                              ; Launch Clock                                                                  ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.204 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.245 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[5]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.388      ;
; 0.245 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[3]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.389      ;
; 0.247 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[6]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.390      ;
; 0.261 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.267 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|address_reg_a[2]          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|out_address_reg_a[2]          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Wait_Text:wait_img|altsyncram:altsyncram_component|altsyncram_bn91:auto_generated|address_reg_a[0]       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Wait_Text:wait_img|altsyncram:altsyncram_component|altsyncram_bn91:auto_generated|out_address_reg_a[0]       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|address_reg_a[1]          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|out_address_reg_a[1]          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Loading_Text:loading_img|altsyncram:altsyncram_component|altsyncram_m0a1:auto_generated|address_reg_a[0] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Loading_Text:loading_img|altsyncram:altsyncram_component|altsyncram_m0a1:auto_generated|out_address_reg_a[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Wait_Text:wait_img|altsyncram:altsyncram_component|altsyncram_bn91:auto_generated|address_reg_a[1]       ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Wait_Text:wait_img|altsyncram:altsyncram_component|altsyncram_bn91:auto_generated|out_address_reg_a[1]       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[4]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.399      ;
; 0.273 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[2]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.401      ;
; 0.297 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.309 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.438      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.318 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.322 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.327 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD                                                                                                          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.455      ;
; 0.335 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|address_reg_a[0]          ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Start:start_img|altsyncram:altsyncram_component|altsyncram_4r91:auto_generated|out_address_reg_a[0]          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.337 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.466      ;
; 0.349 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.477      ;
; 0.355 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                                                                                ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.483      ;
; 0.370 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[7]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.140     ; 0.314      ;
; 0.370 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5]                                                                                              ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.140     ; 0.314      ;
; 0.370 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.491      ;
; 0.373 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[1]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.140     ; 0.317      ;
; 0.389 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd                                                                                                      ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD                                                                                                          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.320      ;
; 0.446 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.575      ;
; 0.451 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.579      ;
; 0.452 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.580      ;
; 0.453 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.581      ;
; 0.454 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[7]                                                                                                ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.588      ;
; 0.461 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.589      ;
; 0.467 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.469 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.472 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.480 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.601      ;
; 0.483 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[0]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]                                                                                                    ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.641      ;
; 0.483 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.604      ;
; 0.506 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[4]                                                                                                ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.635      ;
; 0.509 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.637      ;
; 0.509 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.637      ;
; 0.510 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.638      ;
; 0.512 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.640      ;
; 0.513 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.641      ;
; 0.514 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.642      ;
; 0.519 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd                                                                                                          ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.662      ;
; 0.521 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.650      ;
; 0.522 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.651      ;
; 0.523 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.651      ;
; 0.524 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.652      ;
; 0.525 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.653      ;
; 0.525 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[1]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.654      ;
; 0.527 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.655      ;
; 0.527 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.655      ;
; 0.532 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2]                                                                                            ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_green[2]                                                                                                ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.661      ;
; 0.533 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.661      ;
; 0.533 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.535 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[7]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[0]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[4]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.540 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.668      ;
; 0.546 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.667      ;
; 0.549 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.677      ;
; 0.549 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[2]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.670      ;
; 0.573 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[4]                                                                                             ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_blue[4]                                                                                                 ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.702      ;
; 0.576 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.704      ;
; 0.577 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.705      ;
; 0.578 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.706      ;
; 0.580 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.708      ;
; 0.582 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[5]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.585 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[3]                                                                                               ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|counter[6]                                                                                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.588 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]                                                                                                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                                                                                     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.716      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -2.391 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.392     ; 1.552      ;
; -2.369 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.537      ;
; -2.369 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.385     ; 1.537      ;
; -2.368 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.387     ; 1.534      ;
; -2.368 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.387     ; 1.534      ;
; -2.214 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.219     ; 1.548      ;
; -2.201 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.202     ; 1.552      ;
; -2.193 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 1.543      ;
; -2.193 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.550      ;
; -2.193 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.195     ; 1.551      ;
; -2.193 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 1.543      ;
; -2.193 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.195     ; 1.551      ;
; -2.193 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.208     ; 1.538      ;
; -2.193 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.213     ; 1.533      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.549      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.549      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.549      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.549      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.549      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.549      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.549      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.549      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.549      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.549      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.549      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.549      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 1.551      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.195     ; 1.550      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.195     ; 1.550      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.545      ;
; -2.192 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.545      ;
; -2.190 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.538      ;
; -2.190 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.538      ;
; -2.190 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.538      ;
; -2.190 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.538      ;
; -2.190 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.538      ;
; -2.190 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.538      ;
; -2.190 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.538      ;
; -2.190 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.538      ;
; -2.190 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.538      ;
; -2.190 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.205     ; 1.538      ;
; -2.181 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.197     ; 1.537      ;
; -2.179 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 1.536      ;
; -2.176 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 1.538      ;
; -2.176 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.191     ; 1.538      ;
; -2.174 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.194     ; 1.533      ;
; -2.169 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.182     ; 1.540      ;
; -2.163 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.181     ; 1.535      ;
; -2.163 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.181     ; 1.535      ;
+--------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated|result[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[5]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[6]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[7]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[8]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[9]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[10]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[11]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[12]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:\ARITH_GEN:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated|result[14]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.975      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9]~_Duplicate_1                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10]~_Duplicate_1                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11]~_Duplicate_1                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][12]~_Duplicate_1                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][13]~_Duplicate_1                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][14]~_Duplicate_1                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][15]~_Duplicate_1                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_a0[0][11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][11]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][23]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][22]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][21]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][20]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][19]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][18]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][17]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][16]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][15]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][14]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][13]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_s[0][12]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][22]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][21]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][20]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][19]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_c0[0][18]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.971      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.823 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid81_pT1_uid69_sqrtPolynomialEvaluator_cma_c0[0][0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.978      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.976      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.976      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.976      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.976      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.976      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.976      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.976      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.976      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.976      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.976      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.976      ;
; 16.824 ; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_sopc:u0|Nios_sopc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|prodXY_uid84_pT2_uid75_sqrtPolynomialEvaluator_cma_a0[0][11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.976      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.134      ;
; 49.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 1.073      ;
; 97.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.355      ;
; 97.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.357      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.175      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.175      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.175      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.175      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.175      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.175      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.180      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.181      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.180      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.180      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.180      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.180      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.180      ;
; 97.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.180      ;
; 97.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.178      ;
; 97.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.178      ;
; 97.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.178      ;
; 97.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.178      ;
; 97.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.178      ;
; 97.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.185      ;
; 97.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.185      ;
; 97.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.185      ;
; 97.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.185      ;
; 97.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.185      ;
; 97.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.185      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.176      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.176      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.176      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.174      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.178      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.174      ;
; 97.778 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.179      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.173      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.173      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.173      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.170      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.170      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.170      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.170      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.170      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.170      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.173      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.173      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.173      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.173      ;
; 97.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.173      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.809      ;
; 0.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.813      ;
; 0.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.813      ;
; 0.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.813      ;
; 0.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.813      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.823      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.823      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.823      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.823      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.823      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.823      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.823      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.823      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.823      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 0.823      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.945      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.945      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.960      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.960      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.960      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.960      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.960      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.960      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.960      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.960      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.960      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.960      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.960      ;
; 0.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.960      ;
; 0.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.977      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.991      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.991      ;
; 0.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.991      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.993      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.983      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.983      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.983      ;
; 0.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.009      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.109      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.109      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.109      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.109      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.109      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.109      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.109      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.109      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.109      ;
; 0.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.109      ;
; 1.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.177      ;
; 1.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.177      ;
; 1.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.177      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.237      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.237      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.237      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.237      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.237      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.237      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.237      ;
; 1.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.237      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.276      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.276      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.276      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.276      ;
; 1.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.276      ;
; 1.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.293      ;
; 1.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.293      ;
; 1.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.293      ;
; 1.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.293      ;
; 1.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.353      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.085 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 1.421      ;
; 1.085 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 1.421      ;
; 1.087 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 1.413      ;
; 1.087 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y3[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 1.412      ;
; 1.087 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.411      ;
; 1.092 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.413      ;
; 1.093 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y4[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 1.409      ;
; 1.282 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.420      ;
; 1.282 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.420      ;
; 1.282 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.420      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.419      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.416      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.416      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.419      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.420      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.414      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.417      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.416      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.419      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.417      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.420      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.414      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_TOUCH_COUNT[3]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.416      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.422      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.420      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.414      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.417      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.420      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.414      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.417      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.420      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.414      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.417      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.422      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y5[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.416      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.420      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.417      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.414      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.417      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.414      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X4[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.420      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X3[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.416      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.416      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.416      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.416      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.416      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.415      ;
; 1.283 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.422      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.420      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.420      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.420      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.411      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.416      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.417      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.417      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.417      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.417      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.417      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.417      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.417      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.416      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.416      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.416      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.416      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.416      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.416      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.416      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.416      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.416      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.416      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.416      ;
; 1.284 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.416      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                           ; Launch Clock ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 2.107 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.877     ; 1.403      ;
; 2.107 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.877     ; 1.403      ;
; 2.113 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.878     ; 1.408      ;
; 2.118 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.890     ; 1.401      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.888     ; 1.406      ;
; 2.121 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.888     ; 1.406      ;
; 2.122 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 1.403      ;
; 2.124 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.404      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.406      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.406      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.406      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.406      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.406      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.406      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.406      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.406      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.406      ;
; 2.135 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.902     ; 1.406      ;
; 2.136 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 1.417      ;
; 2.136 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.416      ;
; 2.136 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.891     ; 1.418      ;
; 2.136 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.891     ; 1.418      ;
; 2.136 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.412      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.417      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.417      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.417      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.417      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.417      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.417      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.417      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.417      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.417      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.417      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.893     ; 1.417      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.891     ; 1.419      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 1.418      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.892     ; 1.418      ;
; 2.137 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.413      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.900     ; 1.411      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.900     ; 1.411      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.905     ; 1.406      ;
; 2.138 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.910     ; 1.401      ;
; 2.142 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.899     ; 1.416      ;
; 2.156 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.916     ; 1.413      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.089     ; 1.405      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.089     ; 1.405      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.092     ; 1.402      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.092     ; 1.402      ;
; 2.339 ; reset_delay:reset_delay_inst|cont[26] ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.096     ; 1.416      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 44
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.886
Worst Case Available Settling Time: 39.145 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                          ;
+--------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                          ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                               ; -16.469  ; 0.132 ; -4.422   ; 0.574   ; 9.204               ;
;  CLOCK_50                                                                      ; -1.709   ; 0.132 ; 14.668   ; 1.085   ; 9.204               ;
;  altera_reserved_tck                                                           ; 42.171   ; 0.186 ; 48.230   ; 0.574   ; 49.298              ;
;  u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -16.469  ; 0.204 ; -4.422   ; 2.107   ; 14.890              ;
; Design-wide TNS                                                                ; -444.37  ; 0.0   ; -200.048 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                      ; -9.261   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                           ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -435.109 ; 0.000 ; -200.048 ; 0.000   ; 0.000               ;
+--------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00498 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00498 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 7205         ; 0          ; 169      ; 4        ;
; CLOCK_50                                                                      ; altera_reserved_tck                                                           ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                           ; CLOCK_50                                                                      ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                                      ; CLOCK_50                                                                      ; > 2147483647 ; 19         ; 7934     ; 1        ;
; CLOCK_50                                                                      ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 60           ; 31850130   ; 0        ; 0        ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 68950906     ; 0          ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
; From Clock                                                                    ; To Clock                                                                      ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; 7205         ; 0          ; 169      ; 4        ;
; CLOCK_50                                                                      ; altera_reserved_tck                                                           ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                           ; CLOCK_50                                                                      ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                                                                      ; CLOCK_50                                                                      ; > 2147483647 ; 19         ; 7934     ; 1        ;
; CLOCK_50                                                                      ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 60           ; 31850130   ; 0        ; 0        ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 68950906     ; 0          ; 0        ; 0        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                           ; 314        ; 0        ; 2        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                      ; 3558       ; 0        ; 0        ; 0        ;
; CLOCK_50            ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 49         ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                      ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                           ; 314        ; 0        ; 2        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                      ; 3558       ; 0        ; 0        ; 0        ;
; CLOCK_50            ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 49         ; 0        ; 0        ; 0        ;
+---------------------+-------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 57    ; 57   ;
; Unconstrained Input Port Paths  ; 222   ; 222  ;
; Unconstrained Output Ports      ; 73    ; 73   ;
; Unconstrained Output Port Paths ; 96    ; 96   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                    ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                        ; Clock                                                                         ; Type      ; Status      ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                                      ; CLOCK_50                                                                      ; Base      ; Constrained ;
; altera_reserved_tck                                                           ; altera_reserved_tck                                                           ; Base      ; Constrained ;
; sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]                    ; sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]                    ; Generated ; Constrained ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[5]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[6]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[7]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[8]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[10]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[11]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[12]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[14]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[16]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[17]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[18]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[19]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[20]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[21]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[22]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[23]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[24]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[25]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[26]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[27]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[28]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[29]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[30]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[31]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[32]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[33]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_INT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; MTL_TOUCH_I2C_SDA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_INT_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_DCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_HSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_VSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[0]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[1]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[2]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[3]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[4]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[5]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[6]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[7]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[8]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[9]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[10]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[11]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[12]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[14]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[15]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[16]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[17]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[18]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[19]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[20]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[21]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[22]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[23]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[24]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[25]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[26]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[27]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[28]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[29]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[30]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[31]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[32]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[33]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_INT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; Partially constrained                                                                ;
; MTL_TOUCH_I2C_SDA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_INT_n     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_CS_N       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_DCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_HSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_TOUCH_I2C_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MTL_VSD             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Apr 28 09:56:42 2017
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Nios_sopc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_NANO.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sdram_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase -3.46 -duty_cycle 50.00 -name {sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE0_NANO.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.469
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.469            -435.109 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.709              -9.261 CLOCK_50 
    Info (332119):    42.171               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.287               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
    Info (332119):     0.390               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.422            -200.048 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.668               0.000 CLOCK_50 
    Info (332119):    48.230               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.049               0.000 altera_reserved_tck 
    Info (332119):     1.853               0.000 CLOCK_50 
    Info (332119):     3.630               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.406               0.000 CLOCK_50 
    Info (332119):    14.890               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.490               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 44
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.886
    Info (332114): Worst Case Available Settling Time: 38.476 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.684            -388.190 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.705               0.000 CLOCK_50 
    Info (332119):    43.014               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.279               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.347               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.825            -172.640 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.242               0.000 CLOCK_50 
    Info (332119):    48.487               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.951
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.951               0.000 altera_reserved_tck 
    Info (332119):     1.649               0.000 CLOCK_50 
    Info (332119):     3.188               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.428               0.000 CLOCK_50 
    Info (332119):    14.893               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.440               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 44
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.886
    Info (332114): Worst Case Available Settling Time: 38.642 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.700            -259.391 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.750               0.000 CLOCK_50 
    Info (332119):    45.824               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.204               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.391            -108.176 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.823               0.000 CLOCK_50 
    Info (332119):    49.277               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.574               0.000 altera_reserved_tck 
    Info (332119):     1.085               0.000 CLOCK_50 
    Info (332119):     2.107               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.204
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.204               0.000 CLOCK_50 
    Info (332119):    14.901               0.000 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.298               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 44
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.886
    Info (332114): Worst Case Available Settling Time: 39.145 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1015 megabytes
    Info: Processing ended: Fri Apr 28 09:56:49 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:09


