{"entries":[{"key":"fig-schematics","caption":"Overall Schematic","order":{"section":[0,1,4,2,0,0,0],"number":10}},{"key":"fig-switches","caption":"10-LED Display Schematic","order":{"section":[0,1,4,1,0,0,0],"number":9}},{"key":"fig-sevenSegSchem","caption":"Dual Seven Segment LED Matrix Schematic","order":{"section":[0,1,3,2,3,0,0],"number":7}},{"key":"tbl-fin_calc","caption":"Calculated Component Values","order":{"section":[0,1,3,1,0,0,0],"number":3}},{"key":"sec-calculations","caption":"Calculations: PNP Transistor Circuit","order":{"section":[0,1,3,1,0,0,0],"number":1}},{"key":"tbl-statelogic","caption":"State Logic","order":{"section":[0,1,2,1,0,0,0],"number":2}},{"key":"fig-testbenchlab02","caption":"Output of Running lab02_tb.sv in Questa","order":{"section":[0,1,2,2,1,0,0],"number":2}},{"key":"fig-block_diag","caption":"Block Diagram of Modules","order":{"section":[0,1,2,1,0,0,0],"number":1}},{"key":"fig-gaincurrent","caption":"Table of the Voltage Drop V_CE and Gain of PNP Transistor","order":{"section":[0,1,3,1,0,0,0],"number":6}},{"key":"tbl-modules","caption":"Module Functions","order":{"section":[0,1,2,1,0,0,0],"number":1}},{"key":"fig-testbenchMultiplex","caption":"Output of Running lab02_tb.sv in Questa","order":{"section":[0,1,2,2,2,0,0],"number":3}},{"key":"fig-pnptransis","caption":"PNP Transistor Diagram","order":{"section":[0,1,3,1,0,0,0],"number":4}},{"key":"fig-fpga_gpio_pins","caption":"GPIO Current Draw Pins for FPGA Board","order":{"section":[0,1,3,1,0,0,0],"number":5}}],"headings":["lab-2-multiplexed-7-segment-display","introduction","design-modules-and-testbenches","modules","testing","testbench-lab02_tb","testbench-dual_seven_seg_tb","design-seven-segment-display","sec-calculations","hardware-setup-of-seven-segment-display","common-anodes","two-sets-of-pins","transistors","design-dip-switch-pins","design-led-counter","design-overall","results-and-discussion","conclusion"]}