<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/scratch/jon/llvm-build/llvm/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L203'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/*===- TableGen&apos;erated file -------------------------------------*- C++ -*-===*\</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>|*                                                                            *|</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>|* Subtarget Enumeration Source Fragment                                      *|</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>|*                                                                            *|</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>|* Automatically generated file, do not edit!                                 *|</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>|*                                                                            *|</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>\*===----------------------------------------------------------------------===*/</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef GET_SUBTARGETINFO_ENUM</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_SUBTARGETINFO_ENUM</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace NVPTX {</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum {</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX32 = 0,</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX40 = 1,</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX41 = 2,</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX42 = 3,</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX43 = 4,</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX50 = 5,</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX60 = 6,</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX61 = 7,</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX62 = 8,</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX63 = 9,</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX64 = 10,</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX65 = 11,</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX70 = 12,</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX71 = 13,</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX72 = 14,</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX73 = 15,</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX74 = 16,</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX75 = 17,</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX76 = 18,</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX77 = 19,</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX78 = 20,</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX80 = 21,</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX81 = 22,</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX82 = 23,</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX83 = 24,</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PTX84 = 25,</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM20 = 26,</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM21 = 27,</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM30 = 28,</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM32 = 29,</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM35 = 30,</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM37 = 31,</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM50 = 32,</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM52 = 33,</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM53 = 34,</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM60 = 35,</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM61 = 36,</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM62 = 37,</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM70 = 38,</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM72 = 39,</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM75 = 40,</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM80 = 41,</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM86 = 42,</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM87 = 43,</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM89 = 44,</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM90 = 45,</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SM90a = 46,</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NumSubtargetFeatures = 47</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace NVPTX</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // GET_SUBTARGETINFO_ENUM</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef GET_SUBTARGETINFO_MACRO</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_SUBTARGETINFO_MACRO</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // GET_SUBTARGETINFO_MACRO</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef GET_SUBTARGETINFO_MC_DESC</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_SUBTARGETINFO_MC_DESC</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Sorted (by key) array of values for CPU features.</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>extern const llvm::SubtargetFeatureKV NVPTXFeatureKV[] = {</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx32&quot;, &quot;Use PTX version 32&quot;, NVPTX::PTX32, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx40&quot;, &quot;Use PTX version 40&quot;, NVPTX::PTX40, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx41&quot;, &quot;Use PTX version 41&quot;, NVPTX::PTX41, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx42&quot;, &quot;Use PTX version 42&quot;, NVPTX::PTX42, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx43&quot;, &quot;Use PTX version 43&quot;, NVPTX::PTX43, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx50&quot;, &quot;Use PTX version 50&quot;, NVPTX::PTX50, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx60&quot;, &quot;Use PTX version 60&quot;, NVPTX::PTX60, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx61&quot;, &quot;Use PTX version 61&quot;, NVPTX::PTX61, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx62&quot;, &quot;Use PTX version 62&quot;, NVPTX::PTX62, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx63&quot;, &quot;Use PTX version 63&quot;, NVPTX::PTX63, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx64&quot;, &quot;Use PTX version 64&quot;, NVPTX::PTX64, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx65&quot;, &quot;Use PTX version 65&quot;, NVPTX::PTX65, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx70&quot;, &quot;Use PTX version 70&quot;, NVPTX::PTX70, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx71&quot;, &quot;Use PTX version 71&quot;, NVPTX::PTX71, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx72&quot;, &quot;Use PTX version 72&quot;, NVPTX::PTX72, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx73&quot;, &quot;Use PTX version 73&quot;, NVPTX::PTX73, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx74&quot;, &quot;Use PTX version 74&quot;, NVPTX::PTX74, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx75&quot;, &quot;Use PTX version 75&quot;, NVPTX::PTX75, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx76&quot;, &quot;Use PTX version 76&quot;, NVPTX::PTX76, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx77&quot;, &quot;Use PTX version 77&quot;, NVPTX::PTX77, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx78&quot;, &quot;Use PTX version 78&quot;, NVPTX::PTX78, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx80&quot;, &quot;Use PTX version 80&quot;, NVPTX::PTX80, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx81&quot;, &quot;Use PTX version 81&quot;, NVPTX::PTX81, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx82&quot;, &quot;Use PTX version 82&quot;, NVPTX::PTX82, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx83&quot;, &quot;Use PTX version 83&quot;, NVPTX::PTX83, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;ptx84&quot;, &quot;Use PTX version 84&quot;, NVPTX::PTX84, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_20&quot;, &quot;Target SM 20&quot;, NVPTX::SM20, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_21&quot;, &quot;Target SM 21&quot;, NVPTX::SM21, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_30&quot;, &quot;Target SM 30&quot;, NVPTX::SM30, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_32&quot;, &quot;Target SM 32&quot;, NVPTX::SM32, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_35&quot;, &quot;Target SM 35&quot;, NVPTX::SM35, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_37&quot;, &quot;Target SM 37&quot;, NVPTX::SM37, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_50&quot;, &quot;Target SM 50&quot;, NVPTX::SM50, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_52&quot;, &quot;Target SM 52&quot;, NVPTX::SM52, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_53&quot;, &quot;Target SM 53&quot;, NVPTX::SM53, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_60&quot;, &quot;Target SM 60&quot;, NVPTX::SM60, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_61&quot;, &quot;Target SM 61&quot;, NVPTX::SM61, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_62&quot;, &quot;Target SM 62&quot;, NVPTX::SM62, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_70&quot;, &quot;Target SM 70&quot;, NVPTX::SM70, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_72&quot;, &quot;Target SM 72&quot;, NVPTX::SM72, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_75&quot;, &quot;Target SM 75&quot;, NVPTX::SM75, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_80&quot;, &quot;Target SM 80&quot;, NVPTX::SM80, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_86&quot;, &quot;Target SM 86&quot;, NVPTX::SM86, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_87&quot;, &quot;Target SM 87&quot;, NVPTX::SM87, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_89&quot;, &quot;Target SM 89&quot;, NVPTX::SM89, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_90&quot;, &quot;Target SM 90&quot;, NVPTX::SM90, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { &quot;sm_90a&quot;, &quot;Target SM 90a&quot;, NVPTX::SM90a, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } } },</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef DBGFIELD</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#error &quot;&lt;target&gt;GenSubtargetInfo.inc requires a DBGFIELD macro&quot;</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DBGFIELD(x) x,</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#else</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DBGFIELD(x)</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// ===============================================================</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Data tables for the new per-operand machine model.</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// {ProcResourceIdx, ReleaseAtCycle, AcquireAtCycle}</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>extern const llvm::MCWriteProcResEntry NVPTXWriteProcResTable[] = {</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { 0,  0,  0 }, // Invalid</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}; // NVPTXWriteProcResTable</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// {Cycles, WriteResourceID}</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>extern const llvm::MCWriteLatencyEntry NVPTXWriteLatencyTable[] = {</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  { 0,  0}, // Invalid</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}; // NVPTXWriteLatencyTable</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// {UseIdx, WriteResourceID, Cycles}</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>extern const llvm::MCReadAdvanceEntry NVPTXReadAdvanceTable[] = {</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  {0,  0,  0}, // Invalid</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}; // NVPTXReadAdvanceTable</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef DBGFIELD</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const llvm::MCSchedModel NoSchedModel = {</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCSchedModel::DefaultIssueWidth,</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCSchedModel::DefaultMicroOpBufferSize,</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCSchedModel::DefaultLoopMicroOpBufferSize,</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCSchedModel::DefaultLoadLatency,</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCSchedModel::DefaultHighLatency,</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MCSchedModel::DefaultMispredictPenalty,</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  false, // PostRAScheduler</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  false, // CompleteModel</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  false, // EnableIntervals</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  0, // Processor ID</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  nullptr, nullptr, 0, 0, // No instruction-level machine model.</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  nullptr, // No Itinerary</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  nullptr // No extra processor descriptor</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Sorted (by key) array of values for CPU subtype.</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>extern const llvm::SubtargetSubTypeKV NVPTXSubTypeKV[] = {</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_20&quot;, { { { 0x4000001ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_21&quot;, { { { 0x8000001ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_30&quot;, { { { 0x10000000ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_32&quot;, { { { 0x20000002ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_35&quot;, { { { 0x40000001ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_37&quot;, { { { 0x80000004ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_50&quot;, { { { 0x100000002ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_52&quot;, { { { 0x200000004ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_53&quot;, { { { 0x400000008ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_60&quot;, { { { 0x800000020ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_61&quot;, { { { 0x1000000020ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_62&quot;, { { { 0x2000000020ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_70&quot;, { { { 0x4000000040ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_72&quot;, { { { 0x8000000080ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_75&quot;, { { { 0x10000000200ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_80&quot;, { { { 0x20000001000ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_86&quot;, { { { 0x40000002000ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_87&quot;, { { { 0x80000010000ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_89&quot;, { { { 0x100000100000ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_90&quot;, { { { 0x200000100000ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre> { &quot;sm_90a&quot;, { { { 0x400000200000ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, { { { 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, 0x0ULL, } } }, &amp;NoSchedModel },</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace NVPTX_MC {</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned resolveVariantSchedClassImpl(unsigned SchedClass,</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    const MCInst *MI, const MCInstrInfo *MCII, unsigned CPUID) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t know how to resolve this scheduling class.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return 0;</span></pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace NVPTX_MC</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct NVPTXGenMCSubtargetInfo : public MCSubtargetInfo {</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NVPTXGenMCSubtargetInfo(const Triple &amp;TT,</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    StringRef CPU, StringRef TuneCPU, StringRef FS,</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ArrayRef&lt;SubtargetFeatureKV&gt; PF,</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ArrayRef&lt;SubtargetSubTypeKV&gt; PD,</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MCWriteProcResEntry *WPR,</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MCWriteLatencyEntry *WL,</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MCReadAdvanceEntry *RA, const InstrStage *IS,</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const unsigned *OC, const unsigned *FP) :</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>      MCSubtargetInfo(TT, CPU, TuneCPU, FS, PF, PD,</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>                      WPR, WL, RA, IS, OC, FP) { }</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned resolveVariantSchedClass(unsigned SchedClass,</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const MCInst *MI, const MCInstrInfo *MCII,</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      unsigned CPUID) const override <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return NVPTX_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</span></pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>static inline MCSubtargetInfo *createNVPTXMCSubtargetInfoImpl(const Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS) {</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  return new NVPTXGenMCSubtargetInfo(TT, CPU, TuneCPU, FS, NVPTXFeatureKV, NVPTXSubTypeKV, </pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>                      NVPTXWriteProcResTable, NVPTXWriteLatencyTable, NVPTXReadAdvanceTable, </pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>                      nullptr, nullptr, nullptr);</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // GET_SUBTARGETINFO_MC_DESC</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef GET_SUBTARGETINFO_TARGET_DESC</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_SUBTARGETINFO_TARGET_DESC</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// ParseSubtargetFeatures - Parses features string setting specified</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// subtarget options.</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>void llvm::NVPTXSubtarget::ParseSubtargetFeatures(StringRef CPU, StringRef TuneCPU, StringRef FS) {</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\nFeatures:&quot; &lt;&lt; FS);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\nCPU:&quot; &lt;&lt; CPU);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\nTuneCPU:&quot; &lt;&lt; TuneCPU &lt;&lt; &quot;\n\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  InitMCProcessorInfo(CPU, TuneCPU, FS);</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  const FeatureBitset &amp;Bits = getFeatureBits();</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX32] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 32<span class='tooltip-content'>209</span></div>) <div class='tooltip'>PTXVersion = 32<span class='tooltip-content'>209</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>209</span>, <span class='None'>False</span>: <span class='covered-line'>369</span>]
  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>209</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L253'><span>253:7</span></a></span>) to (<span class='line-number'><a href='#L253'><span>253:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (253:7)
     Condition C2 --> (253:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX40] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 40<span class='tooltip-content'>12</span></div>) <div class='tooltip'>PTXVersion = 40<span class='tooltip-content'>12</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L254' href='#L254'><span>254:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>566</span>]
  Branch (<span class='line-number'><a name='L254' href='#L254'><span>254:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L254'><span>254:7</span></a></span>) to (<span class='line-number'><a href='#L254'><span>254:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (254:7)
     Condition C2 --> (254:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX41] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 41<span class='tooltip-content'>11</span></div>) <div class='tooltip'>PTXVersion = 41<span class='tooltip-content'>11</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>567</span>]
  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L255'><span>255:7</span></a></span>) to (<span class='line-number'><a href='#L255'><span>255:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (255:7)
     Condition C2 --> (255:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX42] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 42<span class='tooltip-content'>9</span></div>) <div class='tooltip'>PTXVersion = 42<span class='tooltip-content'>9</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>569</span>]
  Branch (<span class='line-number'><a name='L256' href='#L256'><span>256:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L256'><span>256:7</span></a></span>) to (<span class='line-number'><a href='#L256'><span>256:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (256:7)
     Condition C2 --> (256:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX43] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 43<span class='tooltip-content'>4</span></div>) <div class='tooltip'>PTXVersion = 43<span class='tooltip-content'>4</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L257' href='#L257'><span>257:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>574</span>]
  Branch (<span class='line-number'><a name='L257' href='#L257'><span>257:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L257'><span>257:7</span></a></span>) to (<span class='line-number'><a href='#L257'><span>257:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (257:7)
     Condition C2 --> (257:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX50] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 50<span class='tooltip-content'>16</span></div>) <div class='tooltip'>PTXVersion = 50<span class='tooltip-content'>16</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L258' href='#L258'><span>258:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>562</span>]
  Branch (<span class='line-number'><a name='L258' href='#L258'><span>258:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L258'><span>258:7</span></a></span>) to (<span class='line-number'><a href='#L258'><span>258:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (258:7)
     Condition C2 --> (258:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX60] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 60<span class='tooltip-content'>27</span></div>) <div class='tooltip'>PTXVersion = 60<span class='tooltip-content'>27</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L259' href='#L259'><span>259:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>551</span>]
  Branch (<span class='line-number'><a name='L259' href='#L259'><span>259:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L259'><span>259:7</span></a></span>) to (<span class='line-number'><a href='#L259'><span>259:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (259:7)
     Condition C2 --> (259:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX61] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 61<span class='tooltip-content'>2</span></div>) <div class='tooltip'>PTXVersion = 61<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L260' href='#L260'><span>260:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
  Branch (<span class='line-number'><a name='L260' href='#L260'><span>260:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L260'><span>260:7</span></a></span>) to (<span class='line-number'><a href='#L260'><span>260:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (260:7)
     Condition C2 --> (260:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX62] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 62<span class='tooltip-content'>2</span></div>) <div class='tooltip'>PTXVersion = 62<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L261'><span>261:7</span></a></span>) to (<span class='line-number'><a href='#L261'><span>261:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (261:7)
     Condition C2 --> (261:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX63] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 63<span class='tooltip-content'>9</span></div>) <div class='tooltip'>PTXVersion = 63<span class='tooltip-content'>9</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L262' href='#L262'><span>262:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>569</span>]
  Branch (<span class='line-number'><a name='L262' href='#L262'><span>262:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L262'><span>262:7</span></a></span>) to (<span class='line-number'><a href='#L262'><span>262:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (262:7)
     Condition C2 --> (262:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX64] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 64<span class='tooltip-content'>5</span></div>) <div class='tooltip'>PTXVersion = 64<span class='tooltip-content'>5</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L263' href='#L263'><span>263:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>573</span>]
  Branch (<span class='line-number'><a name='L263' href='#L263'><span>263:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L263'><span>263:7</span></a></span>) to (<span class='line-number'><a href='#L263'><span>263:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (263:7)
     Condition C2 --> (263:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX65] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 65<span class='tooltip-content'>1</span></div>) <div class='tooltip'>PTXVersion = 65<span class='tooltip-content'>1</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L264' href='#L264'><span>264:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>577</span>]
  Branch (<span class='line-number'><a name='L264' href='#L264'><span>264:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L264'><span>264:7</span></a></span>) to (<span class='line-number'><a href='#L264'><span>264:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (264:7)
     Condition C2 --> (264:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX70] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 70<span class='tooltip-content'>22</span></div>) <div class='tooltip'>PTXVersion = 70<span class='tooltip-content'>22</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L265' href='#L265'><span>265:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>556</span>]
  Branch (<span class='line-number'><a name='L265' href='#L265'><span>265:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L265'><span>265:7</span></a></span>) to (<span class='line-number'><a href='#L265'><span>265:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (265:7)
     Condition C2 --> (265:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX71] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 71<span class='tooltip-content'>11</span></div>) <div class='tooltip'>PTXVersion = 71<span class='tooltip-content'>11</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L266' href='#L266'><span>266:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>567</span>]
  Branch (<span class='line-number'><a name='L266' href='#L266'><span>266:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L266'><span>266:7</span></a></span>) to (<span class='line-number'><a href='#L266'><span>266:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (266:7)
     Condition C2 --> (266:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX72] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 72<span class='tooltip-content'>4</span></div>) <div class='tooltip'>PTXVersion = 72<span class='tooltip-content'>4</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>574</span>]
  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L267'><span>267:7</span></a></span>) to (<span class='line-number'><a href='#L267'><span>267:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (267:7)
     Condition C2 --> (267:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX73] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 73<span class='tooltip-content'>3</span></div>) <div class='tooltip'>PTXVersion = 73<span class='tooltip-content'>3</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L268' href='#L268'><span>268:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>575</span>]
  Branch (<span class='line-number'><a name='L268' href='#L268'><span>268:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L268'><span>268:7</span></a></span>) to (<span class='line-number'><a href='#L268'><span>268:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (268:7)
     Condition C2 --> (268:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX74] &amp;&amp; <div class='tooltip'><span class='red'>PTXVersion &lt; 74</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>PTXVersion = 74</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L269' href='#L269'><span>269:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
  Branch (<span class='line-number'><a name='L269' href='#L269'><span>269:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L269'><span>269:7</span></a></span>) to (<span class='line-number'><a href='#L269'><span>269:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (269:7)
     Condition C2 --> (269:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX75] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 75<span class='tooltip-content'>1</span></div>) <div class='tooltip'>PTXVersion = 75<span class='tooltip-content'>1</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L270' href='#L270'><span>270:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>577</span>]
  Branch (<span class='line-number'><a name='L270' href='#L270'><span>270:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L270'><span>270:7</span></a></span>) to (<span class='line-number'><a href='#L270'><span>270:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (270:7)
     Condition C2 --> (270:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX76] &amp;&amp; <div class='tooltip'><span class='red'>PTXVersion &lt; 76</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>PTXVersion = 76</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L271' href='#L271'><span>271:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
  Branch (<span class='line-number'><a name='L271' href='#L271'><span>271:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L271'><span>271:7</span></a></span>) to (<span class='line-number'><a href='#L271'><span>271:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (271:7)
     Condition C2 --> (271:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX77] &amp;&amp; <div class='tooltip'><span class='red'>PTXVersion &lt; 77</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>PTXVersion = 77</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L272' href='#L272'><span>272:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
  Branch (<span class='line-number'><a name='L272' href='#L272'><span>272:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L272'><span>272:7</span></a></span>) to (<span class='line-number'><a href='#L272'><span>272:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (272:7)
     Condition C2 --> (272:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX78] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 78<span class='tooltip-content'>11</span></div>) <div class='tooltip'>PTXVersion = 78<span class='tooltip-content'>11</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L273' href='#L273'><span>273:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>567</span>]
  Branch (<span class='line-number'><a name='L273' href='#L273'><span>273:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L273'><span>273:7</span></a></span>) to (<span class='line-number'><a href='#L273'><span>273:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (273:7)
     Condition C2 --> (273:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX80] &amp;&amp; <div class='tooltip'>PTXVersion &lt; 80<span class='tooltip-content'>6</span></div>) <div class='tooltip'>PTXVersion = 80<span class='tooltip-content'>6</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L274' href='#L274'><span>274:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>572</span>]
  Branch (<span class='line-number'><a name='L274' href='#L274'><span>274:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L274'><span>274:7</span></a></span>) to (<span class='line-number'><a href='#L274'><span>274:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (274:7)
     Condition C2 --> (274:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX81] &amp;&amp; <div class='tooltip'><span class='red'>PTXVersion &lt; 81</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>PTXVersion = 81</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L275'><span>275:7</span></a></span>) to (<span class='line-number'><a href='#L275'><span>275:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (275:7)
     Condition C2 --> (275:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX82] &amp;&amp; <div class='tooltip'><span class='red'>PTXVersion &lt; 82</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>PTXVersion = 82</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L276' href='#L276'><span>276:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
  Branch (<span class='line-number'><a name='L276' href='#L276'><span>276:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L276'><span>276:7</span></a></span>) to (<span class='line-number'><a href='#L276'><span>276:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (276:7)
     Condition C2 --> (276:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX83] &amp;&amp; <div class='tooltip'><span class='red'>PTXVersion &lt; 83</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>PTXVersion = 83</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L277' href='#L277'><span>277:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
  Branch (<span class='line-number'><a name='L277' href='#L277'><span>277:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L277'><span>277:7</span></a></span>) to (<span class='line-number'><a href='#L277'><span>277:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (277:7)
     Condition C2 --> (277:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::PTX84] &amp;&amp; <div class='tooltip'><span class='red'>PTXVersion &lt; 84</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>PTXVersion = 84</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L278' href='#L278'><span>278:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
  Branch (<span class='line-number'><a name='L278' href='#L278'><span>278:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L278'><span>278:7</span></a></span>) to (<span class='line-number'><a href='#L278'><span>278:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (278:7)
     Condition C2 --> (278:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM20] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 200<span class='tooltip-content'>178</span></div>) <div class='tooltip'><span class='red'>FullSmVersion = 200</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>178</span>, <span class='None'>False</span>: <span class='covered-line'>400</span>]
  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>178</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L279'><span>279:7</span></a></span>) to (<span class='line-number'><a href='#L279'><span>279:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (279:7)
     Condition C2 --> (279:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM21] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 210<span class='tooltip-content'>2</span></div>) <div class='tooltip'>FullSmVersion = 210<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L280' href='#L280'><span>280:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
  Branch (<span class='line-number'><a name='L280' href='#L280'><span>280:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L280'><span>280:7</span></a></span>) to (<span class='line-number'><a href='#L280'><span>280:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (280:7)
     Condition C2 --> (280:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM30] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 300<span class='tooltip-content'>261</span></div>) <div class='tooltip'>FullSmVersion = 300<span class='tooltip-content'>261</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L281' href='#L281'><span>281:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>261</span>, <span class='None'>False</span>: <span class='covered-line'>317</span>]
  Branch (<span class='line-number'><a name='L281' href='#L281'><span>281:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>261</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L281'><span>281:7</span></a></span>) to (<span class='line-number'><a href='#L281'><span>281:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (281:7)
     Condition C2 --> (281:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM32] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 320<span class='tooltip-content'>4</span></div>) <div class='tooltip'>FullSmVersion = 320<span class='tooltip-content'>4</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L282' href='#L282'><span>282:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>574</span>]
  Branch (<span class='line-number'><a name='L282' href='#L282'><span>282:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L282'><span>282:7</span></a></span>) to (<span class='line-number'><a href='#L282'><span>282:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (282:7)
     Condition C2 --> (282:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM35] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 350<span class='tooltip-content'>29</span></div>) <div class='tooltip'>FullSmVersion = 350<span class='tooltip-content'>29</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L283' href='#L283'><span>283:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>549</span>]
  Branch (<span class='line-number'><a name='L283' href='#L283'><span>283:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L283'><span>283:7</span></a></span>) to (<span class='line-number'><a href='#L283'><span>283:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (283:7)
     Condition C2 --> (283:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM37] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 370<span class='tooltip-content'>2</span></div>) <div class='tooltip'>FullSmVersion = 370<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L284' href='#L284'><span>284:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
  Branch (<span class='line-number'><a name='L284' href='#L284'><span>284:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L284'><span>284:7</span></a></span>) to (<span class='line-number'><a href='#L284'><span>284:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (284:7)
     Condition C2 --> (284:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM50] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 500<span class='tooltip-content'>7</span></div>) <div class='tooltip'>FullSmVersion = 500<span class='tooltip-content'>7</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>571</span>]
  Branch (<span class='line-number'><a name='L285' href='#L285'><span>285:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L285'><span>285:7</span></a></span>) to (<span class='line-number'><a href='#L285'><span>285:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (285:7)
     Condition C2 --> (285:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM52] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 520<span class='tooltip-content'>9</span></div>) <div class='tooltip'>FullSmVersion = 520<span class='tooltip-content'>9</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L286' href='#L286'><span>286:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>569</span>]
  Branch (<span class='line-number'><a name='L286' href='#L286'><span>286:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L286'><span>286:7</span></a></span>) to (<span class='line-number'><a href='#L286'><span>286:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (286:7)
     Condition C2 --> (286:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM53] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 530<span class='tooltip-content'>9</span></div>) <div class='tooltip'>FullSmVersion = 530<span class='tooltip-content'>9</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>569</span>]
  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L287'><span>287:7</span></a></span>) to (<span class='line-number'><a href='#L287'><span>287:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (287:7)
     Condition C2 --> (287:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM60] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 600<span class='tooltip-content'>10</span></div>) <div class='tooltip'>FullSmVersion = 600<span class='tooltip-content'>10</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>568</span>]
  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L288'><span>288:7</span></a></span>) to (<span class='line-number'><a href='#L288'><span>288:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (288:7)
     Condition C2 --> (288:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM61] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 610<span class='tooltip-content'>2</span></div>) <div class='tooltip'>FullSmVersion = 610<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L289'><span>289:7</span></a></span>) to (<span class='line-number'><a href='#L289'><span>289:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (289:7)
     Condition C2 --> (289:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM62] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 620<span class='tooltip-content'>2</span></div>) <div class='tooltip'>FullSmVersion = 620<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L290'><span>290:7</span></a></span>) to (<span class='line-number'><a href='#L290'><span>290:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (290:7)
     Condition C2 --> (290:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM70] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 700<span class='tooltip-content'>15</span></div>) <div class='tooltip'>FullSmVersion = 700<span class='tooltip-content'>15</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L291' href='#L291'><span>291:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>563</span>]
  Branch (<span class='line-number'><a name='L291' href='#L291'><span>291:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L291'><span>291:7</span></a></span>) to (<span class='line-number'><a href='#L291'><span>291:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (291:7)
     Condition C2 --> (291:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM72] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 720<span class='tooltip-content'>1</span></div>) <div class='tooltip'>FullSmVersion = 720<span class='tooltip-content'>1</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L292' href='#L292'><span>292:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>577</span>]
  Branch (<span class='line-number'><a name='L292' href='#L292'><span>292:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L292'><span>292:7</span></a></span>) to (<span class='line-number'><a href='#L292'><span>292:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (292:7)
     Condition C2 --> (292:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM75] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 750<span class='tooltip-content'>5</span></div>) <div class='tooltip'>FullSmVersion = 750<span class='tooltip-content'>5</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>573</span>]
  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L293'><span>293:7</span></a></span>) to (<span class='line-number'><a href='#L293'><span>293:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (293:7)
     Condition C2 --> (293:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM80] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 800<span class='tooltip-content'>21</span></div>) <div class='tooltip'>FullSmVersion = 800<span class='tooltip-content'>21</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L294' href='#L294'><span>294:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>557</span>]
  Branch (<span class='line-number'><a name='L294' href='#L294'><span>294:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L294'><span>294:7</span></a></span>) to (<span class='line-number'><a href='#L294'><span>294:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (294:7)
     Condition C2 --> (294:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM86] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 860<span class='tooltip-content'>5</span></div>) <div class='tooltip'>FullSmVersion = 860<span class='tooltip-content'>5</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L295' href='#L295'><span>295:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>573</span>]
  Branch (<span class='line-number'><a name='L295' href='#L295'><span>295:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L295'><span>295:7</span></a></span>) to (<span class='line-number'><a href='#L295'><span>295:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (295:7)
     Condition C2 --> (295:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM87] &amp;&amp; <div class='tooltip'><span class='red'>FullSmVersion &lt; 870</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>FullSmVersion = 870</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L296' href='#L296'><span>296:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
  Branch (<span class='line-number'><a name='L296' href='#L296'><span>296:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L296'><span>296:7</span></a></span>) to (<span class='line-number'><a href='#L296'><span>296:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (296:7)
     Condition C2 --> (296:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM89] &amp;&amp; <div class='tooltip'><span class='red'>FullSmVersion &lt; 890</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>FullSmVersion = 890</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>578</span>]
  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L297'><span>297:7</span></a></span>) to (<span class='line-number'><a href='#L297'><span>297:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (297:7)
     Condition C2 --> (297:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM90] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 900<span class='tooltip-content'>11</span></div>) <div class='tooltip'>FullSmVersion = 900<span class='tooltip-content'>11</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L298' href='#L298'><span>298:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>567</span>]
  Branch (<span class='line-number'><a name='L298' href='#L298'><span>298:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L298'><span>298:7</span></a></span>) to (<span class='line-number'><a href='#L298'><span>298:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (298:7)
     Condition C2 --> (298:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  if (Bits[NVPTX::SM90a] &amp;&amp; <div class='tooltip'>FullSmVersion &lt; 901<span class='tooltip-content'>3</span></div>) <div class='tooltip'>FullSmVersion = 901<span class='tooltip-content'>3</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>575</span>]
  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L299'><span>299:7</span></a></span>) to (<span class='line-number'><a href='#L299'><span>299:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (299:7)
     Condition C2 --> (299:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // GET_SUBTARGETINFO_TARGET_DESC</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef GET_SUBTARGETINFO_HEADER</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_SUBTARGETINFO_HEADER</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class DFAPacketizer;</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace NVPTX_MC {</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned resolveVariantSchedClassImpl(unsigned SchedClass, const MCInst *MI, const MCInstrInfo *MCII, unsigned CPUID);</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace NVPTX_MC</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct NVPTXGenSubtargetInfo : public TargetSubtargetInfo {</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  explicit NVPTXGenSubtargetInfo(const Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS);</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned resolveSchedClass(unsigned SchedClass,  const MachineInstr *DefMI, const TargetSchedModel *SchedModel) const override;</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned resolveVariantSchedClass(unsigned SchedClass, const MCInst *MI, const MCInstrInfo *MCII, unsigned CPUID) const override;</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DFAPacketizer *createDFAPacketizer(const InstrItineraryData *IID) const;</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // GET_SUBTARGETINFO_HEADER</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef GET_SUBTARGETINFO_CTOR</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_SUBTARGETINFO_CTOR</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetSchedule.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>extern const llvm::SubtargetFeatureKV NVPTXFeatureKV[];</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>extern const llvm::SubtargetSubTypeKV NVPTXSubTypeKV[];</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>extern const llvm::MCWriteProcResEntry NVPTXWriteProcResTable[];</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>extern const llvm::MCWriteLatencyEntry NVPTXWriteLatencyTable[];</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>extern const llvm::MCReadAdvanceEntry NVPTXReadAdvanceTable[];</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>NVPTXGenSubtargetInfo::NVPTXGenSubtargetInfo(const Triple &amp;TT, StringRef CPU, StringRef TuneCPU, StringRef FS)</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  : TargetSubtargetInfo(TT, CPU, TuneCPU, FS, ArrayRef(NVPTXFeatureKV, 47), ArrayRef(NVPTXSubTypeKV, 21), </pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>                        NVPTXWriteProcResTable, NVPTXWriteLatencyTable, NVPTXReadAdvanceTable, </pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>                        nullptr, nullptr, nullptr) {}</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned NVPTXGenSubtargetInfo</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>::resolveSchedClass(unsigned SchedClass, const MachineInstr *MI, const TargetSchedModel *SchedModel) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  report_fatal_error(&quot;Expected a variant SchedClass&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span> // NVPTXGenSubtargetInfo::resolveSchedClass</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned NVPTXGenSubtargetInfo</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>::resolveVariantSchedClass(unsigned SchedClass, const MCInst *MI, const MCInstrInfo *MCII, unsigned CPUID) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return NVPTX_MC::resolveVariantSchedClassImpl(SchedClass, MI, MCII, CPUID);</span></pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span> // NVPTXGenSubtargetInfo::resolveVariantSchedClass</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // GET_SUBTARGETINFO_CTOR</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr></table></div></body></html>