Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Feb 11 20:25:22 2022
| Host         : ubuntu running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports/ariane.timing.rpt
| Design       : ariane_xilinx
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (mem_refclk rise@1.250ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.576ns (48.690%)  route 0.607ns (51.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 4.134 - 1.250 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     1.930    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.968     2.975    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.576     3.551 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=2, routed)           0.607     4.158    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_ctl_mstr_empty
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      1.250     1.250 r  
    AD12                                              0.000     1.250 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     1.250    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     1.985 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     2.986    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.059 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.075     4.134    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y2     PHY_CONTROL                                  r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.255     4.390    
                         clock uncertainty           -0.047     4.343    
    PHY_CONTROL_X1Y2     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.008     4.335    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          4.335    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_1'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             oserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (oserdes_clk_1 fall@1.875ns - oserdes_clk_1 fall@0.625ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.175%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.376ns = ( 8.251 - 1.875 ) 
    Source Clock Delay      (SCD):    6.506ns = ( 7.131 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 fall edge)
                                                      0.625     0.625 f  
    AD12                                              0.000     0.625 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.625    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     1.457 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     2.555    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.632 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     3.820    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.903 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.229     7.131 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     7.590 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     7.882    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y120        ODDR                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_1 fall edge)
                                                      1.875     1.875 f  
    AD12                                              0.000     1.875 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     1.875    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     2.610 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     3.611    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.684 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061     4.745    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.772 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.191     7.963 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.288     8.251    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120        ODDR                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.418     8.669    
                         clock uncertainty           -0.047     8.623    
    OLOGIC_X1Y120        ODDR (Setup_oddr_C_D1)      -0.558     8.065    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (oserdes_clk_2 fall@1.875ns - oserdes_clk_2 fall@0.625ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.175%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 8.268 - 1.875 ) 
    Source Clock Delay      (SCD):    6.516ns = ( 7.141 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 fall edge)
                                                      0.625     0.625 f  
    AD12                                              0.000     0.625 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.625    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     1.457 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     2.555    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.632 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     3.830    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.913 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.229     7.141 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     7.600 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     7.892    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y132        ODDR                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 fall edge)
                                                      1.875     1.875 f  
    AD12                                              0.000     1.875 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     1.875    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     2.610 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     3.611    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.684 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070     4.754    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.781 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.191     7.972 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.296     8.268    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y132        ODDR                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.419     8.687    
                         clock uncertainty           -0.047     8.641    
    OLOGIC_X1Y132        ODDR (Setup_oddr_C_D1)      -0.558     8.083    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.083    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (oserdes_clk fall@1.875ns - oserdes_clk fall@0.625ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.175%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.398ns = ( 8.273 - 1.875 ) 
    Source Clock Delay      (SCD):    6.516ns = ( 7.141 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk fall edge)
                                                      0.625     0.625 f  
    AD12                                              0.000     0.625 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.625    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     1.457 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     2.555    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.632 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     3.830    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.913 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.229     7.141 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     7.600 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     7.892    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y108        ODDR                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk fall edge)
                                                      1.875     1.875 f  
    AD12                                              0.000     1.875 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     1.875    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     2.610 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     3.611    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.684 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070     4.754    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.781 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.191     7.972 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.301     8.273    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108        ODDR                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.419     8.692    
                         clock uncertainty           -0.047     8.646    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D1)      -0.558     8.088    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.088    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3'  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (oserdes_clk_3 fall@1.875ns - oserdes_clk_3 fall@0.625ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.175%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 8.271 - 1.875 ) 
    Source Clock Delay      (SCD):    6.506ns = ( 7.131 - 0.625 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 fall edge)
                                                      0.625     0.625 f  
    AD12                                              0.000     0.625 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.625    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     1.457 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     2.555    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.632 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     3.820    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.903 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.229     7.131 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459     7.590 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291     7.882    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y144        ODDR                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 fall edge)
                                                      1.875     1.875 f  
    AD12                                              0.000     1.875 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     1.875    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     2.610 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     3.611    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.684 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061     4.745    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     6.772 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      1.191     7.963 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.308     8.271    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y144        ODDR                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.418     8.689    
                         clock uncertainty           -0.047     8.643    
    OLOGIC_X1Y144        ODDR (Setup_oddr_C_D1)      -0.558     8.085    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_6 rise@5.000ns - oserdes_clk_6 rise@2.500ns)
  Data Path Delay:        2.056ns  (logic 0.466ns (22.663%)  route 1.590ns (77.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 10.125 - 5.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 8.802 - 3.750 ) 
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     3.332 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     4.430    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.507 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.962     5.469    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.552 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     8.018 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.590     9.608    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y85         OSERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     6.736    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.809 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.860     7.669    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.696 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.829 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.296    10.125    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y85         OSERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.355    10.481    
                         clock uncertainty           -0.047    10.434    
    OLOGIC_X1Y85         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     9.981    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_7 rise@5.000ns - oserdes_clk_7 rise@2.500ns)
  Data Path Delay:        2.069ns  (logic 0.466ns (22.525%)  route 1.603ns (77.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 10.129 - 5.000 ) 
    Source Clock Delay      (SCD):    5.042ns = ( 8.792 - 3.750 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     3.332 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     4.430    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.507 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.952     5.459    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     7.542 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     8.008 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=9, routed)           1.603     9.611    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y88         OSERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     6.736    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.809 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.851     7.660    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.687 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.820 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=10, routed)          0.309    10.129    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y88         OSERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.354    10.484    
                         clock uncertainty           -0.047    10.437    
    OLOGIC_X1Y88         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     9.984    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          9.984    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.466ns (22.734%)  route 1.584ns (77.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns = ( 7.835 - 2.500 ) 
    Source Clock Delay      (SCD):    5.288ns = ( 6.538 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     1.930    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     3.205    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.288 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.754 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.584     7.338    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y135        OSERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     3.235 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     4.236    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.309 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070     5.379    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.406 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.539 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.296     7.835    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y135        OSERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.381     8.217    
                         clock uncertainty           -0.047     8.170    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     7.717    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.717    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@2.500ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.466ns (22.860%)  route 1.572ns (77.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns = ( 7.840 - 2.500 ) 
    Source Clock Delay      (SCD):    5.288ns = ( 6.538 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     1.930    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.198     3.205    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.288 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.754 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.572     7.326    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y102        OSERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     3.235 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     4.236    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.309 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.070     5.379    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.406 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.539 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.301     7.840    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y102        OSERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.381     8.222    
                         clock uncertainty           -0.047     8.175    
    OLOGIC_X1Y102        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     7.722    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.466ns (22.908%)  route 1.568ns (77.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.339ns = ( 7.839 - 2.500 ) 
    Source Clock Delay      (SCD):    5.278ns = ( 6.528 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     1.930    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     3.195    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.278 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.744 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.568     7.312    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y138        OSERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     3.235 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     4.236    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.309 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061     5.370    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.397 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.530 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.309     7.839    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y138        OSERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.380     8.220    
                         clock uncertainty           -0.047     8.173    
    OLOGIC_X1Y138        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     7.720    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@2.500ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.466ns (23.266%)  route 1.537ns (76.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns = ( 7.819 - 2.500 ) 
    Source Clock Delay      (SCD):    5.278ns = ( 6.528 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     1.930    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.007 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.188     3.195    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     5.278 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.466     5.744 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.537     7.281    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y119        OSERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     3.235 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     4.236    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.309 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          1.061     5.370    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     7.397 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     7.530 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.289     7.819    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y119        OSERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.380     8.200    
                         clock uncertainty           -0.047     8.153    
    OLOGIC_X1Y119        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     7.700    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[195]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pll_i rise@5.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.330ns (7.712%)  route 3.949ns (92.288%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 8.368 - 5.000 ) 
    Source Clock Delay      (SCD):    3.938ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     1.930    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.007 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.162    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.265 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.055    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.068 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.198    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.291 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11269, routed)       1.647     3.938    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X137Y98        FDRE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y98        FDRE (Prop_fdre_C_Q)         0.204     4.142 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_addr_reg[1]/Q
                         net (fo=289, routed)         3.949     8.091    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[32].RAM32M0/ADDRB2
    SLICE_X138Y135       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.126     8.217 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[32].RAM32M0/RAMB_D1/O
                         net (fo=1, routed)           0.000     8.217    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_buf_out_data_w[195]
    SLICE_X138Y135       FDRE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     6.736    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.809 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043     7.852    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066     7.918 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722     8.640    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694     4.946 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005     6.951    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.034 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11269, routed)       1.334     8.368    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/CLK
    SLICE_X138Y135       FDRE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[195]/C
                         clock pessimism              0.271     8.640    
                         clock uncertainty           -0.052     8.587    
    SLICE_X138Y135       FDRE (Setup_fdre_C_D)        0.065     8.652    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buf_out_data_reg[195]
  -------------------------------------------------------------------
                         required time                          8.652    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (oserdes_clkdiv_4 rise@5.000ns - oserdes_clk_4 rise@3.750ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 9.829 - 5.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 8.802 - 3.750 ) 
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      3.750     3.750 r  
    AD12                                              0.000     3.750 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.750    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     4.582 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     5.680    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.757 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.962     6.719    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.802 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     9.103 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.103    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     6.736    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.809 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.860     7.669    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.696 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.829 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=3, routed)           0.000     9.829    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.355    10.185    
                         clock uncertainty           -0.047    10.138    
    OUT_FIFO_X1Y4        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     9.608    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (oserdes_clkdiv_5 rise@5.000ns - oserdes_clk_5 rise@3.750ns)
  Data Path Delay:        0.301ns  (logic 0.301ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 9.820 - 5.000 ) 
    Source Clock Delay      (SCD):    5.042ns = ( 8.792 - 3.750 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      3.750     3.750 r  
    AD12                                              0.000     3.750 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.750    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     4.582 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     5.680    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.757 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.952     6.709    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.083     8.792 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     9.093 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.093    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     6.736    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.809 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=14, routed)          0.851     7.660    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.027     9.687 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133     9.820 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=4, routed)           0.000     9.820    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.354    10.175    
                         clock uncertainty           -0.047    10.128    
    OUT_FIFO_X1Y5        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.530     9.598    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@1.172ns fall@1.797ns period=1.250ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.797ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@6.797ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 2.342ns (34.381%)  route 4.470ns (65.619%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2_FINEDELAY=1)
  Clock Path Skew:        0.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.575ns = ( 5.122 - 0.547 ) 
    Source Clock Delay      (SCD):    3.938ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.121ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     1.930    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.007 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.162    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.265 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.055    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.068 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.198    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.291 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11269, routed)       1.647     3.938    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X139Y98        FDRE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y98        FDRE (Prop_fdre_C_Q)         0.223     4.161 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=72, routed)          4.470     8.630    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    AD3                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453    10.083 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.083    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y147        IDELAYE2_FINEDELAY (Prop_idelaye2_finedelay_IDATAIN_DATAOUT)
                                                      0.666    10.749 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_finedelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.749    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y147        ISERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                      6.797     6.797 f  
    AD12                                              0.000     6.797 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.797    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     7.532 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     8.533    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.606 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.057     9.663    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.057 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.315    11.372    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_9
    ILOGIC_X1Y147        ISERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.197    11.570    
                         clock uncertainty           -0.173    11.397    
    ILOGIC_X1Y147        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    11.282    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         11.282    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_tx/genblk1[1].RAMB16_S9_S36_inst/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out2_xlnx_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_xlnx_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_xlnx_clk_gen rise@8.000ns - clk_out2_xlnx_clk_gen fall@4.000ns)
  Data Path Delay:        3.073ns  (logic 1.843ns (59.972%)  route 1.230ns (40.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 9.504 - 8.000 ) 
    Source Clock Delay      (SCD):    1.790ns = ( 5.790 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_xlnx_clk_gen fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11269, routed)       1.936     5.936    i_xlnx_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.498     1.438 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469     3.907    i_xlnx_clk_gen/inst/clk_out2_xlnx_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.000 f  i_xlnx_clk_gen/inst/clkout2_buf/O
                         net (fo=167, routed)         1.790     5.790    i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_tx/clka
    RAMB36_X3Y9          RAMB36E1                                     r  i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_tx/genblk1[1].RAMB16_S9_S36_inst/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     7.590 r  i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_tx/genblk1[1].RAMB16_S9_S36_inst/DOADO[4]
                         net (fo=1, routed)           1.230     8.820    i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_tx/douta[12]
    SLICE_X126Y52        LUT3 (Prop_lut3_I0_O)        0.043     8.863 r  i_ariane_peripherals/gen_ethernet.eth_rgmii/RAMB16_inst_tx/s_tdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.863    i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]_0
    SLICE_X126Y52        FDRE                                         r  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_xlnx_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11269, routed)       1.776     9.776    i_xlnx_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.195     5.581 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.917    i_xlnx_clk_gen/inst/clk_out2_xlnx_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.000 r  i_xlnx_clk_gen/inst/clkout2_buf/O
                         net (fo=167, routed)         1.504     9.504    i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/clk_out2
    SLICE_X126Y52        FDRE                                         r  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]/C
                         clock pessimism              0.017     9.521    
                         clock uncertainty           -0.065     9.456    
    SLICE_X126Y52        FDRE (Setup_fdre_C_D)        0.066     9.522    i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.522    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@1.172ns fall@2.422ns period=2.500ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@1.172ns fall@2.422ns period=2.500ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (iserdes_clkdiv_2 rise@3.672ns - iserdes_clkdiv_2 rise@1.172ns)
  Data Path Delay:        0.738ns  (logic 0.326ns (44.151%)  route 0.412ns (55.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 8.085 - 3.672 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 6.290 - 1.172 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      1.172     1.172 r  
    AD12                                              0.000     1.172 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     1.172    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.004 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     3.102    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.179 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.192     4.371    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.799 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.953 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.337     6.290    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y127        ISERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y127        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.326     6.616 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.412     7.028    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[1]
    IN_FIFO_X1Y10        IN_FIFO                                      r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      3.672     3.672 r  
    AD12                                              0.000     3.672 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.672    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     4.407 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     5.408    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.481 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.065     6.546    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     7.940 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145     8.085 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     8.085    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y10        IN_FIFO                                      r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.367     8.453    
                         clock uncertainty           -0.047     8.406    
    IN_FIFO_X1Y10        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.432     7.974    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                          7.974    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@1.172ns fall@2.422ns period=2.500ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D8[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@1.172ns fall@2.422ns period=2.500ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (iserdes_clkdiv_1 rise@3.672ns - iserdes_clkdiv_1 rise@1.172ns)
  Data Path Delay:        0.732ns  (logic 0.326ns (44.542%)  route 0.406ns (55.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 8.095 - 3.672 ) 
    Source Clock Delay      (SCD):    5.140ns = ( 6.312 - 1.172 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      1.172     1.172 r  
    AD12                                              0.000     1.172 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     1.172    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.004 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     3.102    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.179 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.204     4.383    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.811 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.965 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.347     6.312    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y123        ISERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.326     6.638 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.406     7.043    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/if_d8[2]
    IN_FIFO_X1Y9         IN_FIFO                                      r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/D8[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      3.672     3.672 r  
    AD12                                              0.000     3.672 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.672    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     4.407 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     5.408    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.481 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.075     6.556    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     7.950 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145     8.095 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     8.095    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
    IN_FIFO_X1Y9         IN_FIFO                                      r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.369     8.465    
                         clock uncertainty           -0.047     8.418    
    IN_FIFO_X1Y9         IN_FIFO (Setup_in_fifo_WRCLK_D8[2])
                                                     -0.405     8.013    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@1.172ns fall@2.422ns period=2.500ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@1.172ns fall@2.422ns period=2.500ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (iserdes_clkdiv rise@3.672ns - iserdes_clkdiv rise@1.172ns)
  Data Path Delay:        0.643ns  (logic 0.326ns (50.688%)  route 0.317ns (49.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 8.096 - 3.672 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 6.324 - 1.172 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      1.172     1.172 r  
    AD12                                              0.000     1.172 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     1.172    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.004 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     3.102    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.179 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.205     4.384    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.812 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.966 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.358     6.324    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y102        ISERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y102        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.326     6.650 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.317     6.967    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y8         IN_FIFO                                      r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      3.672     3.672 r  
    AD12                                              0.000     3.672 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.672    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     4.407 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     5.408    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.481 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.076     6.557    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     7.951 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145     8.096 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     8.096    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y8         IN_FIFO                                      r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.369     8.466    
                         clock uncertainty           -0.047     8.419    
    IN_FIFO_X1Y8         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.469     7.950    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -6.967    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@1.172ns fall@2.422ns period=2.500ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@1.172ns fall@2.422ns period=2.500ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (iserdes_clkdiv_3 rise@3.672ns - iserdes_clkdiv_3 rise@1.172ns)
  Data Path Delay:        0.643ns  (logic 0.326ns (50.688%)  route 0.317ns (49.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 8.077 - 3.672 ) 
    Source Clock Delay      (SCD):    5.125ns = ( 6.297 - 1.172 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      1.172     1.172 r  
    AD12                                              0.000     1.172 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     1.172    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     2.004 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     3.102    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.179 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.184     4.363    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.428     5.791 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.154     5.945 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.352     6.297    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y138        ISERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y138        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.326     6.623 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.317     6.940    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[3]
    IN_FIFO_X1Y11        IN_FIFO                                      r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      3.672     3.672 r  
    AD12                                              0.000     3.672 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.672    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     4.407 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     5.408    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.481 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.057     6.538    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394     7.932 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.145     8.077 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     8.077    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y11        IN_FIFO                                      r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.367     8.445    
                         clock uncertainty           -0.047     8.398    
    IN_FIFO_X1Y11        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.469     7.929    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@1.172ns fall@1.797ns period=1.250ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.797ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@6.797ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 2.342ns (42.175%)  route 3.211ns (57.825%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2_FINEDELAY=1)
  Clock Path Skew:        0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.570ns = ( 5.117 - 0.547 ) 
    Source Clock Delay      (SCD):    3.938ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.121ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     1.930    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.007 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.162    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.265 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.055    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.068 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.198    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.291 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11269, routed)       1.647     3.938    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X139Y98        FDRE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y98        FDRE (Prop_fdre_C_Q)         0.223     4.161 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=72, routed)          3.211     7.372    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    AF2                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     8.825 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.825    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y135        IDELAYE2_FINEDELAY (Prop_idelaye2_finedelay_IDATAIN_DATAOUT)
                                                      0.666     9.491 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_finedelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.491    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y135        ISERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                      6.797     6.797 f  
    AD12                                              0.000     6.797 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.797    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     7.532 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     8.533    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.606 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.065     9.671    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.065 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.302    11.367    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_8
    ILOGIC_X1Y135        ISERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.197    11.565    
                         clock uncertainty           -0.173    11.392    
    ILOGIC_X1Y135        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    11.277    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/rst_ref_gen_1.rst_ref_sync_r_reg[1][13]/C
                            (rising edge-triggered cell FDPE clocked by clk_ref_mmcm_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/rst_ref_gen_1.rst_ref_sync_r_reg[1][14]/D
                            (rising edge-triggered cell FDPE clocked by clk_ref_mmcm_400  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_ref_mmcm_400
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_ref_mmcm_400 rise@2.500ns - clk_ref_mmcm_400 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.223ns (36.674%)  route 0.385ns (63.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.424ns = ( 8.924 - 2.500 ) 
    Source Clock Delay      (SCD):    7.382ns
    Clock Pessimism Removal (CPR):    0.958ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_mmcm_400 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           3.626     4.458    i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/out
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.535 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     6.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_mmcm_400
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     6.093 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400/O
                         net (fo=16, routed)          1.289     7.382    i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0
    SLICE_X144Y169       FDPE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/rst_ref_gen_1.rst_ref_sync_r_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y169       FDPE (Prop_fdpe_C_Q)         0.223     7.605 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/rst_ref_gen_1.rst_ref_sync_r_reg[1][13]/Q
                         net (fo=1, routed)           0.385     7.990    i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/rst_ref_gen_1.rst_ref_sync_r_reg_n_0_[1][13]
    SLICE_X144Y169       FDPE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/rst_ref_gen_1.rst_ref_sync_r_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_mmcm_400 rise edge)
                                                      2.500     2.500 r  
    AD12                                              0.000     2.500 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.500    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     3.235 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           3.019     6.255    i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/out
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.328 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.683    i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_mmcm_400
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     7.766 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400/O
                         net (fo=16, routed)          1.158     8.924    i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0
    SLICE_X144Y169       FDPE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/rst_ref_gen_1.rst_ref_sync_r_reg[1][14]/C
                         clock pessimism              0.958     9.882    
                         clock uncertainty           -0.054     9.828    
    SLICE_X144Y169       FDPE (Setup_fdpe_C_D)       -0.031     9.797    i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/rst_ref_gen_1.rst_ref_sync_r_reg[1][14]
  -------------------------------------------------------------------
                         required time                          9.797    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/first_rising_ps_clk_r_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_ps_clk_bufg_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_ps_clk_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mmcm_ps_clk_bufg_in rise@10.000ns - clk_pll_i rise@5.000ns)
  Data Path Delay:        2.360ns  (logic 0.311ns (13.177%)  route 2.049ns (86.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.589ns = ( 13.589 - 10.000 ) 
    Source Clock Delay      (SCD):    3.936ns = ( 8.936 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     5.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     6.930    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     7.007 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     8.162    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     8.265 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     9.055    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     5.068 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     7.198    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.291 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11269, routed)       1.645     8.936    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X142Y58        FDPE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y58        FDPE (Prop_fdpe_C_Q)         0.259     9.195 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20/Q
                         net (fo=44, routed)          1.031    10.226    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0
    SLICE_X145Y84        LUT1 (Prop_lut1_I0_O)        0.052    10.278 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/first_rising_ps_clk_r_i_1/O
                         net (fo=1, routed)           1.018    11.296    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/first_rising_ps_clk_ns
    SLICE_X146Y65        FDRE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/first_rising_ps_clk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_ps_clk_bufg_in rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735    10.735 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001    11.736    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.809 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    12.852    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    12.918 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    13.640    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.946 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, routed)           2.005    11.951    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.034 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=18, routed)          1.555    13.589    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/mmcm_ps_clk
    SLICE_X146Y65        FDRE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/first_rising_ps_clk_r_reg/C
                         clock pessimism              0.121    13.711    
                         clock uncertainty           -0.187    13.524    
    SLICE_X146Y65        FDRE (Setup_fdre_C_D)       -0.098    13.426    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/first_rising_ps_clk_r_reg
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.444ns  (logic 3.508ns (54.442%)  route 2.936ns (45.558%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.725ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    AD27                                              0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    AD27                 IBUF (Prop_ibuf_I_O)         1.518     1.518 f  tck_IBUF_inst/O
                         net (fo=1, routed)           2.312     3.830    tck_IBUF
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     3.923 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.802     5.725    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X39Y43         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.228     5.953 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.936     8.889    tdo_OBUF
    W28                  OBUF (Prop_obuf_I_O)         3.280    12.169 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    12.169    tdo
    W28                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/satp_q_reg[asid][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        17.308ns  (logic 2.395ns (13.837%)  route 14.913ns (86.163%))
  Logic Levels:           23  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 21.535 - 20.000 ) 
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11269, routed)       1.936     1.936    i_xlnx_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=37847, routed)       1.230     1.230    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X101Y165       FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/satp_q_reg[asid][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y165       FDCE (Prop_fdce_C_Q)         0.223     1.453 r  i_ariane/i_cva6/csr_regfile_i/satp_q_reg[asid][1]/Q
                         net (fo=34, routed)          1.596     3.049    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___20_i_2_0[1]
    SLICE_X132Y148       LUT6 (Prop_lut6_I1_O)        0.043     3.092 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___20_i_11/O
                         net (fo=1, routed)           0.000     3.092    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___20_i_11_n_0
    SLICE_X132Y148       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.338 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___20_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     3.338    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___20_i_6__0_n_0
    SLICE_X132Y149       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     3.414 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___20_i_2/CO[1]
                         net (fo=2, routed)           0.794     4.208    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/lu_hit_o4
    SLICE_X120Y155       LUT4 (Prop_lut4_I0_O)        0.134     4.342 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/plru_tree_q[7]_i_6/O
                         net (fo=2, routed)           0.350     4.692    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/plru_tree_q[7]_i_6_n_0
    SLICE_X119Y155       LUT5 (Prop_lut5_I4_O)        0.146     4.838 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/plru_tree_q[7]_i_2/O
                         net (fo=4, routed)           0.624     5.462    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/plru_tree_q[7]_i_2_n_0
    SLICE_X121Y151       LUT2 (Prop_lut2_I0_O)        0.136     5.598 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___1_i_65/O
                         net (fo=41, routed)          0.961     6.559    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___1_i_65_n_0
    SLICE_X138Y144       LUT6 (Prop_lut6_I2_O)        0.043     6.602 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___27_i_21/O
                         net (fo=1, routed)           0.357     6.959    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___27_i_21_n_0
    SLICE_X138Y145       LUT5 (Prop_lut5_I1_O)        0.051     7.010 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___27_i_16/O
                         net (fo=1, routed)           0.244     7.254    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___27_i_16_n_0
    SLICE_X138Y145       LUT6 (Prop_lut6_I2_O)        0.134     7.388 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___27_i_13/O
                         net (fo=1, routed)           0.277     7.665    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___27_i_13_n_0
    SLICE_X137Y145       LUT6 (Prop_lut6_I1_O)        0.043     7.708 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___27_i_8/O
                         net (fo=1, routed)           0.352     8.059    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___27_i_8_n_0
    SLICE_X131Y144       LUT6 (Prop_lut6_I3_O)        0.043     8.102 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___27_i_4__0/O
                         net (fo=2, routed)           1.099     9.201    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/content_q_reg[15][ppn][43]_0[5]
    SLICE_X99Y144        LUT3 (Prop_lut3_I0_O)        0.051     9.252 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/i___27_i_2__1/O
                         net (fo=45, routed)          1.357    10.609    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/vaddr_q_reg[38]
    SLICE_X45Y136        LUT2 (Prop_lut2_I0_O)        0.147    10.756 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/icache_ex_valid_q[1]_i_397/O
                         net (fo=1, routed)           0.248    11.003    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/icache_ex_valid_q[1]_i_397_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.137    11.140 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/icache_ex_valid_q[1]_i_260/O
                         net (fo=1, routed)           0.000    11.140    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/icache_ex_valid_q_reg[1]_i_91_0[0]
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    11.386 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/icache_ex_valid_q_reg[1]_i_151/CO[3]
                         net (fo=1, routed)           0.000    11.386    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/icache_ex_valid_q_reg[1]_i_151_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    11.496 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/icache_ex_valid_q_reg[1]_i_91/CO[2]
                         net (fo=1, routed)           0.677    12.173    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/icache_ex_valid_q_reg[1]_i_91_n_1
    SLICE_X47Y145        LUT6 (Prop_lut6_I4_O)        0.128    12.301 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/icache_ex_valid_q[1]_i_46/O
                         net (fo=2, routed)           0.962    13.263    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/icache_ex_valid_q[1]_i_46_n_0
    SLICE_X62Y152        LUT5 (Prop_lut5_I2_O)        0.043    13.306 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/icache_ex_valid_q[1]_i_21/O
                         net (fo=1, routed)           0.468    13.774    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/icache_ex_valid_q[1]_i_21_n_0
    SLICE_X62Y152        LUT6 (Prop_lut6_I3_O)        0.043    13.817 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/icache_ex_valid_q[1]_i_8/O
                         net (fo=4, routed)           0.790    14.608    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/icache_ex_valid_q[1]_i_3
    SLICE_X88Y141        LUT5 (Prop_lut5_I3_O)        0.043    14.651 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/icache_ex_valid_q[1]_i_10/O
                         net (fo=2, routed)           0.349    15.000    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/icache_ex_valid_q_reg[1]_2
    SLICE_X89Y141        LUT5 (Prop_lut5_I4_O)        0.043    15.043 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/Mem_DP_reg_i_26__16/O
                         net (fo=4, routed)           0.382    15.425    i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_ram/icache_areq_ex_cache[fetch_exception][valid]
    SLICE_X91Y137        LUT6 (Prop_lut6_I0_O)        0.043    15.468 r  i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg_i_13__16/O
                         net (fo=11, routed)          0.309    15.777    i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg_i_13__16_n_0
    SLICE_X93Y137        LUT6 (Prop_lut6_I3_O)        0.043    15.820 r  i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[3].tag_sram/gen_cut[0].gen_mem.i_ram/Mem_DP_reg_i_8__17/O
                         net (fo=18, routed)          2.718    18.538    i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].gen_mem.i_ram/ADDRBWRADDR[2]
    RAMB36_X1Y10         RAMB36E1                                     r  i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11269, routed)       1.776    21.776    i_xlnx_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    17.581 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    19.917    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    20.000 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=37847, routed)       1.535    21.535    i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].gen_mem.i_ram/clk_out1
    RAMB36_X1Y10         RAMB36E1                                     r  i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.013    21.548    
                         clock uncertainty           -0.076    21.471    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    21.055    i_ariane/i_cva6/i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/gen_cut[1].gen_mem.i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         21.055    
                         arrival time                         -18.538    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.330ns (15.721%)  route 1.769ns (84.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 9.075 - 5.000 ) 
    Source Clock Delay      (SCD):    4.435ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           2.299     3.131    i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.224 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=60, routed)          1.211     4.435    i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X55Y168        FDRE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y168        FDRE (Prop_fdre_C_Q)         0.204     4.639 r  i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.185     5.824    i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X50Y175        LUT2 (Prop_lut2_I0_O)        0.126     5.950 r  i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.584     6.534    i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X52Y182        FDRE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           2.173     7.908    i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/out
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.991 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=60, routed)          1.084     9.075    i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/CLK
    SLICE_X52Y182        FDRE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.318     9.394    
                         clock uncertainty           -0.035     9.358    
    SLICE_X52Y182        FDRE (Setup_fdre_C_R)       -0.281     9.077    i_ddr/u_xlnx_mig_7_ddr3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk  {rise@1.172ns fall@1.797ns period=1.250ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.797ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall@6.797ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 2.342ns (49.415%)  route 2.397ns (50.585%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2_FINEDELAY=1)
  Clock Path Skew:        0.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 5.128 - 0.547 ) 
    Source Clock Delay      (SCD):    3.938ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.121ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     1.930    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.007 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.162    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.265 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.055    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.068 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.198    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.291 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11269, routed)       1.647     3.938    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X139Y98        FDRE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y98        FDRE (Prop_fdre_C_Q)         0.223     4.161 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=72, routed)          2.397     6.558    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq/IBUFDISABLE
    AJ4                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     8.011 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.011    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y123        IDELAYE2_FINEDELAY (Prop_idelaye2_finedelay_IDATAIN_DATAOUT)
                                                      0.666     8.677 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_finedelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.677    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y123        ISERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk fall edge)
                                                      6.797     6.797 f  
    AD12                                              0.000     6.797 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.797    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     7.532 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     8.533    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.606 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.075     9.681    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.075 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.303    11.378    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/CLKB0_7
    ILOGIC_X1Y123        ISERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.197    11.576    
                         clock uncertainty           -0.173    11.403    
    ILOGIC_X1Y123        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    11.288    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pll_i rise@5.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.223ns (12.570%)  route 1.551ns (87.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.595ns = ( 8.595 - 5.000 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     1.930    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.007 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.162    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.265 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.055    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.068 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.198    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.291 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11269, routed)       1.628     3.919    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/CLK
    SLICE_X145Y74        FDPE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y74        FDPE (Prop_fdpe_C_Q)         0.223     4.142 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19/Q
                         net (fo=42, routed)          1.551     5.693    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg_2[0]
    SLICE_X151Y90        FDCE                                         f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     6.736    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.809 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043     7.852    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066     7.918 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722     8.640    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694     4.946 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005     6.951    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.034 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11269, routed)       1.561     8.595    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X151Y90        FDCE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.346     8.942    
                         clock uncertainty           -0.052     8.889    
    SLICE_X151Y90        FDCE (Recov_fdce_C_CLR)     -0.212     8.677    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                          8.677    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@1.172ns fall@1.797ns period=1.250ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.797ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@6.797ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 2.342ns (61.877%)  route 1.443ns (38.123%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2_FINEDELAY=1)
  Clock Path Skew:        0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 5.141 - 0.547 ) 
    Source Clock Delay      (SCD):    3.938ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.121ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.098     1.930    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.007 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.162    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.265 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.055    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.068 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.198    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.291 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=11269, routed)       1.647     3.938    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X139Y98        FDRE                                         r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y98        FDRE (Prop_fdre_C_Q)         0.223     4.161 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=72, routed)          1.443     5.604    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq/IBUFDISABLE
    AF7                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     7.057 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.057    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y110        IDELAYE2_FINEDELAY (Prop_idelaye2_finedelay_IDATAIN_DATAOUT)
                                                      0.666     7.723 r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_finedelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.723    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y110        ISERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                      6.797     6.797 f  
    AD12                                              0.000     6.797 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     6.797    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/sys_clk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     7.532 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=3, routed)           1.001     8.533    i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/out
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.606 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=14, routed)          1.076     9.682    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.394    11.076 f  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.315    11.391    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y110        ISERDESE2                                    r  i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.197    11.589    
                         clock uncertainty           -0.173    11.416    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    11.301    i_ddr/u_xlnx_mig_7_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         11.301    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/C
                            (rising edge-triggered cell IDDR clocked by eth_rxck  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/mii_odd_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rxck  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rxck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rxck rise@8.000ns - eth_rxck rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.570ns (19.624%)  route 2.335ns (80.376%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.903ns = ( 9.903 - 8.000 ) 
    Source Clock Delay      (SCD):    2.576ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rxck rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    AG10                 IBUF (Prop_ibuf_I_O)         0.736     0.736 r  eth_rxck_IBUF_inst/O
                         net (fo=2, routed)           0.354     1.090    i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X1Y5           BUFIO (Prop_bufio_I_O)       1.140     2.230 r  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.346     2.576    i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X1Y56         IDDR                                         r  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         IDDR (Prop_iddr_C_Q1)        0.392     2.968 r  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/Q1
                         net (fo=5, routed)           1.633     4.600    i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/q1[4]
    SLICE_X119Y62        LUT6 (Prop_lut6_I1_O)        0.086     4.686 r  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/mii_odd_i_3/O
                         net (fo=1, routed)           0.247     4.934    i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/mii_odd_reg_0
    SLICE_X118Y63        LUT6 (Prop_lut6_I5_O)        0.043     4.977 r  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/mii_odd_i_2/O
                         net (fo=1, routed)           0.455     5.431    i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/mii_odd12_out
    SLICE_X117Y63        LUT3 (Prop_lut3_I1_O)        0.049     5.480 r  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/mii_odd_i_1/O
                         net (fo=1, routed)           0.000     5.480    i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/mii_odd_i_1_n_0
    SLICE_X117Y63        FDRE                                         r  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/mii_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rxck rise edge)
                                                      8.000     8.000 r  
    AG10                                              0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    AG10                 IBUF (Prop_ibuf_I_O)         0.630     8.630 r  eth_rxck_IBUF_inst/O
                         net (fo=2, routed)           0.351     8.981    i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.289     9.270 r  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=210, routed)         0.633     9.903    i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X117Y63        FDRE                                         r  i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/mii_odd_reg/C
                         clock pessimism              0.106    10.009    
                         clock uncertainty           -0.035     9.973    
    SLICE_X117Y63        FDRE (Setup_fdre_C_D)        0.058    10.031    i_ariane_peripherals/gen_ethernet.eth_rgmii/rgmii_soc1/core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/mii_odd_reg
  -------------------------------------------------------------------
                         required time                         10.031    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  4.551    




