# field_name,       |    efuse_block, | bit_start, | bit_count, |comment #
#                   |    (EFUSE_BLK0  | (0..255)   | (1-256)    |        #
#                   |     EFUSE_BLK1  |            |            |        #
#                   |     EFUSE_BLK3) |            |            |        #
##########################################################################
# !!!!!!!!!!! #
# After editing this file, run the command manually "make efuse_common_table" or "idf.py efuse_common_table"
# this will generate new source files, next rebuild all the sources.
# !!!!!!!!!!! #

# EFUSE_RD_REPEAT_DATA BLOCK #
##############################
    # EFUSE_RD_WR_DIS_REG #
        WR_DIS,                           EFUSE_BLK0,    0,    8,      Write protection
            WR_DIS.KEY0_RD_DIS,           EFUSE_BLK0,    0,    1,      Write protection for KEY0_RD_DIS
            WR_DIS.GROUP_1,               EFUSE_BLK0,    1,    1,      Write protection for WDT_DELAY DIS_PAD_JTAG DIS_DOWNLOAD_ICACHE
            WR_DIS.GROUP_2,               EFUSE_BLK0,    2,    1,      Write protection for DOWNLOAD_DIS_MANUAL_ENCRYPT SPI_BOOT_CRYPT_CNT XTS_KEY_LENGTH_256 SECURE_BOOT_EN
            WR_DIS.SPI_BOOT_CRYPT_CNT,    EFUSE_BLK0,    2,    1,      Write protection for DOWNLOAD_DIS_MANUAL_ENCRYPT [SPI_BOOT_CRYPT_CNT] XTS_KEY_LENGTH_256 SECURE_BOOT_EN
            WR_DIS.GROUP_3,               EFUSE_BLK0,    3,    1,      Write protection for UART_PRINT_CONTROL FORCE_SEND_RESUME DIS_DOWNLOAD_MODE DIS_DIRECT_BOOT ENABLE_SECURITY_DOWNLOAD FLASH_TPUW
            WR_DIS.BLK0_RESERVED,         EFUSE_BLK0,    4,    1,      Write protection for BLK0_RESERVED
            WR_DIS.SYS_DATA_PART0,        EFUSE_BLK0,    5,    1,      Write protection for EFUSE_BLK1.  SYS_DATA_PART0
            WR_DIS.SYS_DATA_PART1,        EFUSE_BLK0,    6,    1,      Write protection for EFUSE_BLK2.  SYS_DATA_PART2
            WR_DIS.KEY0,                  EFUSE_BLK0,    7,    1,      Write protection for EFUSE_BLK3.  whole KEY0
    # EFUSE_RD_REPEAT_DATA0_REG #
        RD_DIS,                           EFUSE_BLK0,   32,    2,      Read protection
            RD_DIS.KEY0,                  EFUSE_BLK0,   32,    2,      Read protection for EFUSE_BLK3.  KEY0
            RD_DIS.KEY0.LOW,              EFUSE_BLK0,   32,    1,      Read protection for EFUSE_BLK3.  KEY0 lower 128-bit key
            RD_DIS.KEY0.HI,               EFUSE_BLK0,   33,    1,      Read protection for EFUSE_BLK3.  KEY0 higher 128-bit key

        WDT_DELAY_SEL,                    EFUSE_BLK0,   34,    2,      RTC WDT timeout threshold
        DIS_PAD_JTAG,                     EFUSE_BLK0,   36,    1,      Hardware Disable JTAG permanently
        DIS_DOWNLOAD_ICACHE,              EFUSE_BLK0,   37,    1,      Disable ICache in Download mode
        DIS_DOWNLOAD_MANUAL_ENCRYPT,      EFUSE_BLK0,   38,    1,      Disable flash encryption in Download boot mode
        SPI_BOOT_CRYPT_CNT,               EFUSE_BLK0,   39,    3,      Enable SPI boot encrypt/decrypt. Odd number: enable; even number: disable
        XTS_KEY_LENGTH_256,               EFUSE_BLK0,   42,    1,      Select XTS_AES key length. 1: 256-bit of whole block3; 0: Lower 128-bit of block3
        UART_PRINT_CONTROL,               EFUSE_BLK0,   43,    2,      Set UART boot message output mode. 00: Force print; 01: Low-level print controlled by GPIO 8; 10: High-level print controlled by GPIO 8; 11: Print force disabled
        FORCE_SEND_RESUME,                EFUSE_BLK0,   45,    1,      Force ROM code to send an SPI flash resume command during SPI boot
        DIS_DOWNLOAD_MODE,                EFUSE_BLK0,   46,    1,      Disable all download boot modes
        DIS_DIRECT_BOOT,                  EFUSE_BLK0,   47,    1,      Disable direct_boot mode
        ENABLE_SECURITY_DOWNLOAD,         EFUSE_BLK0,   48,    1,      Enable secure UART download mode
        FLASH_TPUW,                       EFUSE_BLK0,   49,    4,      Configure flash startup delay after SoC being powered up (the unit is ms/2). When the value is 15 delay will be 7.5 ms
        SECURE_BOOT_EN,                   EFUSE_BLK0,   53,    1,      Enable secure boot
        SECURE_VERSION,                   EFUSE_BLK0,   54,    4,      Secure version for anti-rollback
        ENABLE_CUSTOM_MAC,                EFUSE_BLK0,   58,    1,      True if MAC_CUSTOM is burned
        DISABLE_WAFER_VERSION_MAJOR,      EFUSE_BLK0,   59,    1,      Disables check of wafer version major
        DISABLE_BLK_VERSION_MAJOR,        EFUSE_BLK0,   60,    1,      Disables check of blk version major


# USER_DATA BLOCK# - System configuration
#######################
    USER_DATA,                            EFUSE_BLK1,    0,   88,     User data block
    USER_DATA.MAC_CUSTOM,                 EFUSE_BLK1,    0,   48,     Custom MAC addr


# SYS_DATA_PART1 BLOCK# - System configuration
#######################
    # EFUSE_RD_BLK2_DATA0_REG
        MAC_FACTORY,                          EFUSE_BLK2,   40,    8,     Factory MAC addr [0]
        ,                                     EFUSE_BLK2,   32,    8,     Factory MAC addr [1]
        ,                                     EFUSE_BLK2,   24,    8,     Factory MAC addr [2]
        ,                                     EFUSE_BLK2,   16,    8,     Factory MAC addr [3]
        ,                                     EFUSE_BLK2,    8,    8,     Factory MAC addr [4]
        ,                                     EFUSE_BLK2,    0,    8,     Factory MAC addr [5]

    # EFUSE_RD_BLK2_DATA1_REG
        # mac_id_high 16 bits
        WAFER_VERSION_MINOR,                  EFUSE_BLK2,   48,    4,     WAFER_VERSION_MINOR
        WAFER_VERSION_MAJOR,                  EFUSE_BLK2,   52,    2,     WAFER_VERSION_MAJOR
        PKG_VERSION,                          EFUSE_BLK2,   54,    3,     EFUSE_PKG_VERSION
        BLK_VERSION_MINOR,                    EFUSE_BLK2,   57,    3,     BLK_VERSION_MINOR
        BLK_VERSION_MAJOR,                    EFUSE_BLK2,   60,    2,     BLK_VERSION_MAJOR

    # EFUSE_RD_BLK2_DATA2_REG


################
KEY0,                                     EFUSE_BLK3,    0,  256,     [256bit FE key] or [128bit FE key and 128key SB key] or [user data]
KEY0.FE_256BIT,                           EFUSE_BLK3,    0,  256,     [256bit FE key]
KEY0.FE_128BIT,                           EFUSE_BLK3,    0,  128,     [128bit FE key]
KEY0.SB_128BIT,                           EFUSE_BLK3,  128,  128,     [128bit SB key]

# AUTO CONFIG DIG&RTC DBIAS#
################
OCODE,                                  EFUSE_BLK2,     62,    7,      OCode
TEMP_CALIB,                             EFUSE_BLK2,     69,    9,      Temperature calibration data
ADC1_INIT_CODE_ATTEN0,                  EFUSE_BLK2,     78,    8,      ADC1 init code at atten0
ADC1_INIT_CODE_ATTEN3,                  EFUSE_BLK2,     86,    5,      ADC1 init code at atten3
ADC1_CAL_VOL_ATTEN0,                    EFUSE_BLK2,     91,    8,      ADC1 calibration voltage at atten0
ADC1_CAL_VOL_ATTEN3,                    EFUSE_BLK2,     99,    6,      ADC1 calibration voltage at atten3
DIG_DBIAS_HVT,                          EFUSE_BLK2,    105,    5,      BLOCK2 digital dbias when hvt
DIG_LDO_SLP_DBIAS2,                     EFUSE_BLK2,    110,    7,      BLOCK2 DIG_LDO_DBG0_DBIAS2
DIG_LDO_SLP_DBIAS26,                    EFUSE_BLK2,    117,    8,      BLOCK2 DIG_LDO_DBG0_DBIAS26
DIG_LDO_ACT_DBIAS26,                    EFUSE_BLK2,    125,    6,      BLOCK2 DIG_LDO_ACT_DBIAS26
DIG_LDO_ACT_STEPD10,                    EFUSE_BLK2,    131,    4,      BLOCK2 DIG_LDO_ACT_STEPD10
RTC_LDO_SLP_DBIAS13,                    EFUSE_BLK2,    135,    7,      BLOCK2 DIG_LDO_SLP_DBIAS13
RTC_LDO_SLP_DBIAS29,                    EFUSE_BLK2,    142,    9,      BLOCK2 DIG_LDO_SLP_DBIAS29
RTC_LDO_SLP_DBIAS31,                    EFUSE_BLK2,    151,    6,      BLOCK2 DIG_LDO_SLP_DBIAS31
RTC_LDO_ACT_DBIAS31,                    EFUSE_BLK2,    157,    6,      BLOCK2 DIG_LDO_ACT_DBIAS31
RTC_LDO_ACT_DBIAS13,                    EFUSE_BLK2,    163,    8,      BLOCK2 DIG_LDO_ACT_DBIAS13
