## Design Outline
***WIP:** @AnesVrce to elaborate

<p align="center" width="100%">
    <img width="50%" src="../0.doc/1.pcb/openPCIE-BlockDiagram.jpg">
</p>


## Signal Integrity (SI) Sims
@prasimix @AnesVrce TODO

## SI Test Results

TODO

-----
### References:
**[1] ASMedia ASM1184 PCIE Switch**
- [Product Brief](https://www.asmedia.com.tw/product/556yQ9dSX7gP9Tuf/b7FyQBCxz2URbzg0)
- [Technical Notes](https://crimier.github.io/posts/ASM118x)
- [Design Example: CM4 NVME NAS](https://github.com/will127534/CM4-Nvme-NAS)

**[2] RPi5 PCIE Connector Enigma**
- [Reverse Engineering RPi5 PCIE](https://github.com/m1geo/Pi5_PCIe)
- [4-port PCIE/Gen3 Hub for RPi5. Based on ASM2806. FPC must be rotated](https://github.com/will127534/PCIe3_Hub)

**[3] PCIE Extenders**
- [Waveshare 4-port Switch with ASM1184](https://www.waveshare.com/pcie-packet-switch-4p.htm)
- [RPi5 PCIe "Slot"](https://52pi.com/collections/all-products/products/p02-pcie-slot-for-rpi5)
- [RPi5 4-port HAT with ASM1184](https://52pi.com/products/b14-quad-fpc-pcie-hat-daisy-chaining-capability-for-raspberry-pi-5?_pos=3&_sid=c04b1eaf1&_ss=r)

**[4] open-source SI Sim tools**
- [openEMS](https://docs.openems.de)
- [AntMicro EMS Sim](https://antmicro.com/blog/2025/07/recent-improvements-to-antmicros-signal-integrity-simulation-flow)

-------
#### End of Document
