v 20130925 2
C 4900 14600 1 0 0 in-1.sym
{
T 4900 14900 5 10 0 0 0 0 1
device=INPUT
T 4900 15100 5 10 0 0 0 0 1
footprint=anchor
T 4900 14700 5 10 1 1 0 7 1
refdes=I3#
}
C 4900 14800 1 0 0 in-1.sym
{
T 4900 15100 5 10 0 0 0 0 1
device=INPUT
T 4900 15300 5 10 0 0 0 0 1
footprint=anchor
T 4900 14900 5 10 1 1 0 7 1
refdes=I3
}
C 4900 14200 1 0 0 in-1.sym
{
T 4900 14500 5 10 0 0 0 0 1
device=INPUT
T 4900 14300 5 10 1 1 0 7 1
refdes=I4#
T 4900 14700 5 10 0 0 0 0 1
footprint=anchor
}
C 4900 14400 1 0 0 in-1.sym
{
T 4900 14700 5 10 0 0 0 0 1
device=INPUT
T 4900 14500 5 10 1 1 0 7 1
refdes=I4
T 4900 14900 5 10 0 0 0 0 1
footprint=anchor
}
C 4900 14000 1 0 0 in-1.sym
{
T 4900 14300 5 10 0 0 0 0 1
device=INPUT
T 4900 14500 5 10 0 0 0 0 1
footprint=anchor
T 4900 14100 5 10 1 1 0 7 1
refdes=I5
}
C 4900 13800 1 0 0 in-1.sym
{
T 4900 14100 5 10 0 0 0 0 1
device=INPUT
T 4900 14300 5 10 0 0 0 0 1
footprint=anchor
T 4900 13900 5 10 1 1 0 7 1
refdes=I5#
}
C 4900 13600 1 0 0 in-1.sym
{
T 4900 13900 5 10 0 0 0 0 1
device=INPUT
T 4900 13700 5 10 1 1 0 7 1
refdes=I6
T 4900 14100 5 10 0 0 0 0 1
footprint=anchor
}
C 4900 13400 1 0 0 in-1.sym
{
T 4900 13700 5 10 0 0 0 0 1
device=INPUT
T 4900 13500 5 10 1 1 0 7 1
refdes=I6#
T 4900 13900 5 10 0 0 0 0 1
footprint=anchor
}
C 4900 13200 1 0 0 in-1.sym
{
T 4900 13500 5 10 0 0 0 0 1
device=INPUT
T 4900 13700 5 10 0 0 0 0 1
footprint=anchor
T 4900 13300 5 10 1 1 0 7 1
refdes=I7
}
C 4900 13000 1 0 0 in-1.sym
{
T 4900 13300 5 10 0 0 0 0 1
device=INPUT
T 4900 13500 5 10 0 0 0 0 1
footprint=anchor
T 4900 13100 5 10 1 1 0 7 1
refdes=I7#
}
N 5500 14700 5700 14700 4
{
T 5750 14700 5 10 1 1 0 1 1
netname=I3#
}
N 5500 14900 5700 14900 4
{
T 5750 14900 5 10 1 1 0 1 1
netname=I3
}
N 5500 14300 5700 14300 4
{
T 5750 14300 5 10 1 1 0 1 1
netname=I4#
}
N 5500 14500 5700 14500 4
{
T 5750 14500 5 10 1 1 0 1 1
netname=I4
}
N 5500 14100 5700 14100 4
{
T 5750 14100 5 10 1 1 0 1 1
netname=I5
}
N 5500 13900 5700 13900 4
{
T 5750 13900 5 10 1 1 0 1 1
netname=I5#
}
N 5500 13700 5700 13700 4
{
T 5750 13700 5 10 1 1 0 1 1
netname=I6
}
N 5500 13500 5700 13500 4
{
T 5750 13500 5 10 1 1 0 1 1
netname=I6#
}
N 5500 13300 5700 13300 4
{
T 5750 13300 5 10 1 1 0 1 1
netname=I7
}
N 5500 13100 5700 13100 4
{
T 5750 13100 5 10 1 1 0 1 1
netname=I7#
}
N 7900 12800 8100 12800 4
{
T 7900 12800 5 10 1 1 0 7 1
netname=I7
}
N 7900 12200 8100 12200 4
{
T 7900 12200 5 10 1 1 0 7 1
netname=I5#
}
N 7900 12600 8100 12600 4
{
T 7900 12600 5 10 1 1 0 7 1
netname=I4#
}
N 7900 12400 8100 12400 4
{
T 7900 12400 5 10 1 1 0 7 1
netname=I3
}
C 8100 12000 1 0 0 nor4.sym
{
T 8500 12500 5 10 1 1 0 4 1
refdes=S3
}
C 9700 12100 1 0 0 out-1.sym
{
T 9700 12400 5 10 0 0 0 0 1
device=OUTPUT
T 10300 12200 5 10 1 1 0 1 1
refdes=AND
T 9700 12600 5 10 0 0 0 0 1
footprint=anchor
}
N 8000 14100 8300 14100 4
{
T 8000 14100 5 10 1 1 0 7 1
netname=I7#
}
N 8000 14300 8300 14300 4
{
T 8000 14300 5 10 1 1 0 7 1
netname=I5
}
N 8000 14500 8300 14500 4
{
T 8000 14500 5 10 1 1 0 7 1
netname=I4#
}
N 8000 14700 8300 14700 4
{
T 8000 14700 5 10 1 1 0 7 1
netname=I3#
}
C 8300 11700 1 0 0 gnd-1.sym
C 8500 13600 1 0 0 gnd-1.sym
C 8400 14900 1 0 0 vdd-1.sym
C 8200 13000 1 0 0 vdd-1.sym
C 13800 13300 1 0 0 out-1.sym
{
T 13800 13600 5 10 0 0 0 0 1
device=OUTPUT
T 13800 13800 5 10 0 0 0 0 1
footprint=anchor
T 14400 13400 5 10 1 1 0 1 1
refdes=AS
}
N 12700 13600 13000 13600 4
{
T 12700 13600 5 10 1 1 0 7 1
netname=I7#
}
N 13000 13400 12700 13400 4
{
T 12700 13400 5 10 1 1 0 7 1
netname=I6#
}
C 13200 12600 1 0 0 gnd-1.sym
C 13100 13900 1 0 0 vdd-1.sym
C 13000 14400 1 0 0 out-1.sym
{
T 13000 14700 5 10 0 0 0 0 1
device=OUTPUT
T 13000 14900 5 10 0 0 0 0 1
footprint=anchor
T 13600 14500 5 10 1 1 0 1 1
refdes=AR#
}
C 9100 14300 1 0 0 out-1.sym
{
T 9100 14600 5 10 0 0 0 0 1
device=OUTPUT
T 9700 14400 5 10 1 1 0 1 1
refdes=OR#
T 9100 14800 5 10 0 0 0 0 1
footprint=anchor
}
C 8800 11200 1 0 0 vdd-1.sym
C 10300 10600 1 0 0 out-1.sym
{
T 10300 10900 5 10 0 0 0 0 1
device=OUTPUT
T 10300 11100 5 10 0 0 0 0 1
footprint=anchor
T 10900 10700 5 10 1 1 0 1 1
refdes=CR
}
C 5100 9900 1 0 0 2n7002.sym
{
T 5325 10200 5 10 0 1 0 1 1
refdes=M4
T 5200 10700 5 10 0 1 0 0 1
value=2N7002P
T 5600 10500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 6600 10500 5 10 0 1 0 0 1
device=NMOS
}
C 5600 9700 1 0 1 gnd-1.sym
C 6200 11500 1 0 0 out-1.sym
{
T 6200 11800 5 10 0 0 0 0 1
device=OUTPUT
T 6200 12000 5 10 0 0 0 0 1
footprint=anchor
T 6450 11625 5 10 1 1 0 3 1
refdes=CinR
}
N 5400 12000 5100 12000 4
{
T 5100 12000 5 10 1 1 0 7 1
netname=I7
}
N 5100 12400 5400 12400 4
{
T 5100 12400 5 10 1 1 0 7 1
netname=I3#
}
N 5100 12200 5400 12200 4
{
T 5100 12200 5 10 1 1 0 7 1
netname=I5
}
C 6200 12100 1 0 0 out-1.sym
{
T 6200 12400 5 10 0 0 0 0 1
device=OUTPUT
T 6200 12600 5 10 0 0 0 0 1
footprint=anchor
T 6450 12250 5 10 1 1 0 3 1
refdes=CinS#
}
C 12200 10100 1 0 0 gnd-1.sym
C 13200 10800 1 0 0 out-1.sym
{
T 13200 11100 5 10 0 0 0 0 1
device=OUTPUT
T 13200 11300 5 10 0 0 0 0 1
footprint=anchor
T 13800 10900 5 10 1 1 0 1 1
refdes=N
}
C 12100 11400 1 0 0 vdd-1.sym
C 5900 12700 1 0 1 vdd-1.sym
C 6700 15100 1 0 0 in-1.sym
{
T 6700 15400 5 10 0 0 0 0 1
device=INPUT
T 6700 15200 5 10 1 1 0 7 1
refdes=Vdd
T 6700 15600 5 10 0 0 0 0 1
footprint=anchor
}
C 6700 14900 1 0 0 in-1.sym
{
T 6700 15200 5 10 0 0 0 0 1
device=INPUT
T 6700 15000 5 10 1 1 0 7 1
refdes=GND
T 6700 15400 5 10 0 0 0 0 1
footprint=anchor
}
C 7100 15200 1 0 0 vdd-1.sym
C 7200 14700 1 0 0 gnd-1.sym
C 5100 10500 1 0 0 2n7002.sym
{
T 5325 10800 5 10 0 1 0 1 1
refdes=M2
T 5200 11300 5 10 0 1 0 0 1
value=2N7002P
T 5600 11100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 6600 11100 5 10 0 1 0 0 1
device=NMOS
}
C 5800 11100 1 0 0 2n7002.sym
{
T 6025 11400 5 10 0 1 0 1 1
refdes=M3
T 5900 11900 5 10 0 1 0 0 1
value=2N7002P
T 6300 11700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 7300 11700 5 10 0 1 0 0 1
device=NMOS
}
C 8400 9400 1 0 0 gnd-1.sym
N 8200 10100 8000 10100 4
{
T 8000 10100 5 10 1 1 0 7 1
netname=I7#
}
N 8200 10300 8000 10300 4
{
T 8000 10300 5 10 1 1 0 7 1
netname=I6#
}
N 8700 10800 8300 10800 4
{
T 8300 10800 5 10 1 1 0 7 1
netname=I4#
}
C 13000 12900 1 0 0 nor3.sym
{
T 13400 13400 5 10 1 1 0 4 1
refdes=S6
}
N 13000 13200 12700 13200 4
{
T 12700 13200 5 10 1 1 0 7 1
netname=I5#
}
N 8700 10600 8300 10600 4
{
T 8300 10600 5 10 1 1 0 7 1
netname=I5
}
C 12000 10400 1 0 0 nand.sym
{
T 12400 10900 5 10 1 1 0 4 1
refdes=S7
}
N 12800 10900 13200 10900 4
C 12600 9300 1 0 0 gnd-1.sym
N 12200 10200 12400 10200 4
{
T 12150 10200 5 10 1 1 0 7 1
netname=I7
}
N 12200 10000 12400 10000 4
{
T 11900 10000 5 10 1 1 0 1 1
netname=I4#
}
N 12000 11000 11800 11000 4
{
T 11750 11000 5 10 1 1 0 7 1
netname=I3#
}
N 12000 10800 11800 10800 4
{
T 11750 10800 5 10 1 1 0 7 1
netname=I5
}
N 12300 12200 14600 12200 4
C 14200 12200 1 0 0 not.sym
{
T 14550 12500 5 10 1 1 0 4 1
refdes=E3
}
C 11900 12200 1 0 0 not.sym
{
T 12250 12500 5 10 1 1 0 4 1
refdes=E4
}
C 13500 11000 1 0 0 gnd-1.sym
C 12100 12800 1 0 0 vdd-1.sym
C 14400 12800 1 0 0 vdd-1.sym
C 12700 12400 1 0 0 out-1.sym
{
T 12700 12700 5 10 0 0 0 0 1
device=OUTPUT
T 12700 12900 5 10 0 0 0 0 1
footprint=anchor
T 13300 12500 5 10 1 1 0 1 1
refdes=E4#
}
C 15000 12400 1 0 0 out-1.sym
{
T 15000 12700 5 10 0 0 0 0 1
device=OUTPUT
T 15000 12900 5 10 0 0 0 0 1
footprint=anchor
T 15600 12500 5 10 1 1 0 1 1
refdes=E3#
}
N 13300 11900 13100 11900 4
{
T 13100 11900 5 10 1 1 0 7 1
netname=I7
}
N 13100 11700 13300 11700 4
{
T 13100 11700 5 10 1 1 0 7 1
netname=I6#
}
N 14200 12500 14000 12500 4
{
T 14000 12500 5 10 1 1 0 7 1
netname=I3
}
N 11900 12500 11700 12500 4
{
T 11700 12500 5 10 1 1 0 7 1
netname=I4
}
C 8700 10200 1 0 0 nand.sym
{
T 9100 10700 5 10 1 1 0 4 1
refdes=S5
}
N 8900 12800 8900 12200 4
C 9200 12200 1 0 0 gnd-1.sym
C 9100 13100 1 0 0 vdd-1.sym
C 9700 12700 1 0 0 out-1.sym
{
T 9700 13000 5 10 0 0 0 0 1
device=OUTPUT
T 10300 12800 5 10 1 1 0 1 1
refdes=CS#
T 9700 13200 5 10 0 0 0 0 1
footprint=anchor
}
C 12200 14200 1 0 0 cnot.sym
{
T 12525 14500 5 10 1 1 0 4 1
refdes=E7
}
N 11400 14300 11100 14300 4
{
T 11100 14300 5 10 1 1 0 7 1
netname=I7#
}
C 12500 13900 1 0 0 gnd-1.sym
C 12400 14800 1 0 0 vdd-1.sym
C 8300 13900 1 0 0 nand4.sym
{
T 8700 14400 5 10 1 1 0 4 1
refdes=S2
}
C 11000 7000 1 0 0 gnd-1.sym
N 10800 7700 10500 7700 4
{
T 10500 7700 5 10 1 1 0 7 1
netname=I7
}
N 10800 7900 10500 7900 4
{
T 10500 7900 5 10 1 1 0 7 1
netname=I6#
}
N 11300 8200 11000 8200 4
{
T 11000 8200 5 10 1 1 0 7 1
netname=I5
}
N 11300 8400 11000 8400 4
{
T 11000 8400 5 10 1 1 0 7 1
netname=I4#
}
N 12100 8300 14100 8300 4
{
T 12750 8300 5 10 1 1 0 5 1
netname=Special#
}
C 5400 11700 1 0 0 nor3.sym
{
T 5800 12200 5 10 1 1 0 4 1
refdes=S1
}
N 5800 11400 5500 11400 4
{
T 5700 11400 5 10 1 1 0 6 1
netname=I6
}
N 6600 10200 6900 10200 4
{
T 6800 10200 5 10 1 1 0 0 1
netname=I4
}
N 6600 10800 6900 10800 4
{
T 6800 10800 5 10 1 1 0 0 1
netname=I7#
}
N 5100 10800 4900 10800 4
{
T 4900 10800 5 10 1 1 0 6 1
netname=I5#
}
N 5100 10200 5100 9700 4
{
T 5200 9500 5 10 1 1 0 6 1
netname=I4
}
C 6000 9900 1 0 1 2n7002.sym
{
T 5775 10200 5 10 0 1 0 7 1
refdes=M6
T 5900 10700 5 10 0 1 0 6 1
value=2N7002P
T 5500 10500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 4500 10500 5 10 0 1 0 6 1
device=NMOS
}
N 6000 10200 6000 9700 4
{
T 5900 9500 5 10 1 1 0 0 1
netname=I7
}
C 6600 10500 1 0 1 2n7002.sym
{
T 6375 10800 5 10 0 1 0 7 1
refdes=M5
T 6500 11300 5 10 0 1 0 6 1
value=2N7002P
T 6100 11100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5100 11100 5 10 0 1 0 6 1
device=NMOS
}
C 6600 9900 1 0 1 2n7002.sym
{
T 6375 10200 5 10 0 1 0 7 1
refdes=M7
T 6500 10700 5 10 0 1 0 6 1
value=2N7002P
T 6100 10500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5100 10500 5 10 0 1 0 6 1
device=NMOS
}
C 6300 9700 1 0 1 gnd-1.sym
N 9700 12200 8900 12200 4
C 4900 7300 1 0 1 gnd-1.sym
C 5100 9100 1 0 0 vdd-1.sym
C 13700 8300 1 0 0 2n7002.sym
{
T 13925 8600 5 10 1 1 0 1 1
refdes=M8
T 13800 9100 5 10 0 1 0 0 1
value=2N7002P
T 14200 8900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 15200 8900 5 10 0 1 0 0 1
device=NMOS
}
C 11800 8300 1 0 0 nand.sym
{
T 12200 8800 5 10 1 1 0 4 1
refdes=S8
}
C 13200 8900 1 0 0 not.sym
{
T 13550 9200 5 10 1 1 0 4 1
refdes=N9
}
C 11900 9300 1 0 0 vdd-1.sym
C 13400 9500 1 0 0 vdd-1.sym
N 13600 8900 15300 8900 4
N 14100 8800 14100 8900 4
N 14100 8400 14100 8300 4
C 5000 8100 1 0 0 nand.sym
{
T 5400 8600 5 10 1 1 0 4 1
refdes=S4
}
C 5800 8500 1 0 0 out-1.sym
{
T 5800 8800 5 10 0 0 0 0 1
device=OUTPUT
T 5800 9000 5 10 0 0 0 0 1
footprint=anchor
T 6400 8600 5 10 1 1 0 1 1
refdes=WR
}
N 4500 8000 4225 8000 4
{
T 4225 8000 5 10 1 1 0 7 1
netname=I5
}
N 4500 8200 4225 8200 4
{
T 4225 8200 5 10 1 1 0 7 1
netname=I7#
}
N 5000 8500 4700 8500 4
{
T 4700 8500 5 10 1 1 0 7 1
netname=I6#
}
N 5000 8700 4700 8700 4
{
T 4700 8700 5 10 1 1 0 7 1
netname=IN#
}
C 8200 9700 1 0 0 norod.sym
{
T 8600 10200 5 10 1 1 0 4 1
refdes=N3
}
C 12400 9600 1 0 0 norod.sym
{
T 12800 10100 5 10 1 1 0 4 1
refdes=N6
}
N 13200 10100 13200 10900 4
C 13300 11300 1 0 0 norod.sym
{
T 13700 11800 5 10 1 1 0 4 1
refdes=N5
}
N 14100 11800 14100 12200 4
C 4500 7600 1 0 0 norod.sym
{
T 4900 8100 5 10 1 1 0 4 1
refdes=N2
}
C 11300 7800 1 0 0 nandod.sym
{
T 11700 8300 5 10 1 1 0 4 1
refdes=N7
}
C 10800 7300 1 0 0 nandod.sym
{
T 11200 7800 5 10 1 1 0 4 1
refdes=N8
}
N 13200 9200 13000 9200 4
{
T 13100 9200 5 10 1 1 0 3 1
netname=I2#
}
N 13700 8600 13400 8600 4
{
T 13400 8600 5 10 1 1 0 7 1
netname=I3#
}
N 14900 9200 14700 9200 4
{
T 14700 9200 5 10 1 1 0 0 1
netname=I2
}
N 11800 8700 11500 8700 4
{
T 11500 8700 5 10 1 1 0 7 1
netname=I3
}
N 11800 8900 11500 8900 4
{
T 11500 8900 5 10 1 1 0 7 1
netname=I2
}
C 4900 15000 1 0 0 in-1.sym
{
T 4900 15300 5 10 0 0 0 0 1
device=INPUT
T 4900 15500 5 10 0 0 0 0 1
footprint=anchor
T 4900 15100 5 10 1 1 0 7 1
refdes=I2#
}
C 4900 15200 1 0 0 in-1.sym
{
T 4900 15500 5 10 0 0 0 0 1
device=INPUT
T 4900 15700 5 10 0 0 0 0 1
footprint=anchor
T 4900 15300 5 10 1 1 0 7 1
refdes=I2
}
N 5500 15100 5700 15100 4
{
T 5750 15100 5 10 1 1 0 1 1
netname=I2#
}
N 5500 15300 5700 15300 4
{
T 5750 15300 5 10 1 1 0 1 1
netname=I2
}
C 14900 8900 1 0 0 2n7002.sym
{
T 15125 9200 5 10 0 1 0 1 1
refdes=M9
T 15000 9700 5 10 0 1 0 0 1
value=2N7002P
T 15400 9500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 16400 9500 5 10 0 1 0 0 1
device=NMOS
}
N 15300 8900 15300 9000 4
C 9500 10400 1 0 0 cnot.sym
{
T 9825 10700 5 10 1 1 0 4 1
refdes=N4
}
C 9800 10100 1 0 0 gnd-1.sym
C 9700 11000 1 0 0 vdd-1.sym
C 8900 12500 1 0 0 cnot.sym
{
T 9225 12800 5 10 1 1 0 4 1
refdes=N1
}
N 8100 8900 7900 8900 4
{
T 7850 8900 5 10 1 1 0 7 1
netname=I2#
}
C 8100 8600 1 0 0 cnot.sym
{
T 8425 8900 5 10 1 1 0 4 1
refdes=E1
}
C 8300 9200 1 0 0 vdd-1.sym
C 8400 8300 1 0 0 gnd-1.sym
C 8900 8800 1 0 0 out-1.sym
{
T 8900 9100 5 10 0 0 0 0 1
device=OUTPUT
T 8900 9300 5 10 0 0 0 0 1
footprint=anchor
T 9500 8900 5 10 1 1 0 1 1
refdes=MR
}
C 15300 9300 1 0 0 out-1.sym
{
T 15300 9600 5 10 0 0 0 0 1
device=OUTPUT
T 15300 9800 5 10 0 0 0 0 1
footprint=anchor
T 15900 9400 5 10 1 1 0 1 1
refdes=STA#
}
C 14000 9400 1 0 0 out-1.sym
{
T 14000 9700 5 10 0 0 0 0 1
device=OUTPUT
T 14000 9900 5 10 0 0 0 0 1
footprint=anchor
T 14350 9525 5 10 1 1 0 3 1
refdes=IN#
}
C 12600 8700 1 0 0 out-1.sym
{
T 12600 9000 5 10 0 0 0 0 1
device=OUTPUT
T 12600 9200 5 10 0 0 0 0 1
footprint=anchor
T 12850 8825 5 10 1 1 0 3 1
refdes=OUT#
}
N 14000 9500 14000 9200 4
{
T 14000 9300 5 10 1 1 0 0 1
netname=IN#
}
N 8100 7900 7900 7900 4
{
T 7850 7900 5 10 1 1 0 7 1
netname=I2
}
C 8100 7600 1 0 0 cnot.sym
{
T 8425 7900 5 10 1 1 0 4 1
refdes=E2
}
C 8300 8200 1 0 0 vdd-1.sym
C 8400 7300 1 0 0 gnd-1.sym
C 8900 7800 1 0 0 out-1.sym
{
T 8900 8100 5 10 0 0 0 0 1
device=OUTPUT
T 8900 8300 5 10 0 0 0 0 1
footprint=anchor
T 9500 7900 5 10 1 1 0 1 1
refdes=BV
}
C 11200 14000 1 0 0 nor1and.sym
{
T 11850 14500 5 10 1 1 0 4 1
refdes=S9
}
N 11200 14800 10900 14800 4
{
T 10900 14800 5 10 1 1 0 7 1
netname=I6
}
N 11200 14600 10900 14600 4
{
T 10900 14600 5 10 1 1 0 7 1
netname=I5
}
C 11600 15000 1 0 0 vdd-1.sym
C 11700 13700 1 0 0 gnd-1.sym
N 6200 11200 6200 11000 4
N 6200 11000 5500 11000 4
N 5500 10600 5500 10400 4
N 6200 10400 6200 10600 4
N 5600 10400 5500 10400 4
N 5500 10000 5600 10000 4
N 5700 11700 6200 11700 4
N 6200 11700 6200 11600 4
C 4600 9900 1 0 0 2n7002.sym
{
T 4825 10200 5 10 1 1 0 1 1
refdes=M1
T 4700 10700 5 10 0 1 0 0 1
value=2N7002P
T 5100 10500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 6100 10500 5 10 0 1 0 0 1
device=NMOS
}
C 5100 9700 1 0 1 gnd-1.sym
N 5000 10400 5000 10500 4
N 5000 10500 5500 10500 4
N 4600 10200 4600 9700 4
{
T 4700 9500 5 10 1 1 0 6 1
netname=I3
}
