

================================================================
== Vivado HLS Report for 'dut_conv'
================================================================
* Date:           Tue Oct 25 16:03:03 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  49441|  5801025|  49441|  5801025|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-------+---------+---------------+-----------+-----------+---------+----------+
        |                   |     Latency     |   Iteration   |  Initiation Interval  |   Trip  |          |
        |     Loop Name     |  min  |   max   |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +-------------------+-------+---------+---------------+-----------+-----------+---------+----------+
        |- LOOP_N           |  49440|  5801024| 3090 ~ 181282 |          -|          -| 16 ~ 32 |    no    |
        | + LOOP_X          |   3088|   181280|  386 ~ 11330  |          -|          -|  8 ~ 16 |    no    |
        |  ++ LOOP_Y        |    384|    11328|    48 ~ 708   |          -|          -|  8 ~ 16 |    no    |
        |   +++ LOOP_M      |     44|      704|             44|          -|          -|  1 ~ 16 |    no    |
        |    ++++ LOOP_C    |     42|       42|             14|          -|          -|        3|    no    |
        |     +++++ LOOP_R  |     12|       12|              4|          -|          -|        3|    no    |
        +-------------------+-------+---------+---------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	6  / true
6 --> 
	12  / (!tmp_15)
	7  / (tmp_15)
7 --> 
	8  / (!exitcond2)
	6  / (exitcond2)
8 --> 
	9  / (!exitcond)
	7  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true
12 --> 
	4  / true
* FSM state operations: 

 <State 1>: 2.76ns
ST_1: L_read [1/1] 1.04ns
:0  %L_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %L)

ST_1: I_read [1/1] 1.04ns
:1  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

ST_1: N_read [1/1] 1.04ns
:2  %N_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %N)

ST_1: M_read [1/1] 1.04ns
:3  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

ST_1: tmp_24 [1/1] 0.00ns
:4  %tmp_24 = trunc i6 %I_read to i5

ST_1: O [1/1] 1.72ns
:5  %O = add i5 -2, %tmp_24

ST_1: O_cast25_cast [1/1] 0.00ns
:6  %O_cast25_cast = zext i5 %O to i13

ST_1: O_cast24_cast [1/1] 0.00ns
:7  %O_cast24_cast = zext i5 %O to i9

ST_1: tmp_i [1/1] 1.72ns
:8  %tmp_i = add i5 -1, %tmp_24

ST_1: tmp_25 [1/1] 0.00ns
:9  %tmp_25 = trunc i7 %M_read to i6

ST_1: I_cast5 [1/1] 0.00ns
:10  %I_cast5 = zext i6 %I_read to i9

ST_1: N_cast [1/1] 0.00ns
:11  %N_cast = zext i7 %N_read to i9

ST_1: I_cast [1/1] 0.00ns
:12  %I_cast = zext i6 %I_read to i13

ST_1: stg_26 [1/1] 1.57ns
:13  br label %1


 <State 2>: 6.38ns
ST_2: n [1/1] 0.00ns
:0  %n = phi i6 [ 0, %0 ], [ %n_2, %16 ]

ST_2: n_cast1 [1/1] 0.00ns
:1  %n_cast1 = zext i6 %n to i9

ST_2: n_cast [1/1] 0.00ns
:2  %n_cast = zext i6 %n to i7

ST_2: tmp_s [1/1] 1.97ns
:3  %tmp_s = icmp slt i7 %n_cast, %N_read

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 32, i64 0)

ST_2: n_2 [1/1] 1.72ns
:5  %n_2 = add i6 %n, 1

ST_2: stg_33 [1/1] 0.00ns
:6  br i1 %tmp_s, label %2, label %17

ST_2: stg_34 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str)

ST_2: tmp_14 [1/1] 6.38ns
:2  %tmp_14 = mul i9 %n_cast1, %O_cast24_cast

ST_2: stg_37 [1/1] 1.57ns
:3  br label %3

ST_2: stg_38 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.91ns
ST_3: x [1/1] 0.00ns
:0  %x = phi i5 [ 0, %2 ], [ %x_4, %15 ]

ST_3: x_cast [1/1] 0.00ns
:1  %x_cast = zext i5 %x to i13

ST_3: empty_22 [1/1] 0.00ns
:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_3: exitcond1 [1/1] 1.91ns
:3  %exitcond1 = icmp eq i5 %x, %O

ST_3: x_4 [1/1] 1.72ns
:4  %x_4 = add i5 %x, 1

ST_3: stg_44 [1/1] 0.00ns
:5  br i1 %exitcond1, label %16, label %4

ST_3: stg_45 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind

ST_3: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str3)

ST_3: stg_47 [1/1] 1.57ns
:2  br label %5

ST_3: empty_32 [1/1] 0.00ns
:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_1)

ST_3: stg_49 [1/1] 0.00ns
:1  br label %1


 <State 4>: 8.22ns
ST_4: y [1/1] 0.00ns
:0  %y = phi i5 [ 0, %4 ], [ %y_4, %14 ]

ST_4: y_cast [1/1] 0.00ns
:1  %y_cast = zext i5 %y to i9

ST_4: exitcond3 [1/1] 1.91ns
:2  %exitcond3 = icmp eq i5 %y, %O

ST_4: empty_23 [1/1] 0.00ns
:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_4: y_4 [1/1] 1.72ns
:4  %y_4 = add i5 %y, 1

ST_4: stg_55 [1/1] 0.00ns
:5  br i1 %exitcond3, label %15, label %6

ST_4: tmp4 [1/1] 1.84ns
:2  %tmp4 = add i9 %y_cast, %tmp_14

ST_4: tmp4_cast_cast [1/1] 0.00ns
:3  %tmp4_cast_cast = zext i9 %tmp4 to i13

ST_4: tmp5 [1/1] 6.38ns
:4  %tmp5 = mul i13 %tmp4_cast_cast, %O_cast25_cast

ST_4: empty_31 [1/1] 0.00ns
:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str3, i32 %tmp_2)

ST_4: stg_60 [1/1] 0.00ns
:1  br label %3


 <State 5>: 1.96ns
ST_5: stg_61 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind

ST_5: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str4)

ST_5: o_index [1/1] 1.96ns
:5  %o_index = add i13 %tmp5, %x_cast

ST_5: stg_64 [1/1] 1.57ns
:6  br label %7


 <State 6>: 3.68ns
ST_6: sum [1/1] 0.00ns
:0  %sum = phi i32 [ 0, %6 ], [ %sum_1, %13 ]

ST_6: m [1/1] 0.00ns
:1  %m = phi i5 [ 0, %6 ], [ %m_4, %13 ]

ST_6: phi_mul [1/1] 0.00ns
:2  %phi_mul = phi i9 [ 0, %6 ], [ %next_mul, %13 ]

ST_6: phi_mul3 [1/1] 0.00ns
:3  %phi_mul3 = phi i9 [ 0, %6 ], [ %next_mul4, %13 ]

ST_6: next_mul4 [1/1] 1.84ns
:4  %next_mul4 = add i9 %phi_mul3, %N_cast

ST_6: next_mul [1/1] 1.84ns
:5  %next_mul = add i9 %phi_mul, %I_cast5

ST_6: m_cast [1/1] 0.00ns
:6  %m_cast = zext i5 %m to i6

ST_6: tmp_15 [1/1] 1.94ns
:7  %tmp_15 = icmp slt i6 %m_cast, %tmp_25

ST_6: empty_24 [1/1] 0.00ns
:8  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

ST_6: m_4 [1/1] 1.72ns
:9  %m_4 = add i5 %m, 1

ST_6: stg_75 [1/1] 0.00ns
:10  br i1 %tmp_15, label %8, label %14

ST_6: stg_76 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind

ST_6: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str5)

ST_6: tmp_16 [1/1] 1.84ns
:2  %tmp_16 = add i9 %n_cast1, %phi_mul3

ST_6: tmp_29_cast1 [1/1] 0.00ns
:3  %tmp_29_cast1 = zext i9 %tmp_16 to i13

ST_6: p_shl [1/1] 0.00ns
:4  %p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_16, i3 0)

ST_6: p_shl_cast [1/1] 0.00ns
:5  %p_shl_cast = zext i12 %p_shl to i13

ST_6: tmp9 [1/1] 1.84ns
:6  %tmp9 = add i13 %p_shl_cast, %tmp_29_cast1

ST_6: tmp9_cast [1/1] 0.00ns
:7  %tmp9_cast = zext i13 %tmp9 to i14

ST_6: stg_84 [1/1] 1.57ns
:8  br label %9

ST_6: tmp_17 [1/1] 0.00ns
:0  %tmp_17 = zext i13 %o_index to i64

ST_6: threshold_V_addr [1/1] 0.00ns
:1  %threshold_V_addr = getelementptr [5184 x i8]* %threshold_V, i64 0, i64 %tmp_17

ST_6: threshold_V_load [2/2] 2.71ns
:2  %threshold_V_load = load i8* %threshold_V_addr, align 1


 <State 7>: 3.94ns
ST_7: one_out [1/1] 0.00ns
:0  %one_out = phi i32 [ 0, %8 ], [ %one_out_1, %12 ]

ST_7: mac_num [1/1] 0.00ns
:1  %mac_num = phi i32 [ 0, %8 ], [ %mac_num_1, %12 ]

ST_7: c [1/1] 0.00ns
:2  %c = phi i2 [ 0, %8 ], [ %c_3, %12 ]

ST_7: c_cast [1/1] 0.00ns
:3  %c_cast = zext i2 %c to i5

ST_7: exitcond2 [1/1] 1.36ns
:4  %exitcond2 = icmp eq i2 %c, -1

ST_7: empty_25 [1/1] 0.00ns
:5  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: c_3 [1/1] 0.80ns
:6  %c_3 = add i2 %c, 1

ST_7: stg_95 [1/1] 0.00ns
:7  br i1 %exitcond2, label %13, label %10

ST_7: stg_96 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind

ST_7: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)

ST_7: x_assign [1/1] 1.72ns
:2  %x_assign = add i5 %c_cast, %x

ST_7: x_assign_cast [1/1] 0.00ns
:3  %x_assign_cast = zext i5 %x_assign to i13

ST_7: tmp_i_26 [1/1] 1.91ns
:4  %tmp_i_26 = icmp eq i5 %x_assign, 0

ST_7: notlhs_i [1/1] 1.91ns
:5  %notlhs_i = icmp ugt i5 %tmp_i, %x_assign

ST_7: stg_102 [1/1] 1.57ns
:6  br label %11

ST_7: tmp_30 [1/1] 0.00ns
:0  %tmp_30 = shl i32 %one_out, 1

ST_7: tmp_20 [1/1] 1.97ns
:1  %tmp_20 = sub i32 %sum, %mac_num

ST_7: sum_1 [1/1] 1.97ns
:2  %sum_1 = add i32 %tmp_20, %tmp_30

ST_7: empty_29 [1/1] 0.00ns
:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str5, i32 %tmp_4)

ST_7: stg_107 [1/1] 0.00ns
:4  br label %7


 <State 8>: 6.97ns
ST_8: one_out_1 [1/1] 0.00ns
:0  %one_out_1 = phi i32 [ %one_out, %10 ], [ %one_out_3, %_ifconv ]

ST_8: mac_num_1 [1/1] 0.00ns
:1  %mac_num_1 = phi i32 [ %mac_num, %10 ], [ %mac_num_2, %_ifconv ]

ST_8: r [1/1] 0.00ns
:2  %r = phi i2 [ 0, %10 ], [ %r_2, %_ifconv ]

ST_8: r_cast [1/1] 0.00ns
:3  %r_cast = zext i2 %r to i9

ST_8: r_cast1 [1/1] 0.00ns
:4  %r_cast1 = zext i2 %r to i5

ST_8: exitcond [1/1] 1.36ns
:5  %exitcond = icmp eq i2 %r, -1

ST_8: empty_27 [1/1] 0.00ns
:6  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_8: r_2 [1/1] 0.80ns
:7  %r_2 = add i2 %r, 1

ST_8: stg_116 [1/1] 0.00ns
:8  br i1 %exitcond, label %12, label %_ifconv

ST_8: y_assign [1/1] 1.72ns
_ifconv:1  %y_assign = add i5 %r_cast1, %y

ST_8: notrhs_i [1/1] 1.91ns
_ifconv:2  %notrhs_i = icmp ne i5 %y_assign, 0

ST_8: tmp_12_i [1/1] 1.91ns
_ifconv:3  %tmp_12_i = icmp ugt i5 %tmp_i, %y_assign

ST_8: tmp [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
_ifconv:4  %tmp = and i1 %notlhs_i, %tmp_12_i

ST_8: or_cond2_i [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
_ifconv:5  %or_cond2_i = and i1 %tmp, %notrhs_i

ST_8: tmp8 [1/1] 1.37ns
_ifconv:6  %tmp8 = add i9 %phi_mul, %r_cast

ST_8: tmp6 [1/1] 1.37ns
_ifconv:7  %tmp6 = add i9 %tmp8, %y_cast

ST_8: p_shl1 [1/1] 0.00ns
_ifconv:11  %p_shl1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %r, i2 0)

ST_8: p_shl1_cast [1/1] 0.00ns
_ifconv:12  %p_shl1_cast = zext i4 %p_shl1 to i5

ST_8: tmp_21 [1/1] 1.31ns
_ifconv:13  %tmp_21 = sub i5 %p_shl1_cast, %r_cast1

ST_8: tmp10 [1/1] 1.31ns
_ifconv:14  %tmp10 = add i5 %c_cast, %tmp_21

ST_8: tmp10_cast [1/1] 0.00ns
_ifconv:15  %tmp10_cast = sext i5 %tmp10 to i14

ST_8: w_index [1/1] 1.96ns
_ifconv:16  %w_index = add i14 %tmp10_cast, %tmp9_cast

ST_8: tmp_23 [1/1] 0.00ns
_ifconv:20  %tmp_23 = sext i14 %w_index to i64

ST_8: w_conv1_addr [1/1] 0.00ns
_ifconv:21  %w_conv1_addr = getelementptr inbounds [4608 x i1]* @w_conv1, i64 0, i64 %tmp_23

ST_8: w_conv1_load [2/2] 2.39ns
_ifconv:22  %w_conv1_load = load i1* %w_conv1_addr, align 1

ST_8: w_conv2_addr [1/1] 0.00ns
_ifconv:23  %w_conv2_addr = getelementptr inbounds [4608 x i1]* @w_conv2, i64 0, i64 %tmp_23

ST_8: w_conv2_load [2/2] 2.39ns
_ifconv:24  %w_conv2_load = load i1* %w_conv2_addr, align 1

ST_8: mac_num_3 [1/1] 2.44ns
_ifconv:30  %mac_num_3 = add nsw i32 %mac_num_1, 1

ST_8: sel_tmp [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
_ifconv:31  %sel_tmp = xor i1 %or_cond2_i, true

ST_8: sel_tmp1 [1/1] 1.37ns (out node of the LUT)
_ifconv:32  %sel_tmp1 = or i1 %tmp_i_26, %sel_tmp

ST_8: mac_num_2 [1/1] 1.37ns
_ifconv:34  %mac_num_2 = select i1 %sel_tmp1, i32 %mac_num_1, i32 %mac_num_3

ST_8: empty_28 [1/1] 0.00ns
:0  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_5)

ST_8: stg_140 [1/1] 0.00ns
:1  br label %9


 <State 9>: 8.34ns
ST_9: tmp6_cast [1/1] 0.00ns
_ifconv:8  %tmp6_cast = zext i9 %tmp6 to i13

ST_9: tmp7 [1/1] 6.38ns
_ifconv:9  %tmp7 = mul i13 %tmp6_cast, %I_cast

ST_9: i_index [1/1] 1.96ns
_ifconv:10  %i_index = add i13 %x_assign_cast, %tmp7

ST_9: w_conv1_load [1/2] 2.39ns
_ifconv:22  %w_conv1_load = load i1* %w_conv1_addr, align 1

ST_9: w_conv2_load [1/2] 2.39ns
_ifconv:24  %w_conv2_load = load i1* %w_conv2_addr, align 1


 <State 10>: 2.71ns
ST_10: tmp_22 [1/1] 0.00ns
_ifconv:17  %tmp_22 = zext i13 %i_index to i64

ST_10: input_addr [1/1] 0.00ns
_ifconv:18  %input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %tmp_22

ST_10: input_load [2/2] 2.71ns
_ifconv:19  %input_load = load i1* %input_addr, align 1


 <State 11>: 6.52ns
ST_11: stg_149 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str7) nounwind

ST_11: input_load [1/2] 2.71ns
_ifconv:19  %input_load = load i1* %input_addr, align 1

ST_11: p_pn_in_in_v [1/1] 0.00ns (grouped into LUT with out node one_out_2)
_ifconv:25  %p_pn_in_in_v = select i1 %L_read, i1 %w_conv2_load, i1 %w_conv1_load

ST_11: tmp11 [1/1] 0.00ns (grouped into LUT with out node one_out_2)
_ifconv:26  %tmp11 = xor i1 %p_pn_in_in_v, true

ST_11: p_pn_in [1/1] 0.00ns (grouped into LUT with out node one_out_2)
_ifconv:27  %p_pn_in = xor i1 %input_load, %tmp11

ST_11: p_pn [1/1] 0.00ns (grouped into LUT with out node one_out_2)
_ifconv:28  %p_pn = zext i1 %p_pn_in to i32

ST_11: one_out_2 [1/1] 2.44ns (out node of the LUT)
_ifconv:29  %one_out_2 = add nsw i32 %one_out_1, %p_pn

ST_11: one_out_3 [1/1] 1.37ns
_ifconv:33  %one_out_3 = select i1 %sel_tmp1, i32 %one_out_1, i32 %one_out_2

ST_11: stg_157 [1/1] 0.00ns
_ifconv:35  br label %11


 <State 12>: 7.94ns
ST_12: threshold_V_load [1/2] 2.71ns
:2  %threshold_V_load = load i8* %threshold_V_addr, align 1

ST_12: tmp_18 [1/1] 0.00ns
:3  %tmp_18 = sext i8 %threshold_V_load to i32

ST_12: tmp_19 [1/1] 2.52ns
:4  %tmp_19 = icmp sgt i32 %sum, %tmp_18

ST_12: output_addr [1/1] 0.00ns
:5  %output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_17

ST_12: stg_162 [1/1] 2.71ns
:6  store i1 %tmp_19, i1* %output_addr, align 1

ST_12: empty_30 [1/1] 0.00ns
:7  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str4, i32 %tmp_3)

ST_12: stg_164 [1/1] 0.00ns
:8  br label %5



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
