{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699660738528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699660738528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 18:58:58 2023 " "Processing started: Fri Nov 10 18:58:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699660738528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699660738528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699660738528 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699660740683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightcontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trafficlightcontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLightController " "Found entity 1: TrafficLightController" {  } { { "TrafficLightController.bdf" "" { Schematic "H:/Project/TrafficLightController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660740917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699660740917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.bdf" "" { Schematic "H:/Project/Project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660740948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699660740948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4-Structural " "Found design unit 1: MUX4-Structural" {  } { { "MUX4.vhd" "" { Text "H:/Project/MUX4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660741917 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.vhd" "" { Text "H:/Project/MUX4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660741917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699660741917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMController-Structural " "Found design unit 1: FSMController-Structural" {  } { { "FSMController.vhd" "" { Text "H:/Project/FSMController.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660741948 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMController " "Found entity 1: FSMController" {  } { { "FSMController.vhd" "" { Text "H:/Project/FSMController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660741948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699660741948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "H:/Project/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660741964 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "H:/Project/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660741964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699660741964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-rtl " "Found design unit 1: dec_7seg-rtl" {  } { { "dec_7seg.vhd" "" { Text "H:/Project/dec_7seg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660741979 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "H:/Project/dec_7seg.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660741979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699660741979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_2-rtl " "Found design unit 1: debouncer_2-rtl" {  } { { "debouncer_2.vhd" "" { Text "H:/Project/debouncer_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660741995 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_2 " "Found entity 1: debouncer_2" {  } { { "debouncer_2.vhd" "" { Text "H:/Project/debouncer_2.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660741995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699660741995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter16-Structural " "Found design unit 1: Counter16-Structural" {  } { { "Counter16.vhd" "" { Text "H:/Project/Counter16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660742026 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter16 " "Found entity 1: Counter16" {  } { { "Counter16.vhd" "" { Text "H:/Project/Counter16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660742026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699660742026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantsst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constantsst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConstantSST-Structural " "Found design unit 1: ConstantSST-Structural" {  } { { "ConstantSST.vhd" "" { Text "H:/Project/ConstantSST.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660742042 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConstantSST " "Found entity 1: ConstantSST" {  } { { "ConstantSST.vhd" "" { Text "H:/Project/ConstantSST.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660742042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699660742042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantmst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constantmst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConstantMST-Structural " "Found design unit 1: ConstantMST-Structural" {  } { { "ConstantMST.vhd" "" { Text "H:/Project/ConstantMST.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660742057 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConstantMST " "Found entity 1: ConstantMST" {  } { { "ConstantMST.vhd" "" { Text "H:/Project/ConstantMST.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660742057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699660742057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "H:/Project/clk_div.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660742073 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "H:/Project/clk_div.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660742073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699660742073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2bcddecoder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary2bcddecoder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary2BCDDecoder4-Structural " "Found design unit 1: Binary2BCDDecoder4-Structural" {  } { { "Binary2BCDDecoder4.vhd" "" { Text "H:/Project/Binary2BCDDecoder4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660742104 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCDDecoder4 " "Found entity 1: Binary2BCDDecoder4" {  } { { "Binary2BCDDecoder4.vhd" "" { Text "H:/Project/Binary2BCDDecoder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699660742104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699660742104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLightController " "Elaborating entity \"TrafficLightController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699660742307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCDDecoder4 Binary2BCDDecoder4:instBinary2BCDDecoder4 " "Elaborating entity \"Binary2BCDDecoder4\" for hierarchy \"Binary2BCDDecoder4:instBinary2BCDDecoder4\"" {  } { { "TrafficLightController.bdf" "instBinary2BCDDecoder4" { Schematic "H:/Project/TrafficLightController.bdf" { { 872 856 1040 952 "instBinary2BCDDecoder4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699660742338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter16 Counter16:instCounter16 " "Elaborating entity \"Counter16\" for hierarchy \"Counter16:instCounter16\"" {  } { { "TrafficLightController.bdf" "instCounter16" { Schematic "H:/Project/TrafficLightController.bdf" { { 648 856 1064 792 "instCounter16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699660742354 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalD\[0\] Counter16.vhd(39) " "Inferred latch for \"signalD\[0\]\" at Counter16.vhd(39)" {  } { { "Counter16.vhd" "" { Text "H:/Project/Counter16.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699660742354 "|TrafficLightController|Counter16:instCounter16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalD\[1\] Counter16.vhd(39) " "Inferred latch for \"signalD\[1\]\" at Counter16.vhd(39)" {  } { { "Counter16.vhd" "" { Text "H:/Project/Counter16.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699660742354 "|TrafficLightController|Counter16:instCounter16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalD\[2\] Counter16.vhd(39) " "Inferred latch for \"signalD\[2\]\" at Counter16.vhd(39)" {  } { { "Counter16.vhd" "" { Text "H:/Project/Counter16.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699660742354 "|TrafficLightController|Counter16:instCounter16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalD\[3\] Counter16.vhd(39) " "Inferred latch for \"signalD\[3\]\" at Counter16.vhd(39)" {  } { { "Counter16.vhd" "" { Text "H:/Project/Counter16.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699660742354 "|TrafficLightController|Counter16:instCounter16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 Counter16:instCounter16\|enARdFF_2:\\generateDFF:3:dffInst " "Elaborating entity \"enARdFF_2\" for hierarchy \"Counter16:instCounter16\|enARdFF_2:\\generateDFF:3:dffInst\"" {  } { { "Counter16.vhd" "\\generateDFF:3:dffInst" { Text "H:/Project/Counter16.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699660742370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMController FSMController:instFSMController " "Elaborating entity \"FSMController\" for hierarchy \"FSMController:instFSMController\"" {  } { { "TrafficLightController.bdf" "instFSMController" { Schematic "H:/Project/TrafficLightController.bdf" { { 832 448 640 976 "instFSMController" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699660742401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_2 debouncer_2:instDebouncer " "Elaborating entity \"debouncer_2\" for hierarchy \"debouncer_2:instDebouncer\"" {  } { { "TrafficLightController.bdf" "instDebouncer" { Schematic "H:/Project/TrafficLightController.bdf" { { 440 616 792 552 "instDebouncer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699660742416 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_q1Output debouncer_2.vhd(38) " "Verilog HDL or VHDL warning at debouncer_2.vhd(38): object \"int_q1Output\" assigned a value but never read" {  } { { "debouncer_2.vhd" "" { Text "H:/Project/debouncer_2.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699660742432 "|TrafficLightController|debouncer_2:instDebouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 MUX4:instMUXCounter " "Elaborating entity \"MUX4\" for hierarchy \"MUX4:instMUXCounter\"" {  } { { "TrafficLightController.bdf" "instMUXCounter" { Schematic "H:/Project/TrafficLightController.bdf" { { 648 472 624 792 "instMUXCounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699660742432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstantMST ConstantMST:instConstantMST " "Elaborating entity \"ConstantMST\" for hierarchy \"ConstantMST:instConstantMST\"" {  } { { "TrafficLightController.bdf" "instConstantMST" { Schematic "H:/Project/TrafficLightController.bdf" { { 704 216 360 784 "instConstantMST" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699660742448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConstantSST ConstantSST:instConstantSST " "Elaborating entity \"ConstantSST\" for hierarchy \"ConstantSST:instConstantSST\"" {  } { { "TrafficLightController.bdf" "instConstantSST" { Schematic "H:/Project/TrafficLightController.bdf" { { 624 224 360 704 "instConstantSST" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699660742463 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BCD2\[3\] GND " "Pin \"BCD2\[3\]\" is stuck at GND" {  } { { "TrafficLightController.bdf" "" { Schematic "H:/Project/TrafficLightController.bdf" { { 376 856 1032 392 "BCD2\[3..0\]" "" } { 888 1040 1100 905 "BCD2\[3..0\]" "" } { 368 800 860 385 "BCD2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699660743681 "|TrafficLightController|BCD2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD2\[2\] GND " "Pin \"BCD2\[2\]\" is stuck at GND" {  } { { "TrafficLightController.bdf" "" { Schematic "H:/Project/TrafficLightController.bdf" { { 376 856 1032 392 "BCD2\[3..0\]" "" } { 888 1040 1100 905 "BCD2\[3..0\]" "" } { 368 800 860 385 "BCD2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699660743681 "|TrafficLightController|BCD2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BCD2\[1\] GND " "Pin \"BCD2\[1\]\" is stuck at GND" {  } { { "TrafficLightController.bdf" "" { Schematic "H:/Project/TrafficLightController.bdf" { { 376 856 1032 392 "BCD2\[3..0\]" "" } { 888 1040 1100 905 "BCD2\[3..0\]" "" } { 368 800 860 385 "BCD2\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699660743681 "|TrafficLightController|BCD2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699660743681 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699660743885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699660744853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699660744853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699660745337 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699660745337 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699660745337 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699660745337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699660745446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 18:59:05 2023 " "Processing ended: Fri Nov 10 18:59:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699660745446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699660745446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699660745446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699660745446 ""}
