Protel Design System Design Rule Check
PCB File : C:\Users\ASUS-X570\Documents\github\usb-c_power_supply\USB-C_PD_power_supply\Device.PcbDoc
Date     : 03.01.2026
Time     : 17:25:23

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad C12-2(225mil,620mil) on Multi-Layer And Pad U4-32(765.189mil,1395mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad C13-2(793.701mil,1490mil) on Bottom Layer And Pad U1-9(818.583mil,3245.787mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad U4-32(765.189mil,1395mil) on Top Layer And Pad C13-2(793.701mil,1490mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad R66-2(1640mil,2890mil) on Top Layer And Pad C17-2(1651.299mil,2800mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS_LV Between Pad U4-27(765.189mil,1473.74mil) on Top Layer And Pad C2-2(933.425mil,620mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VCC Between Pad C24-2(1300mil,581.85mil) on Top Layer And Pad U7-4(1740.733mil,344.567mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PPEXT Between Pad D3-1(1555mil,1168.583mil) on Top Layer And Pad C25-2(1680mil,668.15mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC26_2 Between Pad R70-1(1390mil,620mil) on Top Layer And Pad C26-2(1480mil,561.85mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC26_2 Between Pad R71-2(1445mil,179.055mil) on Top Layer And Pad C26-2(1480mil,561.85mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC26_2 Between Pad C26-2(1480mil,561.85mil) on Top Layer And Pad U7-2(1740.733mil,395.748mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC27_1 Between Pad U7-8(1740.733mil,242.205mil) on Top Layer And Pad C27-1(1970mil,561.85mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC30_1 Between Pad C30-1(1580mil,561.85mil) on Top Layer And Pad U7-7(1740.733mil,267.795mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SW1 Between Pad C31-1(1780mil,561.85mil) on Top Layer And Pad U7-28(1959.267mil,421.339mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SW2 Between Pad C32-1(1875mil,561.85mil) on Top Layer And Pad Q12-2(2325mil,2230mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SW2 Between Pad C32-1(1875mil,561.85mil) on Top Layer And Pad U7-18(1959.267mil,165.433mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ISNS- Between Pad C33-2(1360mil,233.15mil) on Top Layer And Pad U7-13(1740.733mil,114.252mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC34_2 Between Pad C35-2(3263.425mil,735mil) on Multi-Layer And Pad C34-2(3268.425mil,290mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC34_2 Between Pad C35-2(3263.425mil,735mil) on Multi-Layer And Pad C38-2(3263.425mil,1145mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC34_2 Between Pad C38-2(3263.425mil,1145mil) on Multi-Layer And Pad C36-2(3545mil,1145mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC34_2 Between Pad R79-1(3315mil,1437.795mil) on Top Layer And Pad C37-2(3545mil,1555mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC34_2 Between Pad C38-2(3263.425mil,1145mil) on Multi-Layer And Pad R79-1(3315mil,1437.795mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VOSNS Between Pad C40-2(3440mil,2095mil) on Multi-Layer And Pad C39-2(3440mil,2695mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VOSNS Between Pad L2-2(2915mil,3061mil) on Top Layer And Pad C39-2(3440mil,2695mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VOSNS Between Pad R78-1(3140mil,1884.527mil) on Top Layer And Pad C40-2(3440mil,2095mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VOUT+ Between Pad C42-2(2765mil,3721.575mil) on Multi-Layer And Pad C41-2(3070mil,3725.787mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net CS Between Pad C43-2(2070mil,668.15mil) on Top Layer And Pad R80-2(2145mil,1160.472mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CS Between Pad U7-16(1959.267mil,114.252mil) on Top Layer And Pad C43-2(2070mil,668.15mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC5_1 Between Pad U3-4(803.386mil,2024.691mil) on Top Layer And Pad C5-1(1330mil,1773.15mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net C_CC2 Between Pad R45-2(945mil,1719.055mil) on Top Layer And Pad C7-2(1045mil,1549.173mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net C_CC2 Between Pad U4-25(765.189mil,1505.236mil) on Top Layer And Pad C7-2(1045mil,1549.173mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net C_CC1 Between Pad U4-24(787.476mil,1527.524mil) on Top Layer And Pad C8-2(1140mil,1549.173mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VOUT+ Between Pad D2-1(3593.898mil,3840mil) on Top Layer And Pad MP1-1(3655mil,3479.606mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetD2_2 Between Pad D2-2(3456.102mil,3840mil) on Top Layer And Pad R69-2(3550.472mil,3745mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PPEXT Between Pad D3-1(1555mil,1168.583mil) on Top Layer And Pad Q11-2(2380.512mil,1560mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PPEXT Between Pad Q3-5(1170mil,2660mil) on Top Layer And Pad D3-1(1555mil,1168.583mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD3_2 Between Pad R70-2(1390mil,679.055mil) on Top Layer And Pad D3-2(1555mil,991.417mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC Between Pad D4-1(1705mil,1167.165mil) on Top Layer And Pad D5-1(1850mil,1167.165mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC Between Pad D4-1(1705mil,1167.165mil) on Top Layer And Pad U7-4(1740.733mil,344.567mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CC1 Between Pad J1-A5(376.417mil,1699.528mil) on Top Layer [Unplated] And Pad U2-12(600.748mil,1788.682mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net D+ Between Pad J1-B6(332.716mil,1654.252mil) on Multi-Layer And Pad J1-A6(376.417mil,1679.842mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net D+ Between Pad J1-A6(376.417mil,1679.842mil) on Top Layer [Unplated] And Pad U4-22(818.972mil,1527.524mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net D- Between Pad J1-B7(332.716mil,1685.748mil) on Multi-Layer And Pad J1-A7(376.417mil,1660.158mil) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net D- Between Pad J1-A7(376.417mil,1660.158mil) on Top Layer [Unplated] And Pad U4-23(803.224mil,1527.524mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SBU1 Between Pad J1-A8(376.417mil,1640.472mil) on Top Layer [Unplated] And Pad U2-15(553.504mil,1788.682mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CC2 Between Pad J1-B5(305.158mil,1638.504mil) on Multi-Layer And Pad U2-11(616.496mil,1788.682mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SBU2 Between Pad J1-B8(305.158mil,1701.496mil) on Multi-Layer And Pad U2-14(569.252mil,1788.682mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VOUT+ Between Pad MP1-1(3480.394mil,3130.394mil) on Multi-Layer And Pad MP1-1(3480.394mil,3305mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VOUT+ Between Pad MP1-1(3480.394mil,3130.394mil) on Multi-Layer And Pad MP1-1(3655mil,3130.394mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VOUT+ Between Pad R86-2(3295mil,3105mil) on Top Layer And Pad MP1-1(3480.394mil,3130.394mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VOUT+ Between Pad MP1-1(3480.394mil,3305mil) on Multi-Layer And Pad MP1-1(3480.394mil,3479.606mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VOUT+ Between Pad MP1-1(3655mil,3130.394mil) on Multi-Layer And Pad MP1-1(3829.606mil,3130.394mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VOUT+ Between Pad MP1-1(3655mil,3479.606mil) on Multi-Layer And Pad MP1-1(3829.606mil,3479.606mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VOUT+ Between Pad MP1-1(3829.606mil,3130.394mil) on Multi-Layer And Pad MP1-1(3829.606mil,3305mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VOUT+ Between Pad MP1-1(3829.606mil,3305mil) on Multi-Layer And Pad MP1-1(3829.606mil,3479.606mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP1_1 Between Pad R16-1(1804.527mil,3562.222mil) on Top Layer And Pad P1-1(1955mil,3845mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net USART_RX Between Pad R22-2(1639.527mil,3394.444mil) on Top Layer And Pad P1-3(2155mil,3845mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net USART_TX Between Pad R20-2(1639.527mil,3310.555mil) on Top Layer And Pad P1-4(2255mil,3845mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetP2_1 Between Pad P2-1(1460mil,3845mil) on Multi-Layer And Pad R19-1(1804.527mil,3646.11mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DISP_SDA Between Pad R32-1(355.945mil,3298.75mil) on Top Layer And Pad P2-4(1760mil,3845mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net HDRV2 Between Pad U7-19(1959.267mil,191.024mil) on Top Layer And Pad Q10-1(2325mil,2930mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC34_2 Between Pad Q10-2(2325mil,2830mil) on Multi-Layer And Pad R77-1(3210mil,1825.473mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ1_1 Between Pad U2-17(526.318mil,1745.748mil) on Top Layer And Pad Q1-1(590mil,1357.598mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net LDRV2 Between Pad U7-21(1959.267mil,242.205mil) on Top Layer And Pad Q12-1(2325mil,2330mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ12_3 Between Pad R80-1(2145mil,1219.527mil) on Top Layer And Pad Q12-3(2325mil,2130mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VBUS_LV Between Pad Q1-3(510mil,1395mil) on Top Layer And Pad U2-19(526.318mil,1714.252mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS_LV Between Pad Q1-3(510mil,1395mil) on Top Layer And Pad U4-27(765.189mil,1473.74mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SW1 Between Pad U7-28(1959.267mil,421.339mil) on Top Layer And Pad Q13-2(2380.512mil,965mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ12_3 Between Pad R80-1(2145mil,1219.527mil) on Top Layer And Pad Q13-3(2380.512mil,1065mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ12_3 Between Pad Q13-3(2380.512mil,1065mil) on Multi-Layer And Pad R81-2(2405mil,337.205mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ2_4 Between Pad Q2-4(875mil,2435mil) on Top Layer And Pad Q3-4(1170mil,2430mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ2_4 Between Pad U3-6(777.795mil,2115.309mil) on Top Layer And Pad Q2-4(875mil,2435mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO6 Between Pad Q5-1(305.612mil,2165.315mil) on Top Layer And Pad Q4-1(306.224mil,2315.315mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ4_2 Between Pad Q4-2(306.224mil,2354.685mil) on Top Layer And Pad R52-2(440mil,2429.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO6 Between Pad Q5-1(305.612mil,2165.315mil) on Top Layer And Pad U4-31(765.189mil,1410.748mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ5_2 Between Pad Q5-2(305.612mil,2204.685mil) on Top Layer And Pad R53-2(520mil,2430mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ6_2 Between Pad Q6-2(298.5mil,2504.685mil) on Top Layer And Pad R56-1(520mil,2205mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ7_2 Between Pad Q7-2(300mil,2064.37mil) on Top Layer And Pad R57-1(600mil,2370mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ8_1 Between Pad Q8-1(1506.595mil,1482.402mil) on Top Layer And Pad U8-7(1765mil,1625.024mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR10_2 Between Pad R10-2(734.375mil,2799.528mil) on Top Layer And Pad U8-2(1765mil,1434.976mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR11_2 Between Pad U1-40(1029.213mil,3456.417mil) on Top Layer And Pad R11-2(1081.667mil,3805.472mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR12_1 Between Pad R12-1(813.75mil,2740.472mil) on Top Layer And Pad U1-15(911.102mil,3133.583mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR14_1 Between Pad R14-1(893.125mil,2799.528mil) on Top Layer And Pad U1-16(930.787mil,3133.583mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad R16-2(1745.472mil,3562.222mil) on Top Layer And Pad R19-2(1745.472mil,3646.11mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad R7-1(1745.472mil,3478.333mil) on Top Layer And Pad R16-2(1745.472mil,3562.222mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR17_1 Between Pad U1-29(1141.417mil,3265.472mil) on Top Layer And Pad R17-1(1580.472mil,3226.666mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR18_2 Between Pad R18-2(838.333mil,3805.472mil) on Top Layer And Pad U1-43(970.158mil,3456.417mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR20_1 Between Pad U1-30(1141.417mil,3285.157mil) on Top Layer And Pad R20-1(1580.472mil,3310.555mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR21_2 Between Pad R21-2(676.111mil,3805.472mil) on Top Layer And Pad U1-45(930.787mil,3456.417mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR2_2 Between Pad U1-18(970.158mil,3133.583mil) on Top Layer And Pad R2-2(972.5mil,2799.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR23_2 Between Pad R23-2(595mil,3805.472mil) on Top Layer And Pad U1-46(911.102mil,3456.417mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR24_1 Between Pad U1-32(1141.417mil,3324.528mil) on Top Layer And Pad R24-1(1580.472mil,3478.333mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR25_2 Between Pad U1-26(1141.417mil,3206.417mil) on Top Layer And Pad R25-2(1580.472mil,2975mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR27_2 Between Pad U1-27(1141.417mil,3226.102mil) on Top Layer And Pad R27-2(1580.472mil,3058.889mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR28_1 Between Pad U1-34(1141.417mil,3363.898mil) on Top Layer And Pad R28-1(1580.472mil,3646.11mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR30_2 Between Pad U1-28(1141.417mil,3245.787mil) on Top Layer And Pad R30-2(1580.472mil,3142.778mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR3_1 Between Pad R3-1(415mil,2963.75mil) on Top Layer And Pad U1-11(818.583mil,3206.417mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR31_2 Between Pad R31-2(1243.889mil,3864.528mil) on Top Layer And Pad R49-1(1300mil,1494.055mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR3_2 Between Pad R3-2(355.945mil,2963.75mil) on Top Layer And Pad U7-17(1959.267mil,139.843mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR32_2 Between Pad R32-2(415mil,3298.75mil) on Top Layer And Pad U1-5(818.583mil,3324.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR33_1 Between Pad R33-1(415mil,3550mil) on Top Layer And Pad U1-2(818.583mil,3383.583mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR34_2 Between Pad R34-2(415mil,3215mil) on Top Layer And Pad U1-6(818.583mil,3304.843mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad R36-1(1745.472mil,3394.444mil) on Top Layer And Pad R7-1(1745.472mil,3478.333mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad R36-1(1745.472mil,3394.444mil) on Top Layer And Track (1751.85mil,3258.189mil)(1751.85mil,3270mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR36_2 Between Pad R36-2(1804.527mil,3394.444mil) on Top Layer And Pad SW2-4(2233.583mil,3726.496mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR39_2 Between Pad R39-2(757.222mil,3805.472mil) on Top Layer And Pad U1-44(950.472mil,3456.417mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR40_1 Between Pad U1-21(1029.213mil,3133.583mil) on Top Layer And Pad R40-1(1210.625mil,2799.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR4_2 Between Pad U1-19(989.842mil,3133.583mil) on Top Layer And Pad R4-2(1051.875mil,2799.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR42_2 Between Pad R42-2(415mil,3131.25mil) on Top Layer And Pad U1-7(818.583mil,3285.157mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net C_CC1 Between Pad U2-4(600.748mil,1671.318mil) on Top Layer And Pad R43-2(870mil,1719.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net C_CC1 Between Pad U4-24(787.476mil,1527.524mil) on Top Layer And Pad R43-2(870mil,1719.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR44_1 Between Pad R44-1(1420mil,1655.473mil) on Top Layer And Pad R47-2(1505mil,1655.472mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR44_1 Between Pad U3-7(752.205mil,2115.309mil) on Top Layer And Pad R44-1(1420mil,1655.473mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR45_1 Between Pad U2-6(643.682mil,1698.504mil) on Top Layer And Pad R45-1(945mil,1660mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FLT_N Between Pad U2-9(643.682mil,1745.748mil) on Top Layer And Pad R46-1(795mil,1660.473mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net FLT_N Between Pad R46-1(795mil,1660.473mil) on Top Layer And Pad U4-18(881.965mil,1527.524mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR31_2 Between Pad U4-9(920mil,1395mil) on Top Layer And Pad R49-1(1300mil,1494.055mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net C_SBU2 Between Pad R54-2(440mil,2264.528mil) on Top Layer And Pad R52-1(440mil,2370.472mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO2 Between Pad R54-1(440mil,2205.472mil) on Top Layer And Pad U4-7(881.965mil,1372.713mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net C_SBU2 Between Pad R54-2(440mil,2264.528mil) on Top Layer And Pad R56-2(520mil,2264.055mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO0 Between Pad R55-1(600mil,2205mil) on Top Layer And Pad U4-5(850.468mil,1372.713mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net C_SBU2 Between Pad R56-2(520mil,2264.055mil) on Top Layer And Pad U2-2(569.252mil,1671.318mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ADCIN1 Between Pad R58-1(800mil,1130.473mil) on Top Layer And Pad R60-2(885mil,1189.528mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ADCIN1 Between Pad R58-1(800mil,1130.473mil) on Top Layer And Pad U4-2(803.224mil,1372.713mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ADCIN2 Between Pad R61-2(630mil,1189.528mil) on Top Layer And Pad R59-1(715mil,1130.473mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ADCIN2 Between Pad R59-1(715mil,1130.473mil) on Top Layer And Pad U4-3(818.972mil,1372.713mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR6_1 Between Pad R6-1(1131.25mil,2740.472mil) on Top Layer And Pad U9-9(2932.5mil,699.685mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR64_2 Between Pad R64-2(965mil,2039.528mil) on Top Layer And Pad U5-4(1179.882mil,2010.315mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR65_2 Between Pad R65-2(1040mil,2039.528mil) on Top Layer And Pad U5-5(1179.882mil,1990.63mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad R66-2(1640mil,2890mil) on Top Layer And Track (1741.102mil,3097.598mil)(1751.929mil,3097.598mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR67_1 Between Pad R67-1(1025mil,1189.055mil) on Top Layer And Pad R72-2(1110mil,1189.055mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VOSNS Between Pad R68-2(1280mil,1130mil) on Top Layer And Pad R79-2(3315mil,1662.205mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VOSNS Between Pad R68-2(1280mil,1130mil) on Top Layer And Pad U7-12(1740.733mil,139.843mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR67_1 Between Pad R72-2(1110mil,1189.055mil) on Top Layer And Pad U8-1(1715mil,1434.976mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC34_2 Between Pad R77-1(3210mil,1825.473mil) on Top Layer And Pad R79-1(3315mil,1437.795mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VOSNS Between Pad R78-1(3140mil,1884.527mil) on Top Layer And Pad R79-2(3315mil,1662.205mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ISNS- Between Pad U7-13(1740.733mil,114.252mil) on Top Layer And Pad R78-2(3140mil,1825.472mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR8_1 Between Pad R8-1(655mil,2799.528mil) on Top Layer And Pad U1-13(871.732mil,3133.583mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ12_3 Between Pad R81-2(2405mil,337.205mil) on Top Layer And Pad R82-2(2575mil,337.205mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ12_3 Between Pad R82-2(2575mil,337.205mil) on Top Layer And Pad R83-2(2745mil,337.205mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ12_3 Between Pad R83-2(2745mil,337.205mil) on Top Layer And Pad R84-2(2920mil,337.205mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR88_1 Between Pad R88-1(2730mil,704.055mil) on Top Layer And Pad U9-2(2818.5mil,699.685mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR88_2 Between Pad R88-2(2730mil,645mil) on Top Layer And Pad U9-3(2818.5mil,680mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR9_2 Between Pad U1-39(1048.898mil,3456.417mil) on Top Layer And Pad R9-2(1162.778mil,3805.472mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad U1-17(950.472mil,3133.583mil) on Top Layer And Pad U1-24(1088.268mil,3133.583mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad U1-9(818.583mil,3245.787mil) on Top Layer And Pad U1-17(950.472mil,3133.583mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad U1-24(1088.268mil,3133.583mil) on Top Layer And Track (1741.102mil,3097.598mil)(1751.929mil,3097.598mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 3V3 Between Pad U1-9(818.583mil,3245.787mil) on Top Layer And Track (818.583mil,3403.268mil)(841.368mil,3403.268mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net EPR_EN Between Pad U2-16(526.318mil,1761.496mil) on Top Layer And Pad U4-6(866.216mil,1372.713mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net C_CC2 Between Pad U2-5(616.496mil,1671.318mil) on Top Layer And Pad U4-25(765.189mil,1505.236mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PP_EN Between Pad U3-1(726.614mil,2024.691mil) on Top Layer And Pad U4-20(850.468mil,1527.524mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS_LV Between Pad U4-27(765.189mil,1473.74mil) on Top Layer And Pad U4-26(765.189mil,1489.488mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC Between Pad U7-4(1740.733mil,344.567mil) on Top Layer And Pad U7-23(1959.267mil,293.386mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net COMP Between Track (1105.925mil,689.075mil)(1199.075mil,689.075mil) on Top Layer And Pad U7-9(1740.733mil,216.614mil) on Top Layer 
Rule Violations :153

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=1000mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (InPadClass('PowerPads'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=11.811mil) (Conductor Width=5mil) (Air Gap=5mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=3mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=11.811mil) (Max=248.031mil) (All)
   Violation between Hole Size Constraint: (7.874mil < 11.811mil) Via (1212.362mil,2030mil) from Top Layer to Bottom Layer Actual Hole Size = 7.874mil
   Violation between Hole Size Constraint: (7.874mil < 11.811mil) Via (1235mil,1992.598mil) from Top Layer to Bottom Layer Actual Hole Size = 7.874mil
   Violation between Hole Size Constraint: (7.874mil < 11.811mil) Via (1235mil,2067.402mil) from Top Layer to Bottom Layer Actual Hole Size = 7.874mil
   Violation between Hole Size Constraint: (7.874mil < 11.811mil) Via (1257.638mil,2030mil) from Top Layer to Bottom Layer Actual Hole Size = 7.874mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=9.842mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (7.773mil < 9.842mil) Between Pad J1-2(305.158mil,1523.347mil) on Multi-Layer And Pad J1-B1(332.716mil,1549.921mil) on Multi-Layer 
Rule Violations :1

Processing Rule : Minimum Solder Mask Sliver (Gap=0mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=5mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad L1-1(1870mil,2302.913mil) on Top Layer And Text ".Designator" (1845mil,2247.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad L2-1(2915mil,3409mil) on Top Layer And Text ".Designator" (2890mil,3372.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad L3-1(2615mil,1535mil) on Multi-Layer And Track (2603.189mil,1436.575mil)(2603.189mil,1505.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad L3-2(2615mil,2795mil) on Multi-Layer And Track (2603.189mil,2824.528mil)(2603.189mil,2893.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R10-1(734.375mil,2740.472mil) on Top Layer And Track (720.596mil,2762.126mil)(720.596mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R10-1(734.375mil,2740.472mil) on Top Layer And Track (748.155mil,2762.126mil)(748.155mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R10-2(734.375mil,2799.528mil) on Top Layer And Track (720.596mil,2762.126mil)(720.596mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R10-2(734.375mil,2799.528mil) on Top Layer And Track (748.155mil,2762.126mil)(748.155mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R1-1(415mil,3047.5mil) on Top Layer And Track (377.598mil,3033.72mil)(393.346mil,3033.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R1-1(415mil,3047.5mil) on Top Layer And Track (377.598mil,3061.28mil)(393.346mil,3061.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R11-1(1081.667mil,3864.528mil) on Top Layer And Track (1067.887mil,3827.126mil)(1067.887mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R11-1(1081.667mil,3864.528mil) on Top Layer And Track (1095.446mil,3827.126mil)(1095.446mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R11-2(1081.667mil,3805.472mil) on Top Layer And Track (1067.887mil,3827.126mil)(1067.887mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R11-2(1081.667mil,3805.472mil) on Top Layer And Track (1095.446mil,3827.126mil)(1095.446mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R1-2(355.945mil,3047.5mil) on Top Layer And Track (377.598mil,3033.72mil)(393.346mil,3033.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R1-2(355.945mil,3047.5mil) on Top Layer And Track (377.598mil,3061.28mil)(393.346mil,3061.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R12-1(813.75mil,2740.472mil) on Top Layer And Track (799.971mil,2762.126mil)(799.971mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R12-1(813.75mil,2740.472mil) on Top Layer And Track (827.53mil,2762.126mil)(827.53mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R12-2(813.75mil,2799.528mil) on Top Layer And Track (799.971mil,2762.126mil)(799.971mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R12-2(813.75mil,2799.528mil) on Top Layer And Track (827.53mil,2762.126mil)(827.53mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R13-1(1000.556mil,3864.528mil) on Top Layer And Track (1014.335mil,3827.126mil)(1014.335mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R13-1(1000.556mil,3864.528mil) on Top Layer And Track (986.776mil,3827.126mil)(986.776mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R13-2(1000.556mil,3805.472mil) on Top Layer And Track (1014.335mil,3827.126mil)(1014.335mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R13-2(1000.556mil,3805.472mil) on Top Layer And Track (986.776mil,3827.126mil)(986.776mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R14-1(893.125mil,2799.528mil) on Top Layer And Track (879.345mil,2762.126mil)(879.345mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R14-1(893.125mil,2799.528mil) on Top Layer And Track (906.904mil,2762.126mil)(906.904mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R14-2(893.125mil,2740.472mil) on Top Layer And Track (879.345mil,2762.126mil)(879.345mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R14-2(893.125mil,2740.472mil) on Top Layer And Track (906.904mil,2762.126mil)(906.904mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R15-1(919.444mil,3864.528mil) on Top Layer And Track (905.665mil,3827.126mil)(905.665mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R15-1(919.444mil,3864.528mil) on Top Layer And Track (933.224mil,3827.126mil)(933.224mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R15-2(919.444mil,3805.472mil) on Top Layer And Track (905.665mil,3827.126mil)(905.665mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R15-2(919.444mil,3805.472mil) on Top Layer And Track (933.224mil,3827.126mil)(933.224mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R16-1(1804.527mil,3562.222mil) on Top Layer And Track (1767.126mil,3548.442mil)(1782.874mil,3548.442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R16-1(1804.527mil,3562.222mil) on Top Layer And Track (1767.126mil,3576.001mil)(1782.874mil,3576.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R16-2(1745.472mil,3562.222mil) on Top Layer And Track (1767.126mil,3548.442mil)(1782.874mil,3548.442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R16-2(1745.472mil,3562.222mil) on Top Layer And Track (1767.126mil,3576.001mil)(1782.874mil,3576.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R17-1(1580.472mil,3226.666mil) on Top Layer And Track (1602.126mil,3212.887mil)(1617.874mil,3212.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R17-1(1580.472mil,3226.666mil) on Top Layer And Track (1602.126mil,3240.446mil)(1617.874mil,3240.446mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R17-2(1639.527mil,3226.666mil) on Top Layer And Track (1602.126mil,3212.887mil)(1617.874mil,3212.887mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R17-2(1639.527mil,3226.666mil) on Top Layer And Track (1602.126mil,3240.446mil)(1617.874mil,3240.446mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R18-1(838.333mil,3864.528mil) on Top Layer And Track (824.554mil,3827.126mil)(824.554mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R18-1(838.333mil,3864.528mil) on Top Layer And Track (852.113mil,3827.126mil)(852.113mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R18-2(838.333mil,3805.472mil) on Top Layer And Track (824.554mil,3827.126mil)(824.554mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R18-2(838.333mil,3805.472mil) on Top Layer And Track (852.113mil,3827.126mil)(852.113mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R19-1(1804.527mil,3646.11mil) on Top Layer And Track (1767.126mil,3632.331mil)(1782.874mil,3632.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R19-1(1804.527mil,3646.11mil) on Top Layer And Track (1767.126mil,3659.89mil)(1782.874mil,3659.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R19-2(1745.472mil,3646.11mil) on Top Layer And Track (1767.126mil,3632.331mil)(1782.874mil,3632.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R19-2(1745.472mil,3646.11mil) on Top Layer And Track (1767.126mil,3659.89mil)(1782.874mil,3659.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R20-1(1580.472mil,3310.555mil) on Top Layer And Track (1602.126mil,3296.776mil)(1617.874mil,3296.776mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R20-1(1580.472mil,3310.555mil) on Top Layer And Track (1602.126mil,3324.335mil)(1617.874mil,3324.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R20-2(1639.527mil,3310.555mil) on Top Layer And Track (1602.126mil,3296.776mil)(1617.874mil,3296.776mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R20-2(1639.527mil,3310.555mil) on Top Layer And Track (1602.126mil,3324.335mil)(1617.874mil,3324.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R2-1(972.5mil,2740.472mil) on Top Layer And Track (958.721mil,2762.126mil)(958.721mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R2-1(972.5mil,2740.472mil) on Top Layer And Track (986.28mil,2762.126mil)(986.28mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R21-1(676.111mil,3864.528mil) on Top Layer And Track (662.332mil,3827.126mil)(662.332mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R21-1(676.111mil,3864.528mil) on Top Layer And Track (689.891mil,3827.126mil)(689.891mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R21-2(676.111mil,3805.472mil) on Top Layer And Track (662.332mil,3827.126mil)(662.332mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R21-2(676.111mil,3805.472mil) on Top Layer And Track (689.891mil,3827.126mil)(689.891mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R2-2(972.5mil,2799.528mil) on Top Layer And Track (958.721mil,2762.126mil)(958.721mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R2-2(972.5mil,2799.528mil) on Top Layer And Track (986.28mil,2762.126mil)(986.28mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R22-1(1580.472mil,3394.444mil) on Top Layer And Track (1602.126mil,3380.664mil)(1617.874mil,3380.664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R22-1(1580.472mil,3394.444mil) on Top Layer And Track (1602.126mil,3408.224mil)(1617.874mil,3408.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R22-2(1639.527mil,3394.444mil) on Top Layer And Track (1602.126mil,3380.664mil)(1617.874mil,3380.664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R22-2(1639.527mil,3394.444mil) on Top Layer And Track (1602.126mil,3408.224mil)(1617.874mil,3408.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R23-1(595mil,3864.528mil) on Top Layer And Track (581.221mil,3827.126mil)(581.221mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R23-1(595mil,3864.528mil) on Top Layer And Track (608.78mil,3827.126mil)(608.78mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R23-2(595mil,3805.472mil) on Top Layer And Track (581.221mil,3827.126mil)(581.221mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R23-2(595mil,3805.472mil) on Top Layer And Track (608.78mil,3827.126mil)(608.78mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R24-1(1580.472mil,3478.333mil) on Top Layer And Track (1602.126mil,3464.553mil)(1617.874mil,3464.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R24-1(1580.472mil,3478.333mil) on Top Layer And Track (1602.126mil,3492.112mil)(1617.874mil,3492.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R24-2(1639.527mil,3478.333mil) on Top Layer And Track (1602.126mil,3464.553mil)(1617.874mil,3464.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R24-2(1639.527mil,3478.333mil) on Top Layer And Track (1602.126mil,3492.112mil)(1617.874mil,3492.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R25-1(1639.527mil,2975mil) on Top Layer And Track (1602.126mil,2961.22mil)(1617.874mil,2961.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R25-1(1639.527mil,2975mil) on Top Layer And Track (1602.126mil,2988.78mil)(1617.874mil,2988.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R25-2(1580.472mil,2975mil) on Top Layer And Track (1602.126mil,2961.22mil)(1617.874mil,2961.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R25-2(1580.472mil,2975mil) on Top Layer And Track (1602.126mil,2988.78mil)(1617.874mil,2988.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R26-1(1580.472mil,3562.222mil) on Top Layer And Track (1602.126mil,3548.442mil)(1617.874mil,3548.442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R26-1(1580.472mil,3562.222mil) on Top Layer And Track (1602.126mil,3576.001mil)(1617.874mil,3576.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R26-2(1639.527mil,3562.222mil) on Top Layer And Track (1602.126mil,3548.442mil)(1617.874mil,3548.442mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R26-2(1639.527mil,3562.222mil) on Top Layer And Track (1602.126mil,3576.001mil)(1617.874mil,3576.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R27-1(1639.527mil,3058.889mil) on Top Layer And Track (1602.126mil,3045.109mil)(1617.874mil,3045.109mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R27-1(1639.527mil,3058.889mil) on Top Layer And Track (1602.126mil,3072.668mil)(1617.874mil,3072.668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R27-2(1580.472mil,3058.889mil) on Top Layer And Track (1602.126mil,3045.109mil)(1617.874mil,3045.109mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R27-2(1580.472mil,3058.889mil) on Top Layer And Track (1602.126mil,3072.668mil)(1617.874mil,3072.668mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R28-1(1580.472mil,3646.11mil) on Top Layer And Track (1602.126mil,3632.331mil)(1617.874mil,3632.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R28-1(1580.472mil,3646.11mil) on Top Layer And Track (1602.126mil,3659.89mil)(1617.874mil,3659.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R28-2(1639.527mil,3646.11mil) on Top Layer And Track (1602.126mil,3632.331mil)(1617.874mil,3632.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R28-2(1639.527mil,3646.11mil) on Top Layer And Track (1602.126mil,3659.89mil)(1617.874mil,3659.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R29-1(1325mil,3805.472mil) on Top Layer And Track (1311.22mil,3827.126mil)(1311.22mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R29-1(1325mil,3805.472mil) on Top Layer And Track (1338.78mil,3827.126mil)(1338.78mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R29-2(1325mil,3864.528mil) on Top Layer And Track (1311.22mil,3827.126mil)(1311.22mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R29-2(1325mil,3864.528mil) on Top Layer And Track (1338.78mil,3827.126mil)(1338.78mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R30-1(1639.527mil,3142.778mil) on Top Layer And Track (1602.126mil,3128.998mil)(1617.874mil,3128.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R30-1(1639.527mil,3142.778mil) on Top Layer And Track (1602.126mil,3156.557mil)(1617.874mil,3156.557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R30-2(1580.472mil,3142.778mil) on Top Layer And Track (1602.126mil,3128.998mil)(1617.874mil,3128.998mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R30-2(1580.472mil,3142.778mil) on Top Layer And Track (1602.126mil,3156.557mil)(1617.874mil,3156.557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R3-1(415mil,2963.75mil) on Top Layer And Track (377.598mil,2949.97mil)(393.346mil,2949.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R3-1(415mil,2963.75mil) on Top Layer And Track (377.598mil,2977.53mil)(393.346mil,2977.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R31-1(1243.889mil,3805.472mil) on Top Layer And Track (1230.109mil,3827.126mil)(1230.109mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R31-1(1243.889mil,3805.472mil) on Top Layer And Track (1257.668mil,3827.126mil)(1257.668mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R31-2(1243.889mil,3864.528mil) on Top Layer And Track (1230.109mil,3827.126mil)(1230.109mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R31-2(1243.889mil,3864.528mil) on Top Layer And Track (1257.668mil,3827.126mil)(1257.668mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R3-2(355.945mil,2963.75mil) on Top Layer And Track (377.598mil,2949.97mil)(393.346mil,2949.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R3-2(355.945mil,2963.75mil) on Top Layer And Track (377.598mil,2977.53mil)(393.346mil,2977.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R32-1(355.945mil,3298.75mil) on Top Layer And Track (377.598mil,3284.97mil)(393.346mil,3284.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R32-1(355.945mil,3298.75mil) on Top Layer And Track (377.598mil,3312.53mil)(393.346mil,3312.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R32-2(415mil,3298.75mil) on Top Layer And Track (377.598mil,3284.97mil)(393.346mil,3284.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R32-2(415mil,3298.75mil) on Top Layer And Track (377.598mil,3312.53mil)(393.346mil,3312.53mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R33-1(415mil,3550mil) on Top Layer And Track (377.598mil,3536.22mil)(393.346mil,3536.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R33-1(415mil,3550mil) on Top Layer And Track (377.598mil,3563.78mil)(393.346mil,3563.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R33-2(355.945mil,3550mil) on Top Layer And Track (377.598mil,3536.22mil)(393.346mil,3536.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R33-2(355.945mil,3550mil) on Top Layer And Track (377.598mil,3563.78mil)(393.346mil,3563.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R34-1(355.945mil,3215mil) on Top Layer And Track (377.598mil,3201.22mil)(393.346mil,3201.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R34-1(355.945mil,3215mil) on Top Layer And Track (377.598mil,3228.78mil)(393.346mil,3228.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R34-2(415mil,3215mil) on Top Layer And Track (377.598mil,3201.22mil)(393.346mil,3201.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R34-2(415mil,3215mil) on Top Layer And Track (377.598mil,3228.78mil)(393.346mil,3228.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R35-1(415mil,3466.25mil) on Top Layer And Track (377.598mil,3452.47mil)(393.346mil,3452.47mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R35-1(415mil,3466.25mil) on Top Layer And Track (377.598mil,3480.03mil)(393.346mil,3480.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R35-2(355.945mil,3466.25mil) on Top Layer And Track (377.598mil,3452.47mil)(393.346mil,3452.47mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R35-2(355.945mil,3466.25mil) on Top Layer And Track (377.598mil,3480.03mil)(393.346mil,3480.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R36-1(1745.472mil,3394.444mil) on Top Layer And Track (1767.126mil,3380.664mil)(1782.874mil,3380.664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R36-1(1745.472mil,3394.444mil) on Top Layer And Track (1767.126mil,3408.224mil)(1782.874mil,3408.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R36-2(1804.527mil,3394.444mil) on Top Layer And Track (1767.126mil,3380.664mil)(1782.874mil,3380.664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R36-2(1804.527mil,3394.444mil) on Top Layer And Track (1767.126mil,3408.224mil)(1782.874mil,3408.224mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R37-1(415mil,3382.5mil) on Top Layer And Track (377.598mil,3368.72mil)(393.346mil,3368.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R37-1(415mil,3382.5mil) on Top Layer And Track (377.598mil,3396.28mil)(393.346mil,3396.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R37-2(355.945mil,3382.5mil) on Top Layer And Track (377.598mil,3368.72mil)(393.346mil,3368.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R37-2(355.945mil,3382.5mil) on Top Layer And Track (377.598mil,3396.28mil)(393.346mil,3396.28mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R38-1(1639.527mil,3729.999mil) on Top Layer And Track (1602.126mil,3716.22mil)(1617.874mil,3716.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R38-1(1639.527mil,3729.999mil) on Top Layer And Track (1602.126mil,3743.779mil)(1617.874mil,3743.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R38-2(1580.472mil,3729.999mil) on Top Layer And Track (1602.126mil,3716.22mil)(1617.874mil,3716.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R38-2(1580.472mil,3729.999mil) on Top Layer And Track (1602.126mil,3743.779mil)(1617.874mil,3743.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R39-1(757.222mil,3864.528mil) on Top Layer And Track (743.443mil,3827.126mil)(743.443mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R39-1(757.222mil,3864.528mil) on Top Layer And Track (771.002mil,3827.126mil)(771.002mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R39-2(757.222mil,3805.472mil) on Top Layer And Track (743.443mil,3827.126mil)(743.443mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R39-2(757.222mil,3805.472mil) on Top Layer And Track (771.002mil,3827.126mil)(771.002mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R40-1(1210.625mil,2799.528mil) on Top Layer And Track (1196.845mil,2762.126mil)(1196.845mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R40-1(1210.625mil,2799.528mil) on Top Layer And Track (1224.405mil,2762.126mil)(1224.405mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R40-2(1210.625mil,2740.472mil) on Top Layer And Track (1196.845mil,2762.126mil)(1196.845mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R40-2(1210.625mil,2740.472mil) on Top Layer And Track (1224.405mil,2762.126mil)(1224.405mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R4-1(1051.875mil,2740.472mil) on Top Layer And Track (1038.095mil,2762.126mil)(1038.095mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R4-1(1051.875mil,2740.472mil) on Top Layer And Track (1065.655mil,2762.126mil)(1065.655mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R41-1(1290mil,2799.528mil) on Top Layer And Track (1276.22mil,2762.126mil)(1276.22mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R41-1(1290mil,2799.528mil) on Top Layer And Track (1303.78mil,2762.126mil)(1303.78mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R41-2(1290mil,2740.472mil) on Top Layer And Track (1276.22mil,2762.126mil)(1276.22mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R41-2(1290mil,2740.472mil) on Top Layer And Track (1303.78mil,2762.126mil)(1303.78mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R4-2(1051.875mil,2799.528mil) on Top Layer And Track (1038.095mil,2762.126mil)(1038.095mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R4-2(1051.875mil,2799.528mil) on Top Layer And Track (1065.655mil,2762.126mil)(1065.655mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R42-1(355.945mil,3131.25mil) on Top Layer And Track (377.598mil,3117.47mil)(393.346mil,3117.47mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R42-1(355.945mil,3131.25mil) on Top Layer And Track (377.598mil,3145.03mil)(393.346mil,3145.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R42-2(415mil,3131.25mil) on Top Layer And Track (377.598mil,3117.47mil)(393.346mil,3117.47mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R42-2(415mil,3131.25mil) on Top Layer And Track (377.598mil,3145.03mil)(393.346mil,3145.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R43-1(870mil,1660.473mil) on Top Layer And Track (856.22mil,1682.126mil)(856.22mil,1697.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R43-1(870mil,1660.473mil) on Top Layer And Track (883.779mil,1682.126mil)(883.779mil,1697.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R43-2(870mil,1719.528mil) on Top Layer And Track (856.22mil,1682.126mil)(856.22mil,1697.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R43-2(870mil,1719.528mil) on Top Layer And Track (883.779mil,1682.126mil)(883.779mil,1697.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R44-1(1420mil,1655.473mil) on Top Layer And Track (1406.22mil,1677.126mil)(1406.22mil,1692.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R44-1(1420mil,1655.473mil) on Top Layer And Track (1433.78mil,1677.126mil)(1433.78mil,1692.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R44-2(1420mil,1714.528mil) on Top Layer And Track (1406.22mil,1677.126mil)(1406.22mil,1692.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R44-2(1420mil,1714.528mil) on Top Layer And Track (1433.78mil,1677.126mil)(1433.78mil,1692.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R45-1(945mil,1660mil) on Top Layer And Track (931.221mil,1681.653mil)(931.221mil,1697.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R45-1(945mil,1660mil) on Top Layer And Track (958.78mil,1681.653mil)(958.78mil,1697.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R45-2(945mil,1719.055mil) on Top Layer And Track (931.221mil,1681.653mil)(931.221mil,1697.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R45-2(945mil,1719.055mil) on Top Layer And Track (958.78mil,1681.653mil)(958.78mil,1697.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R46-1(795mil,1660.473mil) on Top Layer And Track (781.22mil,1682.126mil)(781.22mil,1697.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R46-1(795mil,1660.473mil) on Top Layer And Track (808.779mil,1682.126mil)(808.779mil,1697.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R46-2(795mil,1719.528mil) on Top Layer And Track (781.22mil,1682.126mil)(781.22mil,1697.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R46-2(795mil,1719.528mil) on Top Layer And Track (808.779mil,1682.126mil)(808.779mil,1697.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R47-1(1505mil,1714.527mil) on Top Layer And Track (1491.22mil,1677.126mil)(1491.22mil,1692.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R47-1(1505mil,1714.527mil) on Top Layer And Track (1518.78mil,1677.126mil)(1518.78mil,1692.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R47-2(1505mil,1655.472mil) on Top Layer And Track (1491.22mil,1677.126mil)(1491.22mil,1692.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R47-2(1505mil,1655.472mil) on Top Layer And Track (1518.78mil,1677.126mil)(1518.78mil,1692.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R48-1(1220mil,1494.055mil) on Top Layer And Track (1206.22mil,1456.653mil)(1206.22mil,1472.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R48-1(1220mil,1494.055mil) on Top Layer And Track (1233.78mil,1456.653mil)(1233.78mil,1472.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R48-2(1220mil,1435mil) on Top Layer And Track (1206.22mil,1456.653mil)(1206.22mil,1472.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R48-2(1220mil,1435mil) on Top Layer And Track (1233.78mil,1456.653mil)(1233.78mil,1472.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R49-1(1300mil,1494.055mil) on Top Layer And Track (1286.22mil,1456.653mil)(1286.22mil,1472.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R49-1(1300mil,1494.055mil) on Top Layer And Track (1313.78mil,1456.653mil)(1313.78mil,1472.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R49-2(1300mil,1435mil) on Top Layer And Track (1286.22mil,1456.653mil)(1286.22mil,1472.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R49-2(1300mil,1435mil) on Top Layer And Track (1313.78mil,1456.653mil)(1313.78mil,1472.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R50-1(1385mil,1494.055mil) on Top Layer And Track (1371.22mil,1456.653mil)(1371.22mil,1472.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R50-1(1385mil,1494.055mil) on Top Layer And Track (1398.78mil,1456.653mil)(1398.78mil,1472.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R50-2(1385mil,1435mil) on Top Layer And Track (1371.22mil,1456.653mil)(1371.22mil,1472.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R50-2(1385mil,1435mil) on Top Layer And Track (1398.78mil,1456.653mil)(1398.78mil,1472.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R5-1(415mil,2880mil) on Top Layer And Track (377.598mil,2866.22mil)(393.346mil,2866.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R5-1(415mil,2880mil) on Top Layer And Track (377.598mil,2893.78mil)(393.346mil,2893.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R51-1(265mil,2784.055mil) on Top Layer And Track (251.22mil,2746.653mil)(251.22mil,2762.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R51-1(265mil,2784.055mil) on Top Layer And Track (278.779mil,2746.653mil)(278.779mil,2762.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R51-2(265mil,2725mil) on Top Layer And Track (251.22mil,2746.653mil)(251.22mil,2762.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R51-2(265mil,2725mil) on Top Layer And Track (278.779mil,2746.653mil)(278.779mil,2762.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R5-2(355.945mil,2880mil) on Top Layer And Track (377.598mil,2866.22mil)(393.346mil,2866.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R5-2(355.945mil,2880mil) on Top Layer And Track (377.598mil,2893.78mil)(393.346mil,2893.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R52-1(440mil,2370.472mil) on Top Layer And Track (426.22mil,2392.126mil)(426.22mil,2407.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R52-1(440mil,2370.472mil) on Top Layer And Track (453.779mil,2392.126mil)(453.779mil,2407.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R52-2(440mil,2429.528mil) on Top Layer And Track (426.22mil,2392.126mil)(426.22mil,2407.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R52-2(440mil,2429.528mil) on Top Layer And Track (453.779mil,2392.126mil)(453.779mil,2407.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R53-1(520mil,2370.945mil) on Top Layer And Track (506.221mil,2392.598mil)(506.221mil,2408.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R53-1(520mil,2370.945mil) on Top Layer And Track (533.78mil,2392.598mil)(533.78mil,2408.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R53-2(520mil,2430mil) on Top Layer And Track (506.221mil,2392.598mil)(506.221mil,2408.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R53-2(520mil,2430mil) on Top Layer And Track (533.78mil,2392.598mil)(533.78mil,2408.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R54-1(440mil,2205.472mil) on Top Layer And Track (426.22mil,2227.126mil)(426.22mil,2242.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R54-1(440mil,2205.472mil) on Top Layer And Track (453.779mil,2227.126mil)(453.779mil,2242.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R54-2(440mil,2264.528mil) on Top Layer And Track (426.22mil,2227.126mil)(426.22mil,2242.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R54-2(440mil,2264.528mil) on Top Layer And Track (453.779mil,2227.126mil)(453.779mil,2242.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R55-1(600mil,2205mil) on Top Layer And Track (586.221mil,2226.653mil)(586.221mil,2242.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R55-1(600mil,2205mil) on Top Layer And Track (613.78mil,2226.653mil)(613.78mil,2242.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R55-2(600mil,2264.055mil) on Top Layer And Track (586.221mil,2226.653mil)(586.221mil,2242.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R55-2(600mil,2264.055mil) on Top Layer And Track (613.78mil,2226.653mil)(613.78mil,2242.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R56-1(520mil,2205mil) on Top Layer And Track (506.221mil,2226.653mil)(506.221mil,2242.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R56-1(520mil,2205mil) on Top Layer And Track (533.78mil,2226.653mil)(533.78mil,2242.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R56-2(520mil,2264.055mil) on Top Layer And Track (506.221mil,2226.653mil)(506.221mil,2242.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R56-2(520mil,2264.055mil) on Top Layer And Track (533.78mil,2226.653mil)(533.78mil,2242.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R57-1(600mil,2370mil) on Top Layer And Track (586.221mil,2391.653mil)(586.221mil,2407.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R57-1(600mil,2370mil) on Top Layer And Track (613.78mil,2391.653mil)(613.78mil,2407.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R57-2(600mil,2429.055mil) on Top Layer And Track (586.221mil,2391.653mil)(586.221mil,2407.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R57-2(600mil,2429.055mil) on Top Layer And Track (613.78mil,2391.653mil)(613.78mil,2407.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R58-1(800mil,1130.473mil) on Top Layer And Track (786.22mil,1152.126mil)(786.22mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R58-1(800mil,1130.473mil) on Top Layer And Track (813.779mil,1152.126mil)(813.779mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R58-2(800mil,1189.528mil) on Top Layer And Track (786.22mil,1152.126mil)(786.22mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R58-2(800mil,1189.528mil) on Top Layer And Track (813.779mil,1152.126mil)(813.779mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R59-1(715mil,1130.473mil) on Top Layer And Track (701.22mil,1152.126mil)(701.22mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R59-1(715mil,1130.473mil) on Top Layer And Track (728.779mil,1152.126mil)(728.779mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R59-2(715mil,1189.528mil) on Top Layer And Track (701.22mil,1152.126mil)(701.22mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R59-2(715mil,1189.528mil) on Top Layer And Track (728.779mil,1152.126mil)(728.779mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R60-1(885mil,1130.473mil) on Top Layer And Track (871.22mil,1152.126mil)(871.22mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R60-1(885mil,1130.473mil) on Top Layer And Track (898.779mil,1152.126mil)(898.779mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R60-2(885mil,1189.528mil) on Top Layer And Track (871.22mil,1152.126mil)(871.22mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R60-2(885mil,1189.528mil) on Top Layer And Track (898.779mil,1152.126mil)(898.779mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R6-1(1131.25mil,2740.472mil) on Top Layer And Track (1117.47mil,2762.126mil)(1117.47mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R6-1(1131.25mil,2740.472mil) on Top Layer And Track (1145.03mil,2762.126mil)(1145.03mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R61-1(630mil,1130.473mil) on Top Layer And Track (616.22mil,1152.126mil)(616.22mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R61-1(630mil,1130.473mil) on Top Layer And Track (643.779mil,1152.126mil)(643.779mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R61-2(630mil,1189.528mil) on Top Layer And Track (616.22mil,1152.126mil)(616.22mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R61-2(630mil,1189.528mil) on Top Layer And Track (643.779mil,1152.126mil)(643.779mil,1167.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R6-2(1131.25mil,2799.528mil) on Top Layer And Track (1117.47mil,2762.126mil)(1117.47mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R6-2(1131.25mil,2799.528mil) on Top Layer And Track (1145.03mil,2762.126mil)(1145.03mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R62-1(1540.473mil,2530mil) on Top Layer And Track (1562.126mil,2516.22mil)(1577.874mil,2516.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R62-1(1540.473mil,2530mil) on Top Layer And Track (1562.126mil,2543.78mil)(1577.874mil,2543.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R62-2(1599.528mil,2530mil) on Top Layer And Track (1562.126mil,2516.22mil)(1577.874mil,2516.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R62-2(1599.528mil,2530mil) on Top Layer And Track (1562.126mil,2543.78mil)(1577.874mil,2543.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R63-1(1599.527mil,2450mil) on Top Layer And Track (1562.126mil,2436.22mil)(1577.874mil,2436.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R63-1(1599.527mil,2450mil) on Top Layer And Track (1562.126mil,2463.78mil)(1577.874mil,2463.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R63-2(1540.472mil,2450mil) on Top Layer And Track (1562.126mil,2436.22mil)(1577.874mil,2436.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R63-2(1540.472mil,2450mil) on Top Layer And Track (1562.126mil,2463.78mil)(1577.874mil,2463.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R64-1(965mil,1980.473mil) on Top Layer And Track (951.22mil,2002.126mil)(951.22mil,2017.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R64-1(965mil,1980.473mil) on Top Layer And Track (978.779mil,2002.126mil)(978.779mil,2017.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R64-2(965mil,2039.528mil) on Top Layer And Track (951.22mil,2002.126mil)(951.22mil,2017.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R64-2(965mil,2039.528mil) on Top Layer And Track (978.779mil,2002.126mil)(978.779mil,2017.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R65-1(1040mil,1980.473mil) on Top Layer And Track (1026.22mil,2002.126mil)(1026.22mil,2017.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R65-1(1040mil,1980.473mil) on Top Layer And Track (1053.78mil,2002.126mil)(1053.78mil,2017.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R65-2(1040mil,2039.528mil) on Top Layer And Track (1026.22mil,2002.126mil)(1026.22mil,2017.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R65-2(1040mil,2039.528mil) on Top Layer And Track (1053.78mil,2002.126mil)(1053.78mil,2017.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R66-1(1580.945mil,2890mil) on Top Layer And Track (1602.598mil,2876.22mil)(1618.347mil,2876.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R66-1(1580.945mil,2890mil) on Top Layer And Track (1602.598mil,2903.78mil)(1618.347mil,2903.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R66-2(1640mil,2890mil) on Top Layer And Track (1602.598mil,2876.22mil)(1618.347mil,2876.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R66-2(1640mil,2890mil) on Top Layer And Track (1602.598mil,2903.78mil)(1618.347mil,2903.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R67-1(1025mil,1189.055mil) on Top Layer And Track (1011.22mil,1151.653mil)(1011.22mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R67-1(1025mil,1189.055mil) on Top Layer And Track (1038.78mil,1151.653mil)(1038.78mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R67-2(1025mil,1130mil) on Top Layer And Track (1011.22mil,1151.653mil)(1011.22mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R67-2(1025mil,1130mil) on Top Layer And Track (1038.78mil,1151.653mil)(1038.78mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R68-1(1280mil,1189.055mil) on Top Layer And Track (1266.22mil,1151.653mil)(1266.22mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R68-1(1280mil,1189.055mil) on Top Layer And Track (1293.78mil,1151.653mil)(1293.78mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R68-2(1280mil,1130mil) on Top Layer And Track (1266.22mil,1151.653mil)(1266.22mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R68-2(1280mil,1130mil) on Top Layer And Track (1293.78mil,1151.653mil)(1293.78mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R69-1(3609.528mil,3745mil) on Top Layer And Track (3572.126mil,3731.22mil)(3587.874mil,3731.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R69-1(3609.528mil,3745mil) on Top Layer And Track (3572.126mil,3758.78mil)(3587.874mil,3758.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R69-2(3550.472mil,3745mil) on Top Layer And Track (3572.126mil,3731.22mil)(3587.874mil,3731.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R69-2(3550.472mil,3745mil) on Top Layer And Track (3572.126mil,3758.78mil)(3587.874mil,3758.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R70-1(1390mil,620mil) on Top Layer And Track (1376.22mil,641.654mil)(1376.22mil,657.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R70-1(1390mil,620mil) on Top Layer And Track (1403.78mil,641.654mil)(1403.78mil,657.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R70-2(1390mil,679.055mil) on Top Layer And Track (1376.22mil,641.654mil)(1376.22mil,657.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R70-2(1390mil,679.055mil) on Top Layer And Track (1403.78mil,641.654mil)(1403.78mil,657.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R7-1(1745.472mil,3478.333mil) on Top Layer And Track (1767.126mil,3464.553mil)(1782.874mil,3464.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R7-1(1745.472mil,3478.333mil) on Top Layer And Track (1767.126mil,3492.112mil)(1782.874mil,3492.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R71-1(1445mil,120mil) on Top Layer And Track (1431.22mil,141.654mil)(1431.22mil,157.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R71-1(1445mil,120mil) on Top Layer And Track (1458.78mil,141.654mil)(1458.78mil,157.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R71-2(1445mil,179.055mil) on Top Layer And Track (1431.22mil,141.654mil)(1431.22mil,157.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R71-2(1445mil,179.055mil) on Top Layer And Track (1458.78mil,141.654mil)(1458.78mil,157.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R7-2(1804.527mil,3478.333mil) on Top Layer And Track (1767.126mil,3464.553mil)(1782.874mil,3464.553mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R7-2(1804.527mil,3478.333mil) on Top Layer And Track (1767.126mil,3492.112mil)(1782.874mil,3492.112mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R72-1(1110mil,1130mil) on Top Layer And Track (1096.22mil,1151.653mil)(1096.22mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R72-1(1110mil,1130mil) on Top Layer And Track (1123.78mil,1151.653mil)(1123.78mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R72-2(1110mil,1189.055mil) on Top Layer And Track (1096.22mil,1151.653mil)(1096.22mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R72-2(1110mil,1189.055mil) on Top Layer And Track (1123.78mil,1151.653mil)(1123.78mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R73-1(1195mil,1130mil) on Top Layer And Track (1181.22mil,1151.653mil)(1181.22mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R73-1(1195mil,1130mil) on Top Layer And Track (1208.78mil,1151.653mil)(1208.78mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R73-2(1195mil,1189.055mil) on Top Layer And Track (1181.22mil,1151.653mil)(1181.22mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R73-2(1195mil,1189.055mil) on Top Layer And Track (1208.78mil,1151.653mil)(1208.78mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R74-1(1360mil,1130mil) on Top Layer And Track (1346.22mil,1151.653mil)(1346.22mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R74-1(1360mil,1130mil) on Top Layer And Track (1373.78mil,1151.653mil)(1373.78mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R74-2(1360mil,1189.055mil) on Top Layer And Track (1346.22mil,1151.653mil)(1346.22mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R74-2(1360mil,1189.055mil) on Top Layer And Track (1373.78mil,1151.653mil)(1373.78mil,1167.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R75-1(2065mil,1155.473mil) on Top Layer And Track (2051.22mil,1177.126mil)(2051.22mil,1192.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R75-1(2065mil,1155.473mil) on Top Layer And Track (2078.78mil,1177.126mil)(2078.78mil,1192.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R75-2(2065mil,1214.528mil) on Top Layer And Track (2051.22mil,1177.126mil)(2051.22mil,1192.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R75-2(2065mil,1214.528mil) on Top Layer And Track (2078.78mil,1177.126mil)(2078.78mil,1192.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R76-1(1440mil,1190mil) on Top Layer And Track (1426.22mil,1152.598mil)(1426.22mil,1168.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R76-1(1440mil,1190mil) on Top Layer And Track (1453.78mil,1152.598mil)(1453.78mil,1168.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R76-2(1440mil,1130.945mil) on Top Layer And Track (1426.22mil,1152.598mil)(1426.22mil,1168.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R76-2(1440mil,1130.945mil) on Top Layer And Track (1453.78mil,1152.598mil)(1453.78mil,1168.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R77-1(3210mil,1825.473mil) on Top Layer And Track (3196.22mil,1847.126mil)(3196.22mil,1862.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R77-1(3210mil,1825.473mil) on Top Layer And Track (3223.78mil,1847.126mil)(3223.78mil,1862.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R77-2(3210mil,1884.528mil) on Top Layer And Track (3196.22mil,1847.126mil)(3196.22mil,1862.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R77-2(3210mil,1884.528mil) on Top Layer And Track (3223.78mil,1847.126mil)(3223.78mil,1862.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R78-1(3140mil,1884.527mil) on Top Layer And Track (3126.22mil,1847.126mil)(3126.22mil,1862.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R78-1(3140mil,1884.527mil) on Top Layer And Track (3153.78mil,1847.126mil)(3153.78mil,1862.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R78-2(3140mil,1825.472mil) on Top Layer And Track (3126.22mil,1847.126mil)(3126.22mil,1862.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R78-2(3140mil,1825.472mil) on Top Layer And Track (3153.78mil,1847.126mil)(3153.78mil,1862.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R80-1(2145mil,1219.527mil) on Top Layer And Track (2131.22mil,1182.126mil)(2131.22mil,1197.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R80-1(2145mil,1219.527mil) on Top Layer And Track (2158.78mil,1182.126mil)(2158.78mil,1197.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R80-2(2145mil,1160.472mil) on Top Layer And Track (2131.22mil,1182.126mil)(2131.22mil,1197.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R80-2(2145mil,1160.472mil) on Top Layer And Track (2158.78mil,1182.126mil)(2158.78mil,1197.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R8-1(655mil,2799.528mil) on Top Layer And Track (641.22mil,2762.126mil)(641.22mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R8-1(655mil,2799.528mil) on Top Layer And Track (668.779mil,2762.126mil)(668.779mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R8-2(655mil,2740.472mil) on Top Layer And Track (641.22mil,2762.126mil)(641.22mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R8-2(655mil,2740.472mil) on Top Layer And Track (668.779mil,2762.126mil)(668.779mil,2777.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R85-1(1985mil,1214.527mil) on Top Layer And Track (1971.22mil,1177.126mil)(1971.22mil,1192.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R85-1(1985mil,1214.527mil) on Top Layer And Track (1998.78mil,1177.126mil)(1998.78mil,1192.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R85-2(1985mil,1155.472mil) on Top Layer And Track (1971.22mil,1177.126mil)(1971.22mil,1192.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R85-2(1985mil,1155.472mil) on Top Layer And Track (1998.78mil,1177.126mil)(1998.78mil,1192.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R86-1(3295mil,3164.055mil) on Top Layer And Track (3281.22mil,3126.653mil)(3281.22mil,3142.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R86-1(3295mil,3164.055mil) on Top Layer And Track (3308.78mil,3126.653mil)(3308.78mil,3142.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R86-2(3295mil,3105mil) on Top Layer And Track (3281.22mil,3126.653mil)(3281.22mil,3142.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R86-2(3295mil,3105mil) on Top Layer And Track (3308.78mil,3126.653mil)(3308.78mil,3142.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R88-1(2730mil,704.055mil) on Top Layer And Track (2716.22mil,666.654mil)(2716.22mil,682.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R88-1(2730mil,704.055mil) on Top Layer And Track (2743.78mil,666.654mil)(2743.78mil,682.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R88-2(2730mil,645mil) on Top Layer And Track (2716.22mil,666.654mil)(2716.22mil,682.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R88-2(2730mil,645mil) on Top Layer And Track (2743.78mil,666.654mil)(2743.78mil,682.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R89-1(3215mil,3105.472mil) on Top Layer And Track (3201.22mil,3127.126mil)(3201.22mil,3142.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R89-1(3215mil,3105.472mil) on Top Layer And Track (3228.78mil,3127.126mil)(3228.78mil,3142.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R89-2(3215mil,3164.528mil) on Top Layer And Track (3201.22mil,3127.126mil)(3201.22mil,3142.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R89-2(3215mil,3164.528mil) on Top Layer And Track (3228.78mil,3127.126mil)(3228.78mil,3142.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R9-1(1162.778mil,3864.528mil) on Top Layer And Track (1148.998mil,3827.126mil)(1148.998mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R9-1(1162.778mil,3864.528mil) on Top Layer And Track (1176.557mil,3827.126mil)(1176.557mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R9-2(1162.778mil,3805.472mil) on Top Layer And Track (1148.998mil,3827.126mil)(1148.998mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 5mil) Between Pad R9-2(1162.778mil,3805.472mil) on Top Layer And Track (1176.557mil,3827.126mil)(1176.557mil,3842.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.181mil < 5mil) Between Pad U4-1(787.476mil,1372.713mil) on Top Layer And Text "*" (804.602mil,1320.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.607mil < 5mil) Between Pad U4-2(803.224mil,1372.713mil) on Top Layer And Text "*" (804.602mil,1320.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.606mil]
Rule Violations :338

Processing Rule : Silk to Silk (Clearance=0mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Outline Edge): (5.013mil < 7.874mil) Between Board Edge And Text "J1" (15.013mil,1960.01mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (0.039mil,1480.039mil)(0.039mil,1859.961mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (0.039mil,1480.039mil)(89.764mil,1480.039mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 7.874mil) Between Board Edge And Track (0.039mil,1859.961mil)(89.764mil,1859.961mil) on Top Overlay 
Rule Violations :4

Processing Rule : Height Constraint (Min=0mil) (Max=71497.938mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00