[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   8736       tick       2826916       1301340       1251028       2826916 
      2   8736       tick       4313841       2105354       2089502       4313841 
      3   8736       tick       4314348       2105190       2088528       4314348 
      4   8736       tick       4315487       2105426       2086328       4315487 
      5   8736       tick       4314909       2104753       2087980       4314909 
      6   8736       tick       4316140       2105372       2088596       4316140 
      7   8736       tick       4323835       2108054       2085703       4323835 
      8   8736       tick       4317131       2107477       2084168       4317131 
      9   8736       tick       4321934       2108232       2087148       4321934 
     10   8736       tick       4313156       2104024       2086186       4313156 
     11   8736       tick       4319614       2106818       2085813       4319614 
     12   8736       tick       4314034       2104905       2089190       4314034 
     13   8736       tick       4311031       2103285       2086483       4311031 
     14   8736       tick       4306945       2102123       2081569       4306945 
     15   8736       tick       4316239       2105825       2088834       4316239 
     16   8736       tick       4316393       2105748       2086308       4316393 
     17   8736       tick       4312218       2104495       2086621       4312218 
     18   8736       tick       4318811       2106069       2082220       4318811 
     19   8736       tick       4314288       2103790       2087116       4314288 
     20   8736       tick       4315101       2105128       2085316       4315101 
     21   8736       tick       4318525       2106932       2084357       4318525 
     22   8736       exit       1070311        522511        516888       1070311 
