Simulator report for CPU
Sun Jul 19 13:59:57 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 ms       ;
; Simulation Netlist Size     ; 161 nodes    ;
; Simulation Coverage         ;       1.24 % ;
; Total Number of Transitions ; 66730        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
; Device                      ; EP2S15F484C3 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       1.24 % ;
; Total nodes checked                                 ; 161          ;
; Total output ports checked                          ; 161          ;
; Total output ports with complete 1/0-value coverage ; 2            ;
; Total output ports with no 1/0-value coverage       ; 95           ;
; Total output ports with no 1-value coverage         ; 95           ;
; Total output ports with no 0-value coverage         ; 159          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------+
; Complete 1/0-Value Coverage                                    ;
+----------------------+----------------------+------------------+
; Node Name            ; Output Port Name     ; Output Port Type ;
+----------------------+----------------------+------------------+
; |IF_ID|clock         ; |IF_ID|clock~corein  ; combout          ;
; |IF_ID|clock~clkctrl ; |IF_ID|clock~clkctrl ; outclk           ;
+----------------------+----------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; Node Name                                                   ; Output Port Name                                            ; Output Port Type ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[14]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[14]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[13]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[13]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[12]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[12]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[11]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[11]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[25]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[25]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[24]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[24]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[23]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[23]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[21]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[21]        ; regout           ;
; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[2]         ; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[2]         ; regout           ;
; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[0]         ; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[0]         ; regout           ;
; |IF_ID|data16[15]                                           ; |IF_ID|data16[15]                                           ; padio            ;
; |IF_ID|data16[14]                                           ; |IF_ID|data16[14]                                           ; padio            ;
; |IF_ID|data16[13]                                           ; |IF_ID|data16[13]                                           ; padio            ;
; |IF_ID|data16[12]                                           ; |IF_ID|data16[12]                                           ; padio            ;
; |IF_ID|data16[11]                                           ; |IF_ID|data16[11]                                           ; padio            ;
; |IF_ID|ins[25]                                              ; |IF_ID|ins[25]                                              ; padio            ;
; |IF_ID|ins[24]                                              ; |IF_ID|ins[24]                                              ; padio            ;
; |IF_ID|ins[23]                                              ; |IF_ID|ins[23]                                              ; padio            ;
; |IF_ID|ins[22]                                              ; |IF_ID|ins[22]                                              ; padio            ;
; |IF_ID|ins[21]                                              ; |IF_ID|ins[21]                                              ; padio            ;
; |IF_ID|ins[15]                                              ; |IF_ID|ins[15]                                              ; padio            ;
; |IF_ID|ins[14]                                              ; |IF_ID|ins[14]                                              ; padio            ;
; |IF_ID|ins[13]                                              ; |IF_ID|ins[13]                                              ; padio            ;
; |IF_ID|ins[12]                                              ; |IF_ID|ins[12]                                              ; padio            ;
; |IF_ID|ins[11]                                              ; |IF_ID|ins[11]                                              ; padio            ;
; |IF_ID|pc_out[2]                                            ; |IF_ID|pc_out[2]                                            ; padio            ;
; |IF_ID|pc_out[0]                                            ; |IF_ID|pc_out[0]                                            ; padio            ;
; |IF_ID|rd_addr_b_a[4]                                       ; |IF_ID|rd_addr_b_a[4]                                       ; padio            ;
; |IF_ID|rd_addr_b_a[3]                                       ; |IF_ID|rd_addr_b_a[3]                                       ; padio            ;
; |IF_ID|rd_addr_b_a[2]                                       ; |IF_ID|rd_addr_b_a[2]                                       ; padio            ;
; |IF_ID|rd_addr_b_a[1]                                       ; |IF_ID|rd_addr_b_a[1]                                       ; padio            ;
; |IF_ID|rd_addr_b_a[0]                                       ; |IF_ID|rd_addr_b_a[0]                                       ; padio            ;
; |IF_ID|rd_addr_b_I[4]                                       ; |IF_ID|rd_addr_b_I[4]                                       ; padio            ;
; |IF_ID|rd_addr_b_I[3]                                       ; |IF_ID|rd_addr_b_I[3]                                       ; padio            ;
; |IF_ID|rd_addr_b_I[2]                                       ; |IF_ID|rd_addr_b_I[2]                                       ; padio            ;
; |IF_ID|rd_addr_b_I[1]                                       ; |IF_ID|rd_addr_b_I[1]                                       ; padio            ;
; |IF_ID|rd_addr_b_I[0]                                       ; |IF_ID|rd_addr_b_I[0]                                       ; padio            ;
; |IF_ID|instruction[15]                                      ; |IF_ID|instruction[15]~corein                               ; combout          ;
; |IF_ID|instruction[14]                                      ; |IF_ID|instruction[14]~corein                               ; combout          ;
; |IF_ID|instruction[13]                                      ; |IF_ID|instruction[13]~corein                               ; combout          ;
; |IF_ID|instruction[12]                                      ; |IF_ID|instruction[12]~corein                               ; combout          ;
; |IF_ID|instruction[11]                                      ; |IF_ID|instruction[11]~corein                               ; combout          ;
; |IF_ID|instruction[10]                                      ; |IF_ID|instruction[10]~corein                               ; combout          ;
; |IF_ID|instruction[9]                                       ; |IF_ID|instruction[9]~corein                                ; combout          ;
; |IF_ID|instruction[8]                                       ; |IF_ID|instruction[8]~corein                                ; combout          ;
; |IF_ID|instruction[7]                                       ; |IF_ID|instruction[7]~corein                                ; combout          ;
; |IF_ID|instruction[6]                                       ; |IF_ID|instruction[6]~corein                                ; combout          ;
; |IF_ID|instruction[5]                                       ; |IF_ID|instruction[5]~corein                                ; combout          ;
; |IF_ID|instruction[4]                                       ; |IF_ID|instruction[4]~corein                                ; combout          ;
; |IF_ID|instruction[3]                                       ; |IF_ID|instruction[3]~corein                                ; combout          ;
; |IF_ID|instruction[2]                                       ; |IF_ID|instruction[2]~corein                                ; combout          ;
; |IF_ID|instruction[1]                                       ; |IF_ID|instruction[1]~corein                                ; combout          ;
; |IF_ID|instruction[0]                                       ; |IF_ID|instruction[0]~corein                                ; combout          ;
; |IF_ID|instruction[31]                                      ; |IF_ID|instruction[31]~corein                               ; combout          ;
; |IF_ID|instruction[30]                                      ; |IF_ID|instruction[30]~corein                               ; combout          ;
; |IF_ID|instruction[29]                                      ; |IF_ID|instruction[29]~corein                               ; combout          ;
; |IF_ID|instruction[28]                                      ; |IF_ID|instruction[28]~corein                               ; combout          ;
; |IF_ID|instruction[27]                                      ; |IF_ID|instruction[27]~corein                               ; combout          ;
; |IF_ID|instruction[26]                                      ; |IF_ID|instruction[26]~corein                               ; combout          ;
; |IF_ID|instruction[25]                                      ; |IF_ID|instruction[25]~corein                               ; combout          ;
; |IF_ID|instruction[24]                                      ; |IF_ID|instruction[24]~corein                               ; combout          ;
; |IF_ID|instruction[23]                                      ; |IF_ID|instruction[23]~corein                               ; combout          ;
; |IF_ID|instruction[22]                                      ; |IF_ID|instruction[22]~corein                               ; combout          ;
; |IF_ID|instruction[21]                                      ; |IF_ID|instruction[21]~corein                               ; combout          ;
; |IF_ID|instruction[20]                                      ; |IF_ID|instruction[20]~corein                               ; combout          ;
; |IF_ID|instruction[19]                                      ; |IF_ID|instruction[19]~corein                               ; combout          ;
; |IF_ID|instruction[18]                                      ; |IF_ID|instruction[18]~corein                               ; combout          ;
; |IF_ID|instruction[17]                                      ; |IF_ID|instruction[17]~corein                               ; combout          ;
; |IF_ID|instruction[16]                                      ; |IF_ID|instruction[16]~corein                               ; combout          ;
; |IF_ID|pc[3]                                                ; |IF_ID|pc[3]~corein                                         ; combout          ;
; |IF_ID|pc[2]                                                ; |IF_ID|pc[2]~corein                                         ; combout          ;
; |IF_ID|pc[1]                                                ; |IF_ID|pc[1]~corein                                         ; combout          ;
; |IF_ID|pc[0]                                                ; |IF_ID|pc[0]~corein                                         ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[14]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[14]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[13]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[13]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[12]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[12]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[8]~feeder  ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[8]~feeder  ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[5]~feeder  ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[5]~feeder  ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[4]~feeder  ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[4]~feeder  ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3]~feeder  ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3]~feeder  ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[2]~feeder  ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[2]~feeder  ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder  ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder  ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[31]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[31]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[29]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[29]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[24]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[24]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[21]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[21]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[20]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[20]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[19]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[19]~feeder ; combout          ;
; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[3]~feeder  ; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[3]~feeder  ; combout          ;
; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[2]~feeder  ; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[2]~feeder  ; combout          ;
; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder  ; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder  ; combout          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                     ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; Node Name                                                   ; Output Port Name                                            ; Output Port Type ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[15]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[14]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[14]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[13]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[13]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[12]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[12]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[11]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[11]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[10]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[9]         ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[9]         ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[8]         ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[8]         ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]         ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[7]         ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[6]         ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[6]         ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[5]         ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[5]         ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[4]         ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[4]         ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3]         ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3]         ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[2]         ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[2]         ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[1]         ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[1]         ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[0]         ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[0]         ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[31]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[31]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[30]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[30]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[29]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[29]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[27]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[27]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[26]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[26]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[25]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[25]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[24]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[24]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[23]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[23]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[21]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[21]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[20]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[20]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[19]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[19]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[18]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[18]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[17]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[17]        ; regout           ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[16]        ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[16]        ; regout           ;
; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[3]         ; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[3]         ; regout           ;
; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[2]         ; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[2]         ; regout           ;
; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[1]         ; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[1]         ; regout           ;
; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[0]         ; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[0]         ; regout           ;
; |IF_ID|data16[15]                                           ; |IF_ID|data16[15]                                           ; padio            ;
; |IF_ID|data16[14]                                           ; |IF_ID|data16[14]                                           ; padio            ;
; |IF_ID|data16[13]                                           ; |IF_ID|data16[13]                                           ; padio            ;
; |IF_ID|data16[12]                                           ; |IF_ID|data16[12]                                           ; padio            ;
; |IF_ID|data16[11]                                           ; |IF_ID|data16[11]                                           ; padio            ;
; |IF_ID|data16[10]                                           ; |IF_ID|data16[10]                                           ; padio            ;
; |IF_ID|data16[9]                                            ; |IF_ID|data16[9]                                            ; padio            ;
; |IF_ID|data16[8]                                            ; |IF_ID|data16[8]                                            ; padio            ;
; |IF_ID|data16[7]                                            ; |IF_ID|data16[7]                                            ; padio            ;
; |IF_ID|data16[6]                                            ; |IF_ID|data16[6]                                            ; padio            ;
; |IF_ID|data16[5]                                            ; |IF_ID|data16[5]                                            ; padio            ;
; |IF_ID|data16[4]                                            ; |IF_ID|data16[4]                                            ; padio            ;
; |IF_ID|data16[3]                                            ; |IF_ID|data16[3]                                            ; padio            ;
; |IF_ID|data16[2]                                            ; |IF_ID|data16[2]                                            ; padio            ;
; |IF_ID|data16[1]                                            ; |IF_ID|data16[1]                                            ; padio            ;
; |IF_ID|data16[0]                                            ; |IF_ID|data16[0]                                            ; padio            ;
; |IF_ID|ins[31]                                              ; |IF_ID|ins[31]                                              ; padio            ;
; |IF_ID|ins[30]                                              ; |IF_ID|ins[30]                                              ; padio            ;
; |IF_ID|ins[29]                                              ; |IF_ID|ins[29]                                              ; padio            ;
; |IF_ID|ins[28]                                              ; |IF_ID|ins[28]                                              ; padio            ;
; |IF_ID|ins[27]                                              ; |IF_ID|ins[27]                                              ; padio            ;
; |IF_ID|ins[26]                                              ; |IF_ID|ins[26]                                              ; padio            ;
; |IF_ID|ins[25]                                              ; |IF_ID|ins[25]                                              ; padio            ;
; |IF_ID|ins[24]                                              ; |IF_ID|ins[24]                                              ; padio            ;
; |IF_ID|ins[23]                                              ; |IF_ID|ins[23]                                              ; padio            ;
; |IF_ID|ins[22]                                              ; |IF_ID|ins[22]                                              ; padio            ;
; |IF_ID|ins[21]                                              ; |IF_ID|ins[21]                                              ; padio            ;
; |IF_ID|ins[20]                                              ; |IF_ID|ins[20]                                              ; padio            ;
; |IF_ID|ins[19]                                              ; |IF_ID|ins[19]                                              ; padio            ;
; |IF_ID|ins[18]                                              ; |IF_ID|ins[18]                                              ; padio            ;
; |IF_ID|ins[17]                                              ; |IF_ID|ins[17]                                              ; padio            ;
; |IF_ID|ins[16]                                              ; |IF_ID|ins[16]                                              ; padio            ;
; |IF_ID|ins[15]                                              ; |IF_ID|ins[15]                                              ; padio            ;
; |IF_ID|ins[14]                                              ; |IF_ID|ins[14]                                              ; padio            ;
; |IF_ID|ins[13]                                              ; |IF_ID|ins[13]                                              ; padio            ;
; |IF_ID|ins[12]                                              ; |IF_ID|ins[12]                                              ; padio            ;
; |IF_ID|ins[11]                                              ; |IF_ID|ins[11]                                              ; padio            ;
; |IF_ID|ins[10]                                              ; |IF_ID|ins[10]                                              ; padio            ;
; |IF_ID|ins[9]                                               ; |IF_ID|ins[9]                                               ; padio            ;
; |IF_ID|ins[8]                                               ; |IF_ID|ins[8]                                               ; padio            ;
; |IF_ID|ins[7]                                               ; |IF_ID|ins[7]                                               ; padio            ;
; |IF_ID|ins[6]                                               ; |IF_ID|ins[6]                                               ; padio            ;
; |IF_ID|ins[5]                                               ; |IF_ID|ins[5]                                               ; padio            ;
; |IF_ID|ins[4]                                               ; |IF_ID|ins[4]                                               ; padio            ;
; |IF_ID|ins[3]                                               ; |IF_ID|ins[3]                                               ; padio            ;
; |IF_ID|ins[2]                                               ; |IF_ID|ins[2]                                               ; padio            ;
; |IF_ID|ins[1]                                               ; |IF_ID|ins[1]                                               ; padio            ;
; |IF_ID|ins[0]                                               ; |IF_ID|ins[0]                                               ; padio            ;
; |IF_ID|pc_out[3]                                            ; |IF_ID|pc_out[3]                                            ; padio            ;
; |IF_ID|pc_out[2]                                            ; |IF_ID|pc_out[2]                                            ; padio            ;
; |IF_ID|pc_out[1]                                            ; |IF_ID|pc_out[1]                                            ; padio            ;
; |IF_ID|pc_out[0]                                            ; |IF_ID|pc_out[0]                                            ; padio            ;
; |IF_ID|rd_addr_a[4]                                         ; |IF_ID|rd_addr_a[4]                                         ; padio            ;
; |IF_ID|rd_addr_a[3]                                         ; |IF_ID|rd_addr_a[3]                                         ; padio            ;
; |IF_ID|rd_addr_a[2]                                         ; |IF_ID|rd_addr_a[2]                                         ; padio            ;
; |IF_ID|rd_addr_a[1]                                         ; |IF_ID|rd_addr_a[1]                                         ; padio            ;
; |IF_ID|rd_addr_a[0]                                         ; |IF_ID|rd_addr_a[0]                                         ; padio            ;
; |IF_ID|rd_addr_b_a[4]                                       ; |IF_ID|rd_addr_b_a[4]                                       ; padio            ;
; |IF_ID|rd_addr_b_a[3]                                       ; |IF_ID|rd_addr_b_a[3]                                       ; padio            ;
; |IF_ID|rd_addr_b_a[2]                                       ; |IF_ID|rd_addr_b_a[2]                                       ; padio            ;
; |IF_ID|rd_addr_b_a[1]                                       ; |IF_ID|rd_addr_b_a[1]                                       ; padio            ;
; |IF_ID|rd_addr_b_a[0]                                       ; |IF_ID|rd_addr_b_a[0]                                       ; padio            ;
; |IF_ID|rd_addr_b_I[4]                                       ; |IF_ID|rd_addr_b_I[4]                                       ; padio            ;
; |IF_ID|rd_addr_b_I[3]                                       ; |IF_ID|rd_addr_b_I[3]                                       ; padio            ;
; |IF_ID|rd_addr_b_I[2]                                       ; |IF_ID|rd_addr_b_I[2]                                       ; padio            ;
; |IF_ID|rd_addr_b_I[1]                                       ; |IF_ID|rd_addr_b_I[1]                                       ; padio            ;
; |IF_ID|rd_addr_b_I[0]                                       ; |IF_ID|rd_addr_b_I[0]                                       ; padio            ;
; |IF_ID|instruction[15]                                      ; |IF_ID|instruction[15]~corein                               ; combout          ;
; |IF_ID|instruction[14]                                      ; |IF_ID|instruction[14]~corein                               ; combout          ;
; |IF_ID|instruction[13]                                      ; |IF_ID|instruction[13]~corein                               ; combout          ;
; |IF_ID|instruction[12]                                      ; |IF_ID|instruction[12]~corein                               ; combout          ;
; |IF_ID|instruction[11]                                      ; |IF_ID|instruction[11]~corein                               ; combout          ;
; |IF_ID|instruction[10]                                      ; |IF_ID|instruction[10]~corein                               ; combout          ;
; |IF_ID|instruction[9]                                       ; |IF_ID|instruction[9]~corein                                ; combout          ;
; |IF_ID|instruction[8]                                       ; |IF_ID|instruction[8]~corein                                ; combout          ;
; |IF_ID|instruction[7]                                       ; |IF_ID|instruction[7]~corein                                ; combout          ;
; |IF_ID|instruction[6]                                       ; |IF_ID|instruction[6]~corein                                ; combout          ;
; |IF_ID|instruction[5]                                       ; |IF_ID|instruction[5]~corein                                ; combout          ;
; |IF_ID|instruction[4]                                       ; |IF_ID|instruction[4]~corein                                ; combout          ;
; |IF_ID|instruction[3]                                       ; |IF_ID|instruction[3]~corein                                ; combout          ;
; |IF_ID|instruction[2]                                       ; |IF_ID|instruction[2]~corein                                ; combout          ;
; |IF_ID|instruction[1]                                       ; |IF_ID|instruction[1]~corein                                ; combout          ;
; |IF_ID|instruction[0]                                       ; |IF_ID|instruction[0]~corein                                ; combout          ;
; |IF_ID|instruction[31]                                      ; |IF_ID|instruction[31]~corein                               ; combout          ;
; |IF_ID|instruction[30]                                      ; |IF_ID|instruction[30]~corein                               ; combout          ;
; |IF_ID|instruction[29]                                      ; |IF_ID|instruction[29]~corein                               ; combout          ;
; |IF_ID|instruction[28]                                      ; |IF_ID|instruction[28]~corein                               ; combout          ;
; |IF_ID|instruction[27]                                      ; |IF_ID|instruction[27]~corein                               ; combout          ;
; |IF_ID|instruction[26]                                      ; |IF_ID|instruction[26]~corein                               ; combout          ;
; |IF_ID|instruction[25]                                      ; |IF_ID|instruction[25]~corein                               ; combout          ;
; |IF_ID|instruction[24]                                      ; |IF_ID|instruction[24]~corein                               ; combout          ;
; |IF_ID|instruction[23]                                      ; |IF_ID|instruction[23]~corein                               ; combout          ;
; |IF_ID|instruction[22]                                      ; |IF_ID|instruction[22]~corein                               ; combout          ;
; |IF_ID|instruction[21]                                      ; |IF_ID|instruction[21]~corein                               ; combout          ;
; |IF_ID|instruction[20]                                      ; |IF_ID|instruction[20]~corein                               ; combout          ;
; |IF_ID|instruction[19]                                      ; |IF_ID|instruction[19]~corein                               ; combout          ;
; |IF_ID|instruction[18]                                      ; |IF_ID|instruction[18]~corein                               ; combout          ;
; |IF_ID|instruction[17]                                      ; |IF_ID|instruction[17]~corein                               ; combout          ;
; |IF_ID|instruction[16]                                      ; |IF_ID|instruction[16]~corein                               ; combout          ;
; |IF_ID|pc[3]                                                ; |IF_ID|pc[3]~corein                                         ; combout          ;
; |IF_ID|pc[2]                                                ; |IF_ID|pc[2]~corein                                         ; combout          ;
; |IF_ID|pc[1]                                                ; |IF_ID|pc[1]~corein                                         ; combout          ;
; |IF_ID|pc[0]                                                ; |IF_ID|pc[0]~corein                                         ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[14]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[14]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[13]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[13]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[12]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[12]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[8]~feeder  ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[8]~feeder  ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[5]~feeder  ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[5]~feeder  ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[4]~feeder  ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[4]~feeder  ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3]~feeder  ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[3]~feeder  ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[2]~feeder  ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[2]~feeder  ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder  ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder  ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[31]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[31]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[29]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[29]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[28]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[24]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[24]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[22]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[21]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[21]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[20]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[20]~feeder ; combout          ;
; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[19]~feeder ; |IF_ID|D_FF_32:inst|lpm_ff:lpm_ff_component|dffs[19]~feeder ; combout          ;
; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[3]~feeder  ; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[3]~feeder  ; combout          ;
; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[2]~feeder  ; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[2]~feeder  ; combout          ;
; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder  ; |IF_ID|D_FF_4:inst1|lpm_ff:lpm_ff_component|dffs[0]~feeder  ; combout          ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Jul 19 13:59:55 2020
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CPU -c CPU
Info: Using vector source file "F:/dev/CR_CPU/CPU.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       1.24 %
Info: Number of transitions in simulation is 66730
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Sun Jul 19 13:59:59 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


