

================================================================
== Vivado HLS Report for 'AXI_DMA_SLAVE'
================================================================
* Date:           Tue Jun 11 19:34:46 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  434|  8323090|  434|  8323090|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        | Loop Name|  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +----------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- Loop 1  |  65536|  8323072|         2|          1|          1| 65536 ~ 8323072 |    yes   |
        |- Loop 2  |    416|    18560|         2|          1|          1|   416 ~ 18560   |    yes   |
        +----------+-------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 18 19 }
  Pipeline-1 : II = 1, D = 2, States = { 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_s)
	21  / (tmp_s)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	20  / (!tmp_165)
	19  / (tmp_165)
19 --> 
	18  / true
20 --> 
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	30  / (!tmp_164)
	29  / (tmp_164)
29 --> 
	28  / true
30 --> 
	20  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.00ns)   --->   "%empty = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:7]   --->   Operation 31 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%empty = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:7]   --->   Operation 32 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i1 } %empty, 0" [ULTRA_HLS/axi_dma_slave.h:7]   --->   Operation 33 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V)" [ULTRA_HLS/axi_dma_slave.h:9]   --->   Operation 34 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "%empty_147 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:11]   --->   Operation 35 'read' 'empty_147' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 36 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_data_V, 0" [ULTRA_HLS/axi_dma_slave.h:39]   --->   Operation 36 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 37 [1/2] (0.00ns)   --->   "%empty_147 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:11]   --->   Operation 37 'read' 'empty_147' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i16, i1 } %empty_147, 0" [ULTRA_HLS/axi_dma_slave.h:11]   --->   Operation 38 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_1)" [ULTRA_HLS/axi_dma_slave.h:13]   --->   Operation 39 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 40 [2/2] (0.00ns)   --->   "%empty_148 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:15]   --->   Operation 40 'read' 'empty_148' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 41 [1/2] (0.00ns)   --->   "%empty_148 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:15]   --->   Operation 41 'read' 'empty_148' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i16, i1 } %empty_148, 0" [ULTRA_HLS/axi_dma_slave.h:15]   --->   Operation 42 'extractvalue' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_2)" [ULTRA_HLS/axi_dma_slave.h:17]   --->   Operation 43 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 44 [2/2] (0.00ns)   --->   "%empty_149 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:19]   --->   Operation 44 'read' 'empty_149' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 45 [1/2] (0.00ns)   --->   "%empty_149 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:19]   --->   Operation 45 'read' 'empty_149' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i16, i1 } %empty_149, 0" [ULTRA_HLS/axi_dma_slave.h:19]   --->   Operation 46 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_3)" [ULTRA_HLS/axi_dma_slave.h:21]   --->   Operation 47 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 48 [2/2] (0.00ns)   --->   "%empty_150 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:23]   --->   Operation 48 'read' 'empty_150' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 49 [1/2] (0.00ns)   --->   "%empty_150 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:23]   --->   Operation 49 'read' 'empty_150' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i16, i1 } %empty_150, 0" [ULTRA_HLS/axi_dma_slave.h:23]   --->   Operation 50 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_4)" [ULTRA_HLS/axi_dma_slave.h:25]   --->   Operation 51 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 52 [2/2] (0.00ns)   --->   "%empty_151 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:27]   --->   Operation 52 'read' 'empty_151' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 53 [1/2] (0.00ns)   --->   "%empty_151 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:27]   --->   Operation 53 'read' 'empty_151' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i16, i1 } %empty_151, 0" [ULTRA_HLS/axi_dma_slave.h:27]   --->   Operation 54 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_5)" [ULTRA_HLS/axi_dma_slave.h:29]   --->   Operation 55 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 56 [2/2] (0.00ns)   --->   "%empty_152 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:31]   --->   Operation 56 'read' 'empty_152' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 57 [1/2] (0.00ns)   --->   "%empty_152 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:31]   --->   Operation 57 'read' 'empty_152' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i16, i1 } %empty_152, 0" [ULTRA_HLS/axi_dma_slave.h:31]   --->   Operation 58 'extractvalue' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_6)" [ULTRA_HLS/axi_dma_slave.h:33]   --->   Operation 59 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 60 [2/2] (0.00ns)   --->   "%empty_153 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:35]   --->   Operation 60 'read' 'empty_153' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str176, i32 0, i32 0, [1 x i8]* @p_str177, [1 x i8]* @p_str178, [1 x i8]* @p_str179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str180, [1 x i8]* @p_str181)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_data_V, i1* %stream_in_V_last, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/2] (0.00ns)   --->   "%empty_153 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:35]   --->   Operation 63 'read' 'empty_153' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i16, i1 } %empty_153, 0" [ULTRA_HLS/axi_dma_slave.h:35]   --->   Operation 64 'extractvalue' 'tmp_data_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_7)" [ULTRA_HLS/axi_dma_slave.h:37]   --->   Operation 65 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %4" [ULTRA_HLS/axi_dma_slave.h:39]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %tmp_data_V_5 to i32" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 67 'sext' 'lhs_V_3' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %tmp_data_V_3 to i32" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 68 'sext' 'rhs_V_3' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_163 = sext i16 %tmp_data_V_2 to i32" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 69 'sext' 'tmp_163' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_9 : Operation 70 [3/3] (3.89ns)   --->   "%tmp3 = mul i32 %tmp_163, %tmp_163" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 70 'mul' 'tmp3' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 71 [3/3] (3.89ns)   --->   "%tmp4 = mul i32 %rhs_V_3, %lhs_V_3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 71 'mul' 'tmp4' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_data_V_3 to i32" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 72 'sext' 'lhs_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_data_V_4 to i32" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 73 'sext' 'rhs_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%p_s = sext i16 %tmp_data_V_1 to i32" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 74 'sext' 'p_s' <Predicate = (tmp_s)> <Delay = 0.00>
ST_9 : Operation 75 [3/3] (3.89ns)   --->   "%tmp1 = mul i32 %lhs_V, %p_s" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 75 'mul' 'tmp1' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 76 [3/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %rhs_V" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 76 'mul' 'tmp2' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.89>
ST_10 : Operation 77 [2/3] (3.89ns)   --->   "%tmp3 = mul i32 %tmp_163, %tmp_163" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 77 'mul' 'tmp3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 78 [2/3] (3.89ns)   --->   "%tmp4 = mul i32 %rhs_V_3, %lhs_V_3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 78 'mul' 'tmp4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 79 [1/3] (0.00ns)   --->   "%tmp3 = mul i32 %tmp_163, %tmp_163" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 79 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 80 [1/3] (0.00ns)   --->   "%tmp4 = mul i32 %rhs_V_3, %lhs_V_3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 80 'mul' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 81 [5/5] (3.95ns)   --->   "%p_2 = mul i32 %tmp4, %tmp3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 81 'mul' 'p_2' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 82 [4/5] (3.95ns)   --->   "%p_2 = mul i32 %tmp4, %tmp3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 82 'mul' 'p_2' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 83 [3/5] (3.95ns)   --->   "%p_2 = mul i32 %tmp4, %tmp3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 83 'mul' 'p_2' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 84 [2/5] (3.95ns)   --->   "%p_2 = mul i32 %tmp4, %tmp3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 84 'mul' 'p_2' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.95>
ST_16 : Operation 85 [1/5] (3.95ns)   --->   "%p_2 = mul i32 %tmp4, %tmp3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 85 'mul' 'p_2' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.55>
ST_17 : Operation 86 [1/1] (2.55ns)   --->   "%KER_bound = add i32 %p_2, %lhs_V_3" [ULTRA_HLS/axi_dma_slave.h:52]   --->   Operation 86 'add' 'KER_bound' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 87 [1/1] (1.76ns)   --->   "br label %5" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 17> <Delay = 3.45>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ 0, %4 ], [ %i_6, %6 ]" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 88 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%i1_cast = zext i31 %i1 to i32" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 89 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (2.47ns)   --->   "%tmp_165 = icmp slt i32 %i1_cast, %KER_bound" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 90 'icmp' 'tmp_165' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 91 [1/1] (2.52ns)   --->   "%i_6 = add i31 %i1, 1" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 91 'add' 'i_6' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %tmp_165, label %6, label %.loopexit.loopexit" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 93 [2/2] (0.00ns)   --->   "%empty_156 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:57]   --->   Operation 93 'read' 'empty_156' <Predicate = (tmp_165)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 19 <SV = 18> <Delay = 2.18>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_166 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [ULTRA_HLS/axi_dma_slave.h:54]   --->   Operation 94 'specregionbegin' 'tmp_166' <Predicate = (tmp_165)> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_slave.h:55]   --->   Operation 95 'speclooptripcount' <Predicate = (tmp_165)> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_slave.h:56]   --->   Operation 96 'specpipeline' <Predicate = (tmp_165)> <Delay = 0.00>
ST_19 : Operation 97 [1/2] (0.00ns)   --->   "%empty_156 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:57]   --->   Operation 97 'read' 'empty_156' <Predicate = (tmp_165)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue { i16, i1 } %empty_156, 0" [ULTRA_HLS/axi_dma_slave.h:57]   --->   Operation 98 'extractvalue' 'tmp_data_V_9' <Predicate = (tmp_165)> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_9)" [ULTRA_HLS/axi_dma_slave.h:58]   --->   Operation 99 'write' <Predicate = (tmp_165)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_166)" [ULTRA_HLS/axi_dma_slave.h:59]   --->   Operation 100 'specregionend' 'empty_157' <Predicate = (tmp_165)> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "br label %5" [ULTRA_HLS/axi_dma_slave.h:53]   --->   Operation 101 'br' <Predicate = (tmp_165)> <Delay = 0.00>

State 20 <SV = 18> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 102 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "ret void" [ULTRA_HLS/axi_dma_slave.h:61]   --->   Operation 103 'ret' <Predicate = true> <Delay = 0.00>

State 21 <SV = 9> <Delay = 3.89>
ST_21 : Operation 104 [2/3] (3.89ns)   --->   "%tmp1 = mul i32 %lhs_V, %p_s" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 104 'mul' 'tmp1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 105 [2/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %rhs_V" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 105 'mul' 'tmp2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 10> <Delay = 0.00>
ST_22 : Operation 106 [1/3] (0.00ns)   --->   "%tmp1 = mul i32 %lhs_V, %p_s" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 106 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 107 [1/3] (0.00ns)   --->   "%tmp2 = mul i32 %rhs_V, %rhs_V" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 107 'mul' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 11> <Delay = 3.95>
ST_23 : Operation 108 [5/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 108 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 3.95>
ST_24 : Operation 109 [4/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 109 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 3.95>
ST_25 : Operation 110 [3/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 110 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 3.95>
ST_26 : Operation 111 [2/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 111 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 3.95>
ST_27 : Operation 112 [1/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [ULTRA_HLS/axi_dma_slave.h:41]   --->   Operation 112 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 113 [1/1] (1.76ns)   --->   "br label %2" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 113 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 16> <Delay = 3.45>
ST_28 : Operation 114 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %1 ], [ %i_s, %3 ]" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 114 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 115 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 115 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 116 [1/1] (2.47ns)   --->   "%tmp_164 = icmp slt i32 %i_cast, %IFM_bound" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 116 'icmp' 'tmp_164' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 117 [1/1] (2.52ns)   --->   "%i_s = add i31 %i, 1" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 117 'add' 'i_s' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %tmp_164, label %3, label %.loopexit.loopexit22" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 119 [2/2] (0.00ns)   --->   "%empty_154 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:46]   --->   Operation 119 'read' 'empty_154' <Predicate = (tmp_164)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 29 <SV = 17> <Delay = 2.18>
ST_29 : Operation 120 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [ULTRA_HLS/axi_dma_slave.h:43]   --->   Operation 120 'specregionbegin' 'tmp' <Predicate = (tmp_164)> <Delay = 0.00>
ST_29 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 65536, i32 8323072, i32 4194304, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_slave.h:44]   --->   Operation 121 'speclooptripcount' <Predicate = (tmp_164)> <Delay = 0.00>
ST_29 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/axi_dma_slave.h:45]   --->   Operation 122 'specpipeline' <Predicate = (tmp_164)> <Delay = 0.00>
ST_29 : Operation 123 [1/2] (0.00ns)   --->   "%empty_154 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [ULTRA_HLS/axi_dma_slave.h:46]   --->   Operation 123 'read' 'empty_154' <Predicate = (tmp_164)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_29 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i16, i1 } %empty_154, 0" [ULTRA_HLS/axi_dma_slave.h:46]   --->   Operation 124 'extractvalue' 'tmp_data_V_8' <Predicate = (tmp_164)> <Delay = 0.00>
ST_29 : Operation 125 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_8)" [ULTRA_HLS/axi_dma_slave.h:47]   --->   Operation 125 'write' <Predicate = (tmp_164)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_29 : Operation 126 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [ULTRA_HLS/axi_dma_slave.h:48]   --->   Operation 126 'specregionend' 'empty_155' <Predicate = (tmp_164)> <Delay = 0.00>
ST_29 : Operation 127 [1/1] (0.00ns)   --->   "br label %2" [ULTRA_HLS/axi_dma_slave.h:42]   --->   Operation 127 'br' <Predicate = (tmp_164)> <Delay = 0.00>

State 30 <SV = 17> <Delay = 0.00>
ST_30 : Operation 128 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty        (read             ) [ 0000000000000000000000000000000]
tmp_data_V   (extractvalue     ) [ 0000000000000000000000000000000]
StgValue_34  (write            ) [ 0000000000000000000000000000000]
tmp_s        (icmp             ) [ 0001111111111111111111111111111]
empty_147    (read             ) [ 0000000000000000000000000000000]
tmp_data_V_1 (extractvalue     ) [ 0000111111000000000000000000000]
StgValue_39  (write            ) [ 0000000000000000000000000000000]
empty_148    (read             ) [ 0000000000000000000000000000000]
tmp_data_V_2 (extractvalue     ) [ 0000011111000000000000000000000]
StgValue_43  (write            ) [ 0000000000000000000000000000000]
empty_149    (read             ) [ 0000000000000000000000000000000]
tmp_data_V_3 (extractvalue     ) [ 0000001111000000000000000000000]
StgValue_47  (write            ) [ 0000000000000000000000000000000]
empty_150    (read             ) [ 0000000000000000000000000000000]
tmp_data_V_4 (extractvalue     ) [ 0000000111000000000000000000000]
StgValue_51  (write            ) [ 0000000000000000000000000000000]
empty_151    (read             ) [ 0000000000000000000000000000000]
tmp_data_V_5 (extractvalue     ) [ 0000000011000000000000000000000]
StgValue_55  (write            ) [ 0000000000000000000000000000000]
empty_152    (read             ) [ 0000000000000000000000000000000]
tmp_data_V_6 (extractvalue     ) [ 0000000000000000000000000000000]
StgValue_59  (write            ) [ 0000000000000000000000000000000]
StgValue_61  (specinterface    ) [ 0000000000000000000000000000000]
StgValue_62  (specinterface    ) [ 0000000000000000000000000000000]
empty_153    (read             ) [ 0000000000000000000000000000000]
tmp_data_V_7 (extractvalue     ) [ 0000000000000000000000000000000]
StgValue_65  (write            ) [ 0000000000000000000000000000000]
StgValue_66  (br               ) [ 0000000000000000000000000000000]
lhs_V_3      (sext             ) [ 0000000000111111110000000000000]
rhs_V_3      (sext             ) [ 0000000000110000000000000000000]
tmp_163      (sext             ) [ 0000000000110000000000000000000]
lhs_V        (sext             ) [ 0000000000000000000001100000000]
rhs_V        (sext             ) [ 0000000000000000000001100000000]
p_s          (sext             ) [ 0000000000000000000001100000000]
tmp3         (mul              ) [ 0000000000001111100000000000000]
tmp4         (mul              ) [ 0000000000001111100000000000000]
p_2          (mul              ) [ 0000000000000000010000000000000]
KER_bound    (add              ) [ 0000000000000000001100000000000]
StgValue_87  (br               ) [ 0000000000000000011100000000000]
i1           (phi              ) [ 0000000000000000001000000000000]
i1_cast      (zext             ) [ 0000000000000000000000000000000]
tmp_165      (icmp             ) [ 0000000000000000001100000000000]
i_6          (add              ) [ 0000000000000000011100000000000]
StgValue_92  (br               ) [ 0000000000000000000000000000000]
tmp_166      (specregionbegin  ) [ 0000000000000000000000000000000]
StgValue_95  (speclooptripcount) [ 0000000000000000000000000000000]
StgValue_96  (specpipeline     ) [ 0000000000000000000000000000000]
empty_156    (read             ) [ 0000000000000000000000000000000]
tmp_data_V_9 (extractvalue     ) [ 0000000000000000000000000000000]
StgValue_99  (write            ) [ 0000000000000000000000000000000]
empty_157    (specregionend    ) [ 0000000000000000000000000000000]
StgValue_101 (br               ) [ 0000000000000000011100000000000]
StgValue_102 (br               ) [ 0000000000000000000000000000000]
StgValue_103 (ret              ) [ 0000000000000000000000000000000]
tmp1         (mul              ) [ 0000000000000000000000011111000]
tmp2         (mul              ) [ 0000000000000000000000011111000]
IFM_bound    (mul              ) [ 0000000000000000000000000000110]
StgValue_113 (br               ) [ 0000000000000000000000000001110]
i            (phi              ) [ 0000000000000000000000000000100]
i_cast       (zext             ) [ 0000000000000000000000000000000]
tmp_164      (icmp             ) [ 0000000000000000000000000000110]
i_s          (add              ) [ 0000000000000000000000000001110]
StgValue_118 (br               ) [ 0000000000000000000000000000000]
tmp          (specregionbegin  ) [ 0000000000000000000000000000000]
StgValue_121 (speclooptripcount) [ 0000000000000000000000000000000]
StgValue_122 (specpipeline     ) [ 0000000000000000000000000000000]
empty_154    (read             ) [ 0000000000000000000000000000000]
tmp_data_V_8 (extractvalue     ) [ 0000000000000000000000000000000]
StgValue_125 (write            ) [ 0000000000000000000000000000000]
empty_155    (specregionend    ) [ 0000000000000000000000000000000]
StgValue_127 (br               ) [ 0000000000000000000000000001110]
StgValue_128 (br               ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str178"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str179"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str180"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str181"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="grp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="17" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_147/2 empty_148/3 empty_149/4 empty_150/5 empty_151/6 empty_152/7 empty_153/8 empty_156/18 empty_154/28 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="16" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/2 StgValue_39/3 StgValue_43/4 StgValue_47/5 StgValue_51/6 StgValue_55/7 StgValue_59/8 StgValue_65/9 StgValue_99/19 StgValue_125/29 "/>
</bind>
</comp>

<comp id="85" class="1005" name="i1_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="31" slack="1"/>
<pin id="87" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="i1_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="31" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/18 "/>
</bind>
</comp>

<comp id="96" class="1005" name="i_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="1"/>
<pin id="98" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="31" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/28 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="17" slack="0"/>
<pin id="109" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/3 tmp_data_V_2/4 tmp_data_V_3/5 tmp_data_V_4/6 tmp_data_V_5/7 tmp_data_V_6/8 tmp_data_V_7/9 tmp_data_V_9/19 tmp_data_V_8/29 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_s_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="lhs_V_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="2"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="rhs_V_3_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="4"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_163_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="5"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_163/9 "/>
</bind>
</comp>

<comp id="127" class="1004" name="lhs_V_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="4"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="rhs_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="3"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/9 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_s_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="6"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_s/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_2/12 "/>
</bind>
</comp>

<comp id="140" class="1004" name="KER_bound_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="16" slack="8"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="KER_bound/17 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i1_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/18 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_165_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_165/18 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_6_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/18 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="IFM_bound/23 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="31" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/28 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_164_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="31" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_164/28 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_s_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/28 "/>
</bind>
</comp>

<comp id="178" class="1007" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/9 "/>
</bind>
</comp>

<comp id="184" class="1007" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp4/9 "/>
</bind>
</comp>

<comp id="190" class="1007" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/9 "/>
</bind>
</comp>

<comp id="196" class="1007" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/9 "/>
</bind>
</comp>

<comp id="202" class="1005" name="tmp_s_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="7"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="206" class="1005" name="tmp_data_V_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="6"/>
<pin id="208" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_data_V_2_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="5"/>
<pin id="213" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_data_V_3_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="4"/>
<pin id="218" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_data_V_4_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="3"/>
<pin id="224" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_data_V_5_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="2"/>
<pin id="229" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="232" class="1005" name="lhs_V_3_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_3 "/>
</bind>
</comp>

<comp id="238" class="1005" name="rhs_V_3_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_3 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_163_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_163 "/>
</bind>
</comp>

<comp id="249" class="1005" name="lhs_V_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="254" class="1005" name="rhs_V_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="260" class="1005" name="p_s_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp3_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp4_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="275" class="1005" name="p_2_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="KER_bound_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_165_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_165 "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_6_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="31" slack="0"/>
<pin id="291" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp2_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="304" class="1005" name="IFM_bound_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IFM_bound "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_164_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_164 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_s_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="70" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="116"><net_src comp="107" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="147"><net_src comp="89" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="89" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="44" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="166"><net_src comp="100" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="100" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="124" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="124" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="121" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="118" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="127" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="133" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="130" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="130" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="112" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="107" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="214"><net_src comp="107" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="219"><net_src comp="107" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="225"><net_src comp="107" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="230"><net_src comp="107" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="235"><net_src comp="118" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="241"><net_src comp="121" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="246"><net_src comp="124" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="252"><net_src comp="127" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="257"><net_src comp="130" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="263"><net_src comp="133" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="268"><net_src comp="178" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="273"><net_src comp="184" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="278"><net_src comp="136" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="283"><net_src comp="140" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="288"><net_src comp="148" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="153" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="297"><net_src comp="190" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="302"><net_src comp="196" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="307"><net_src comp="159" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="312"><net_src comp="167" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="172" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_V | {2 3 4 5 6 7 8 9 19 29 }
 - Input state : 
	Port: AXI_DMA_SLAVE : stream_in_V_data_V | {1 2 3 4 5 6 7 8 18 28 }
	Port: AXI_DMA_SLAVE : stream_in_V_last | {1 2 3 4 5 6 7 8 18 28 }
  - Chain level:
	State 1
	State 2
		StgValue_34 : 1
		tmp_s : 1
	State 3
		StgValue_39 : 1
	State 4
		StgValue_43 : 1
	State 5
		StgValue_47 : 1
	State 6
		StgValue_51 : 1
	State 7
		StgValue_55 : 1
	State 8
		StgValue_59 : 1
	State 9
		StgValue_65 : 1
		tmp3 : 1
		tmp4 : 1
		tmp1 : 1
		tmp2 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		i1_cast : 1
		tmp_165 : 2
		i_6 : 1
		StgValue_92 : 3
	State 19
		StgValue_99 : 1
		empty_157 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		i_cast : 1
		tmp_164 : 2
		i_s : 1
		StgValue_118 : 3
	State 29
		StgValue_125 : 1
		empty_155 : 1
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|          |    grp_fu_136    |    4    |   215   |    1    |
|          |    grp_fu_159    |    4    |   215   |    1    |
|    mul   |    grp_fu_178    |    1    |    0    |    0    |
|          |    grp_fu_184    |    1    |    0    |    0    |
|          |    grp_fu_190    |    1    |    0    |    0    |
|          |    grp_fu_196    |    1    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|          | KER_bound_fu_140 |    0    |    0    |    39   |
|    add   |    i_6_fu_153    |    0    |    0    |    38   |
|          |    i_s_fu_172    |    0    |    0    |    38   |
|----------|------------------|---------|---------|---------|
|          |   tmp_s_fu_112   |    0    |    0    |    13   |
|   icmp   |  tmp_165_fu_148  |    0    |    0    |    18   |
|          |  tmp_164_fu_167  |    0    |    0    |    18   |
|----------|------------------|---------|---------|---------|
|   read   |  grp_read_fu_70  |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   write  |  grp_write_fu_78 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|extractvalue|    grp_fu_107    |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|          |  lhs_V_3_fu_118  |    0    |    0    |    0    |
|          |  rhs_V_3_fu_121  |    0    |    0    |    0    |
|   sext   |  tmp_163_fu_124  |    0    |    0    |    0    |
|          |   lhs_V_fu_127   |    0    |    0    |    0    |
|          |   rhs_V_fu_130   |    0    |    0    |    0    |
|          |    p_s_fu_133    |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   zext   |  i1_cast_fu_144  |    0    |    0    |    0    |
|          |   i_cast_fu_163  |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    12   |   430   |   166   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  IFM_bound_reg_304 |   32   |
|  KER_bound_reg_280 |   32   |
|      i1_reg_85     |   31   |
|     i_6_reg_289    |   31   |
|      i_reg_96      |   31   |
|     i_s_reg_313    |   31   |
|   lhs_V_3_reg_232  |   32   |
|    lhs_V_reg_249   |   32   |
|     p_2_reg_275    |   32   |
|     p_s_reg_260    |   32   |
|   rhs_V_3_reg_238  |   32   |
|    rhs_V_reg_254   |   32   |
|    tmp1_reg_294    |   32   |
|    tmp2_reg_299    |   32   |
|    tmp3_reg_265    |   32   |
|    tmp4_reg_270    |   32   |
|   tmp_163_reg_243  |   32   |
|   tmp_164_reg_309  |    1   |
|   tmp_165_reg_285  |    1   |
|tmp_data_V_1_reg_206|   16   |
|tmp_data_V_2_reg_211|   16   |
|tmp_data_V_3_reg_216|   16   |
|tmp_data_V_4_reg_222|   16   |
|tmp_data_V_5_reg_227|   16   |
|    tmp_s_reg_202   |    1   |
+--------------------+--------+
|        Total       |   623  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_178 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_178 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_184 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_184 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_190 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_190 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_196 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_196 |  p1  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  ||  14.152 ||    72   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   430  |   166  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   623  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   14   |  1053  |   238  |
+-----------+--------+--------+--------+--------+
