<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="ARTY_TestDDR_axi_uartlite_0_0_synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/ARTY_TestDDR_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARTY_TestDDR_xbar_0_synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/ARTY_TestDDR_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARTY_TestDDR_axi_gpio_0_0_synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/ARTY_TestDDR_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARTY_TestDDR_dlmb_v10_0_synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/ARTY_TestDDR_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARTY_TestDDR_TestDDR_top_0_0_synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/ARTY_TestDDR_TestDDR_top_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARTY_TestDDR_microblaze_0_0_synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/ARTY_TestDDR_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARTY_TestDDR_ilmb_v10_0_synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/ARTY_TestDDR_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARTY_TestDDR_lmb_bram_0_synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/ARTY_TestDDR_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARTY_TestDDR_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/ARTY_TestDDR_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARTY_TestDDR_mdm_1_0_synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/ARTY_TestDDR_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARTY_TestDDR_clk_wiz_1_0_synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/ARTY_TestDDR_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARTY_TestDDR_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/ARTY_TestDDR_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ARTY_TestDDR_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/ARTY_TestDDR_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/v22.2/Test_DDR/Test_DDR.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="ARTY_TestDDR_axi_uartlite_0_0_synth_1"/>
		<Parent Id="ARTY_TestDDR_xbar_0_synth_1"/>
		<Parent Id="ARTY_TestDDR_axi_gpio_0_0_synth_1"/>
		<Parent Id="ARTY_TestDDR_dlmb_v10_0_synth_1"/>
		<Parent Id="ARTY_TestDDR_TestDDR_top_0_0_synth_1"/>
		<Parent Id="ARTY_TestDDR_microblaze_0_0_synth_1"/>
		<Parent Id="ARTY_TestDDR_ilmb_v10_0_synth_1"/>
		<Parent Id="ARTY_TestDDR_lmb_bram_0_synth_1"/>
		<Parent Id="ARTY_TestDDR_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="ARTY_TestDDR_mdm_1_0_synth_1"/>
		<Parent Id="ARTY_TestDDR_clk_wiz_1_0_synth_1"/>
		<Parent Id="ARTY_TestDDR_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="ARTY_TestDDR_rst_clk_wiz_1_100M_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

