
---------- Begin Simulation Statistics ----------
simSeconds                                   0.138401                       # Number of seconds simulated (Second)
simTicks                                 138400532262                       # Number of ticks simulated (Tick)
finalTick                                138400532262                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    204.25                       # Real time elapsed on the host (Second)
hostTickRate                                677597889                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  405510448                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      101168649                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   489592                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     495313                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        415617214                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         100000000                       # Number of instructions committed (Count)
system.cpu.numOps                           101168649                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                    1378435                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               4.156172                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.240606                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass         1323      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       66212169     65.45%     65.45% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult         17229      0.02%     65.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv          12194      0.01%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            5      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt           25      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            5      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            5      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc         1158      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd          1013      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu          1058      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp          2091      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     65.48% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc         3517      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     65.49% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead      21507040     21.26%     86.75% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     13409817     13.25%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       101168649                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                16695605                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          15297318                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            461132                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             13273645                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                13164328                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.991764                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  334718                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 32                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           41274                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              40475                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              799                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         4668                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       25859691                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          25859691                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      25859691                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         25859691                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      8373174                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         8373174                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      8373174                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        8373174                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 208590475059                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 208590475059                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 208590475059                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 208590475059                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     34232865                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      34232865                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     34232865                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     34232865                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.244595                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.244595                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.244595                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.244595                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 24911.756887                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 24911.756887                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 24911.756887                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 24911.756887                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      8313590                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           8313590                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        41231                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         41231                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        41231                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        41231                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      8331943                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      8331943                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      8331943                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      8331943                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 200484470511                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 200484470511                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 200484470511                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 200484470511                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.243390                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.243390                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.243390                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.243390                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 24062.150991                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 24062.150991                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 24062.150991                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 24062.150991                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                8330924                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       176490                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       176490                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        88245                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        88245                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       175158                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       175158                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.500000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        87579                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        87579                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     20834811                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        20834811                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        32512                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         32512                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    812186001                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    812186001                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     20867323                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     20867323                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001558                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001558                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 24981.114696                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 24981.114696                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           78                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           78                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        32434                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        32434                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    789803073                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    789803073                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001554                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001554                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 24351.084448                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 24351.084448                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data          307                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             307                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       167166                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       167166                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          310                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          310                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.009677                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.009677                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        55722                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        55722                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       165168                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       165168                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.009677                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.009677                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        55056                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        55056                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data            7                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total            7                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data      8251708                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total      8251708                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data 202232856042                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total 202232856042                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data      8251715                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total      8251715                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.999999                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.999999                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 24507.999561                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 24507.999561                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data      8251708                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total      8251708                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data 196737218514                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total 196737218514                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.999999                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 23841.999561                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 23841.999561                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5024873                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5024873                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        88954                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        88954                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   5545433016                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   5545433016                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5113827                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5113827                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.017395                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.017395                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 62340.457045                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 62340.457045                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        41153                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        41153                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        47801                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        47801                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2957448924                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2957448924                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.009347                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.009347                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61870.022050                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61870.022050                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1022.823886                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             34191952                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            8331948                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.103716                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              165168                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1022.823886                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998851                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998851                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          381                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          454                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           80                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           76798314                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          76798314                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            53313023                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                9790                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           22830611                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          13280260                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                 320                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst       41387494                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          41387494                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      41387494                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         41387494                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       645909                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          645909                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       645909                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         645909                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   5770995561                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   5770995561                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   5770995561                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   5770995561                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     42033403                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      42033403                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     42033403                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     42033403                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.015367                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.015367                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.015367                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.015367                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst  8934.688263                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total  8934.688263                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst  8934.688263                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total  8934.688263                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       645397                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            645397                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       645909                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       645909                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       645909                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       645909                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   5340820167                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   5340820167                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   5340820167                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   5340820167                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.015367                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.015367                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.015367                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.015367                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst  8268.688263                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total  8268.688263                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst  8268.688263                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total  8268.688263                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 645397                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     41387494                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        41387494                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       645909                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        645909                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   5770995561                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   5770995561                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     42033403                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     42033403                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.015367                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.015367                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst  8934.688263                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total  8934.688263                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       645909                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       645909                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   5340820167                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   5340820167                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.015367                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.015367                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst  8268.688263                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total  8268.688263                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           472.160509                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             42033403                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             645909                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              65.076354                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               84249                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   472.160509                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.922188                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.922188                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          126                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          247                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          128                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           84712715                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          84712715                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  101168649                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   157                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 643402                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  35379                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    678781                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                643402                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 35379                       # number of overall hits (Count)
system.l2.overallHits::total                   678781                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2507                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                44861                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   47368                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2507                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               44861                       # number of overall misses (Count)
system.l2.overallMisses::total                  47368                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       193389084                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      3419479764                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         3612868848                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      193389084                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     3419479764                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        3612868848                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             645909                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              80240                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                726149                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            645909                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             80240                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               726149                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.003881                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.559085                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.065232                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.003881                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.559085                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.065232                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 77139.642601                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 76223.886316                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    76272.353656                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 77139.642601                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 76223.886316                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   76272.353656                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              8265138                       # number of writebacks (Count)
system.l2.writebacks::total                   8265138                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             2507                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            44861                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               47368                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2507                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           44861                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              47368                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    176278286                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3113231840                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3289510126                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    176278286                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3113231840                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3289510126                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.003881                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.559085                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.065232                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.003881                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.559085                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.065232                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70314.433985                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69397.290297                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 69445.831067                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70314.433985                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69397.290297                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 69445.831067                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        8267367                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              2                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data             10                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                10                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data      8251698                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total         8251698                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data      8251708                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total       8251708                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.999999                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.999999                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data      8251698                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total      8251698                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data 132156311086                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total 132156311086                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.999999                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.999999                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 16015.650486                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 16015.650486                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst          643402                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             643402                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2507                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2507                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    193389084                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    193389084                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       645909                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         645909                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.003881                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.003881                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 77139.642601                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 77139.642601                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2507                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2507                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    176278286                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    176278286                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.003881                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.003881                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70314.433985                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70314.433985                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               9802                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  9802                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            38002                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               38002                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2841065091                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2841065091                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          47804                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             47804                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.794954                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.794954                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 74760.936030                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 74760.936030                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        38002                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           38002                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   2581647933                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   2581647933                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.794954                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.794954                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 67934.527999                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 67934.527999                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          25577                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             25577                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         6859                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            6859                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    578414673                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    578414673                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        32436                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         32436                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.211463                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.211463                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 84329.300627                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 84329.300627                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         6859                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         6859                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    531583907                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    531583907                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.211463                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.211463                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 77501.663070                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 77501.663070                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       645397                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           645397                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       645397                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       645397                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      8313590                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          8313590                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      8313590                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      8313590                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32333.082438                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9702476                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    8300144                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.168953                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   25050.804651                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       272.550292                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      7009.727495                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.764490                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.008318                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.213920                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.986727                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32767                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   15                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  136                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1718                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                30895                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.999969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  151933552                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 151933552                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   8265138.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2507.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     44861.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002650882330                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       221879                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       221879                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3749178                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            8249956                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       47368                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    8265138                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     47368                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  8265138                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 47368                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              8265138                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   45829                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1504                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                 219329                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 402977                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 458353                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 505809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 470742                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 547437                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 540957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 564355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 617432                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 562248                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 481918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 410148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 363266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 411407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 379839                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 343148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 300167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 264970                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  34767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  31972                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  31532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  30863                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  31285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                  29978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  29134                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                  26792                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                  25713                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                  22961                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                  22230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                  18793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                  16641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                  14872                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  12700                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  10130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   8757                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   6704                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                   4898                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                   3360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   2510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   1493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   1175                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    349                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       221879                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean       0.213436                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      7.479210                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127        221878    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        221879                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       221879                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      37.250537                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     34.890167                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     15.278293                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17          2512      1.13%      1.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           407      0.18%      1.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            33      0.01%      1.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            30      0.01%      1.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25         70250     31.66%     33.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27          3535      1.59%     34.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29          1951      0.88%     35.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31           987      0.44%     35.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33         35043     15.79%     51.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35           520      0.23%     51.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37           238      0.11%     52.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39         18464      8.32%     60.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-41         24263     10.94%     71.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43          1349      0.61%     71.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45            99      0.04%     71.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47         34053     15.35%     87.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49         15133      6.82%     94.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50-51           224      0.10%     94.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-53           208      0.09%     94.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55           430      0.19%     94.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-57           253      0.11%     94.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58-59           240      0.11%     94.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61           271      0.12%     94.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62-63           293      0.13%     95.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65           747      0.34%     95.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67           260      0.12%     95.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-69           146      0.07%     95.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::70-71           132      0.06%     95.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72-73           539      0.24%     95.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::74-75           948      0.43%     96.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76-77           495      0.22%     96.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::78-79           553      0.25%     96.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-81           549      0.25%     96.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::82-83           982      0.44%     97.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84-85           274      0.12%     97.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::86-87           189      0.09%     97.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88-89           372      0.17%     97.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::90-91           427      0.19%     97.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92-93           233      0.11%     98.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::94-95           183      0.08%     98.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::96-97           464      0.21%     98.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::98-99           395      0.18%     98.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::100-101          284      0.13%     98.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::102-103          345      0.16%     98.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::104-105          849      0.38%     99.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::106-107          378      0.17%     99.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-109           49      0.02%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::110-111           40      0.02%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::112-113          914      0.41%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::114-115          333      0.15%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::116-117            5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::118-119            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::120-121            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::122-123            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::124-125            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::126-127            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        221879                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3031552                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            528968832                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              21904193.21698201                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3822014434.15428638                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  138399196932                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      16649.52                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       160448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2871104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    528967168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1159301.899910781533                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 20744891.317071225494                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 3822002411.079137802124                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2507                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        44861                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      8265138                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     80746620                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1422327769                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3684911593880                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32208.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31705.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    445837.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       160448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2871104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3031552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       160448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       160448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    528968832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    528968832                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         2507                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        44861                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           47368                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      8265138                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        8265138                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1159302                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       20744891                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          21904193                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1159302                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1159302                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   3822014434                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       3822014434                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   3822014434                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1159302                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      20744891                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3843918627                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                47368                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             8265112                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2935                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3021                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3098                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2733                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       516630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       516394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       516378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       516369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       516505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       516489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       516481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       516584                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       516863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       516788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       516726                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       516672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       516646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       516564                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       516384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       516639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               614924389                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             236840000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1503074389                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12981.85                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31731.85                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               35459                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            7726545                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            74.86                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           93.48                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       550473                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   966.438913                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   892.336823                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   210.807863                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        19109      3.47%      3.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         5434      0.99%      4.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3214      0.58%      5.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3735      0.68%      5.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         3641      0.66%      6.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         3271      0.59%      6.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         2326      0.42%      7.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         7556      1.37%      8.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       502187     91.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       550473                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3031552                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          528967168                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               21.904193                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             3822.002411                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   30.03                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              29.86                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               93.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      1969247700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1046672385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      172388160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   21568152600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 10924611360.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  36637548570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  22293132000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   94611752775                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   683.608301                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  56553485030                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4621240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  77225807232                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      1961150940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1042372650                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      165819360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   21575732040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 10924611360.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  36457502100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  22444750080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   94571938530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   683.320627                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  56936288578                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4621240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  76843003684                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                9366                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       8265138                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1160                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              38002                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             38002                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           9366                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        8251698                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     16612732                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                16612732                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    532000384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                532000384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            8299066                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  8299066    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              8299066                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         55999755254                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          251844697                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       16565364                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      8266298                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             678345                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     16578728                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       645397                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            19563                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             47804                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            47804                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         645909                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         32436                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq       8251708                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp      8251708                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1937215                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     24994820                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               26932035                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     82643584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    537205120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               619848704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         8267367                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 528968832                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          17245224                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000062                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.007888                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                17244151     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1073      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            17245224                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 138400532262                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        11945426616                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         645263755                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2827978524                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      17954178                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      8976321                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1071                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1071                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       210445943                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       205171271                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
