"filename", "language", "System Verilog", "Markdown", "Verilog", "JSON with Comments", "comment", "blank", "total"
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/README.md", "Markdown", 0, 52, 0, 0, 0, 17, 69
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/spinalHDL/README.md", "Markdown", 0, 1, 0, 0, 0, 2, 3
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/README.md", "Markdown", 0, 1, 0, 0, 0, 2, 3
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/asyn_fifo.sv", "System Verilog", 71, 0, 0, 0, 30, 15, 116
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/bus_interconnect.sv", "System Verilog", 0, 0, 0, 0, 0, 3, 3
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/caster.sv", "System Verilog", 35, 0, 0, 0, 21, 6, 62
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/data_enc.sv", "System Verilog", 20, 0, 0, 0, 21, 10, 51
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_array_control.sv", "System Verilog", 3, 0, 0, 0, 20, 1, 24
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_pe.sv", "System Verilog", 60, 0, 0, 0, 34, 23, 117
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_pe_array.sv", "System Verilog", 86, 0, 0, 0, 37, 17, 140
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_pe_array_configurable.sv", "System Verilog", 85, 0, 0, 0, 49, 41, 175
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/dummy_pe/dummy_pe_kl.sv", "System Verilog", 39, 0, 0, 0, 23, 12, 74
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/glb_buffer.sv", "System Verilog", 12, 0, 0, 0, 21, 2, 35
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/glb_pe.sv", "System Verilog", 33, 0, 0, 0, 22, 7, 62
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/global_buffer.sv", "System Verilog", 29, 0, 0, 0, 21, 8, 58
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/interface.sv", "System Verilog", 256, 0, 0, 0, 42, 84, 382
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/multicaster.sv", "System Verilog", 108, 0, 0, 0, 59, 39, 206
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe.sv", "System Verilog", 102, 0, 0, 0, 40, 20, 162
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe_array_configurable.sv", "System Verilog", 92, 0, 0, 0, 22, 32, 146
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe_ctrl.sv", "System Verilog", 79, 0, 0, 0, 0, 12, 91
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/xbus_control.sv", "System Verilog", 49, 0, 0, 0, 21, 16, 86
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/README.md", "Markdown", 0, 1, 0, 0, 0, 2, 3
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/async_fifo.v", "Verilog", 0, 0, 73, 0, 8, 12, 93
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/axi_example/sample_generator/sample_generator_v1_0.v", "Verilog", 0, 0, 53, 0, 14, 17, 84
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/axi_example/sample_generator/sample_generator_v1_0_M_AXIS.v", "Verilog", 0, 0, 122, 0, 72, 35, 229
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/axi_example/sample_generator/sample_generator_v1_0_S_AXIS.v", "Verilog", 0, 0, 97, 0, 51, 20, 168
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/data_buffer.v", "Verilog", 0, 0, 35, 0, 1, 10, 46
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/shifter.v", "Verilog", 0, 0, 28, 0, 5, 6, 39
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/tagAlloc.v", "Verilog", 0, 0, 37, 0, 20, 5, 62
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/tagBuff.v", "Verilog", 0, 0, 30, 0, 19, 5, 54
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/weight_buffer.v", "Verilog", 0, 0, 83, 0, 21, 25, 129
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/hdl_source.code-workspace", "JSON with Comments", 0, 0, 0, 12, 0, 0, 12
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/spinalHDL/README.md", "Markdown", 0, 1, 0, 0, 0, 2, 3
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/README.md", "Markdown", 0, 1, 0, 0, 0, 1, 2
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/ccd_pe_driver.sv", "System Verilog", 45, 0, 0, 0, 28, 15, 88
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/glb_pe_driver.sv", "System Verilog", 46, 0, 0, 0, 21, 6, 73
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/pe_driver.sv", "System Verilog", 39, 0, 0, 0, 16, 5, 60
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_async_fifo.sv", "System Verilog", 64, 0, 0, 0, 13, 13, 90
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_ccd_pe.sv", "System Verilog", 74, 0, 0, 0, 21, 14, 109
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_dummpy_pe_array.sv", "System Verilog", 71, 0, 0, 0, 31, 16, 118
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_glb_pe.sv", "System Verilog", 46, 0, 0, 0, 21, 8, 75
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_glb_pe_loop.sv", "System Verilog", 78, 0, 0, 0, 21, 11, 110
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_pe.sv", "System Verilog", 38, 0, 0, 0, 21, 11, 70
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_weight_buffer.sv", "System Verilog", 51, 0, 0, 0, 21, 8, 80
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/weight_buffer_driver.sv", "System Verilog", 27, 0, 0, 0, 21, 6, 54
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/verilog/README.md", "Markdown", 0, 1, 0, 0, 0, 1, 2
"Total", "-", 1738, 58, 558, 12, 929, 623, 3918