==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.2
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'cordic.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'cordic' (cordic.cpp:56).
@I [XFORM-603] Inlining function 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'cordic' (cordic.cpp:55).
@I [XFORM-603] Inlining function 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'cordic' (cordic.cpp:50).
@I [XFORM-603] Inlining function 'ap_fixed_base<64, 32, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'cordic' (cordic.cpp:49).
@I [HLS-10] Checking synthesizability ...
@W [ANALYSIS-31] The program may have out of bound access of array variable 'angles.V' in function 'cordic' (cordic.cpp:52:5).
@W [ANALYSIS-31] The program may have out of bound access of array variable 'angles.V' in function 'cordic' (cordic.cpp:58:5).
@I [XFORM-401] Performing if-conversion on hyperblock from (cordic.cpp:48:8) to (cordic.cpp:47:23) in function 'cordic'... converting 4 basic blocks.
@I [HLS-111] Elapsed time: 4.26 seconds; current memory usage: 194 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'cordic' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'cordic' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'cordic' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 194 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'cordic' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'cordic/theta_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'cordic/s_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'cordic/c_V' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'cordic' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'cordic'.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 195 MB.
@I [RTMG-279] Implementing memory 'cordic_angles_V_rom' using distributed ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'cordic'.
@I [WVHDL-304] Generating RTL VHDL for 'cordic'.
@I [WVLOG-307] Generating RTL Verilog for 'cordic'.
@I [HLS-10] Opening and resetting project '/home/student/gsf52/ece5775/fixed_64_20_20.prj'.
@I [HLS-10] Adding design file 'cordic.cpp' to the project
@I [HLS-10] Adding test bench file 'cordic_test.cpp' to the project
@I [HLS-10] Opening and resetting solution '/home/student/gsf52/ece5775/fixed_64_20_20.prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
