
**** 11/30/22 21:49:35 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4026-cd4026_tran1"  [ D:\cad\cadence\EED3009-PSpiceFiles\cd4026\cd4026_tran1.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "cd4026_tran1.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.INC "C:/Users/Abdurrahman/Desktop/cd4007/cd4007.lib" 
* From [PSPICE NETLIST] section of D:\cad\cadence\cdssetup\OrCAD_PSpice\17.4.0\PSpice.ini file:

**** INCLUDING cd4007.lib ****
.model nnMOS NMOS (LEVEL=2 VTo=1.4 Kp=.6m LAMBDA=0.005)
.model ppMOS PMOS (LEVEL=2 VTo=-1.0 KP=.6m LAMBDA=0.01)

**** RESUMING cd4026_tran1.cir ****
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 100ms 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\cd4026.net" 



**** INCLUDING cd4026.net ****
* source EED3009
X_U6A         N38502 /Q5 N64498 DE Q1 /Q1 $G_DPWR $G_DGND 7474 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U6B         N38502 Q1 CLK DE Q2 /Q2 $G_DPWR $G_DGND 7474 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U7A         N38502 N38476 CLK DE Q3 /Q3 $G_DPWR $G_DGND 7474 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U7B         N38502 Q3 CLK DE Q4 /Q4 $G_DPWR $G_DGND 7474 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U8A         N38502 Q4 CLK DE Q5 /Q5 $G_DPWR $G_DGND 7474 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U9         /Q1 /Q3 N38352 $G_DPWR $G_DGND NAN2
X_U10         /Q2 N38352 N38476 $G_DPWR $G_DGND NOR2
X_U11A         /Q4 Q5 N41991 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U11B         /Q2 /Q1 N42000 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U11C         /Q1 /Q5 N43188 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U11D         Q1 /Q2 N43526 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U12A         /Q2 Q3 N43243 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U12B         Q2 /Q3 N43259 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U12C         Q1 Q5 N43307 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U12D         /Q3 /Q4 N43554 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U13A         /Q3 Q4 N44512 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U14A         N428310 N428314 N428315 N45915 $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U14B         N428760 N428764 N428765 N45933 $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U15A         N429340 N429341 N45951 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U16A         N429983 N429984 N429985 N429986 N45969 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U16B         N430473 N430474 N430475 N430476 N430470 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U17A         N430963 N430964 N430965 N430966 N45254 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U17B         N431453 N431454 N431455 N431456 N46015 $G_DPWR $G_DGND 7420
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U18A         N451210 N45290 N45999 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U19A         N56303 N45290 N45985 $G_DPWR $G_DGND 7402 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U20B         N45915 SEG_A $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U20D         N45933 SEG_B $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U20F         N45951 SEG_C $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U21B         N45969 SEG_D $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U21C         N45985 N457341 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U21D         N457341 SEG_E $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U21E         N45999 SEG_F $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U22A         N46015 SEG_G $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U22F         DE N45290 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U23F         N45290 DE_OUT $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U24F         Q5 COUT $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U25A         0 N38502 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U25E         N43243 C_SEG $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
V_V2         DE 0 5V
X_U27F         N41991 N428310 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U28F         N42000 N428314 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U29F         N45290 N428315 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U30F         N43188 N428760 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U31F         N43526 N428764 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U32F         N45290 N428765 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U33F         N43243 N429340 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U34F         N45290 N429341 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U35F         N43259 N429983 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U36F         N41991 N429984 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U37F         N42000 N429985 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U38F         N45290 N429986 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U39F         N43307 N430473 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U40F         N43526 N430474 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U41F         N43243 N430475 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U42F         N43554 N430476 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U43F         N43243 N430963 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U44F         N44512 N430964 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U45F         N42000 N430965 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U46F         N43259 N430966 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U47F         N43259 N431453 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U48F         N42000 N431454 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U49F         N43307 N431455 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U50F         N45290 N431456 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U51B         N430470 N56303 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U51E         N45254 N451210 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_DSTM1         STIM(1,1) $G_DPWR $G_DGND N64498 IO_STM IO_LEVEL=0 
+ 0 0
+ +0.5ms 1
+REPEAT FOREVER
+ +0.5ms 0
+  +0.5ms 1
+ ENDREPEAT

**** RESUMING cd4026_tran1.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node 0
*
* Moving X_U25A.U1:IN1 from analog node 0 to new digital node 0$AtoD
X$0_AtoD1
+ 0
+ 0$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node DE
*
* Moving X_U22F.U1:IN1 from analog node DE to new digital node DE$AtoD
X$DE_AtoD1
+ DE
+ DE$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U8A.UFF1:PREBAR from analog node DE to new digital node DE$AtoD2
X$DE_AtoD2
+ DE
+ DE$AtoD2
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U7B.UFF1:PREBAR from analog node DE to new digital node DE$AtoD3
X$DE_AtoD3
+ DE
+ DE$AtoD3
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U7A.UFF1:PREBAR from analog node DE to new digital node DE$AtoD4
X$DE_AtoD4
+ DE
+ DE$AtoD4
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U6B.UFF1:PREBAR from analog node DE to new digital node DE$AtoD5
X$DE_AtoD5
+ DE
+ DE$AtoD5
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
* Moving X_U6A.UFF1:PREBAR from analog node DE to new digital node DE$AtoD6
X$DE_AtoD6
+ DE
+ DE$AtoD6
+ $G_DPWR
+ $G_DGND
+ AtoD_STD
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$DIGIFPWR 0 DIGIFPWR


**** 11/30/22 21:49:35 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4026-cd4026_tran1"  [ D:\cad\cadence\EED3009-PSpiceFiles\cd4026\cd4026_tran1.sim ] 


 ****     Diode MODEL PARAMETERS


******************************************************************************




               D74CLMP         D74             
          IS    1.000000E-15  100.000000E-18 
          RS    2              25            
         CJO    2.000000E-12    2.000000E-12 


**** 11/30/22 21:49:35 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4026-cd4026_tran1"  [ D:\cad\cadence\EED3009-PSpiceFiles\cd4026\cd4026_tran1.sim ] 


 ****     BJT MODEL PARAMETERS


******************************************************************************




               Q74             
               NPN             
       LEVEL    1            
          IS  100.000000E-18 
          BF   49            
          NF    1            
         ISE  100.000000E-18 
          BR     .03         
          NR    1            
         ISC  400.000000E-18 
         ISS    0            
          RB   50            
          RE    0            
          RC   20            
         CJE    1.000000E-12 
         VJE     .9          
         MJE     .5          
         CJC  500.000000E-15 
         VJC     .8          
         MJC     .33         
        XCJC    1            
         CJS    3.000000E-12 
         VJS     .7          
         MJS     .33         
          TF  200.000000E-12 
          TR   10.000000E-09 
          KF    0            
          AF    1            
          CN    2.42         
           D     .87         


**** 11/30/22 21:49:35 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4026-cd4026_tran1"  [ D:\cad\cadence\EED3009-PSpiceFiles\cd4026\cd4026_tran1.sim ] 


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               nnMOS           ppMOS           
               NMOS            PMOS            
       LEVEL    2               2            
           L  100.000000E-06  100.000000E-06 
           W  100.000000E-06  100.000000E-06 
         VTO    1.4            -1            
          KP  600.000000E-06  600.000000E-06 
       GAMMA    0               0            
         PHI     .6              .6          
      LAMBDA    5.000000E-03     .01         
          IS   10.000000E-15   10.000000E-15 
          JS    0               0            
          PB     .8              .8          
        PBSW     .8              .8          
          CJ    0               0            
        CJSW    0               0            
        CGSO    0               0            
        CGDO    0               0            
        CGBO    0               0            
         TOX  100.000000E-09  100.000000E-09 
          XJ    0               0            
       UCRIT   10.000000E+03   10.000000E+03 
      DIOMOD    1               1            
         VFB    0               0            
        LETA    0               0            
        WETA    0               0            
          U0    0               0            
        TEMP    0               0            
         VDD    5               5            
       XPART    0               0            


**** 11/30/22 21:49:35 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4026-cd4026_tran1"  [ D:\cad\cadence\EED3009-PSpiceFiles\cd4026\cd4026_tran1.sim ] 


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               DO74            
    TIMESTEP  100.000000E-12 
      S0NAME X               
       S0VHI    2            
       S0VLO     .8          
      S1NAME 0               
       S1VHI     .8          
       S1VLO   -1.5          
      S2NAME R               
       S2VHI    1.4          
       S2VLO     .8          
      S3NAME R               
       S3VHI    2            
       S3VLO    1.3          
      S4NAME X               
       S4VHI    2            
       S4VLO     .8          
      S5NAME 1               
       S5VHI    7            
       S5VLO    2            
      S6NAME F               
       S6VHI    2            
       S6VLO    1.3          
      S7NAME F               
       S7VHI    1.4          
       S7VLO     .8          


**** 11/30/22 21:49:35 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4026-cd4026_tran1"  [ D:\cad\cadence\EED3009-PSpiceFiles\cd4026\cd4026_tran1.sim ] 


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_02            D_10            D_00            D_20            
      TPLHMN    4.800000E-09    4.400000E-09    4.400000E-09    4.800000E-09 
      TPLHTY   12.000000E-09   11.000000E-09   11.000000E-09   12.000000E-09 
      TPLHMX   22.000000E-09   22.000000E-09   22.000000E-09   22.000000E-09 
      TPHLMN    3.200000E-09    2.800000E-09    2.800000E-09    3.200000E-09 
      TPHLTY    8.000000E-09    7.000000E-09    7.000000E-09    8.000000E-09 
      TPHLMX   15.000000E-09   15.000000E-09   15.000000E-09   15.000000E-09 


               D_04            D_PLD_GATE      
      TPLHMN    4.800000E-09    0            
      TPLHTY   12.000000E-09    0            
      TPLHMX   22.000000E-09    0            
      TPHLMN    3.200000E-09    0            
      TPHLTY    8.000000E-09    0            
      TPHLMX   15.000000E-09    0            


**** 11/30/22 21:49:35 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4026-cd4026_tran1"  [ D:\cad\cadence\EED3009-PSpiceFiles\cd4026\cd4026_tran1.sim ] 


 ****     Digital Edge Triggered FF MODEL PARAMETERS


******************************************************************************




               D_74            
  TPCLKQLHMN    5.600000E-09 
  TPCLKQLHTY   14.000000E-09 
  TPCLKQLHMX   25.000000E-09 
  TPCLKQHLMN    8.000000E-09 
  TPCLKQHLTY   20.000000E-09 
  TPCLKQHLMX   40.000000E-09 
   TPPCQLHMN    6.250000E-09 
   TPPCQLHTY   15.625000E-09 
   TPPCQLHMX   25.000000E-09 
   TPPCQHLMN   10.000000E-09 
   TPPCQHLTY   25.000000E-09 
   TPPCQHLMX   40.000000E-09 
    TWCLKLMN   37.000000E-09 
    TWCLKLTY   37.000000E-09 
    TWCLKLMX   37.000000E-09 
    TWCLKHMN   30.000000E-09 
    TWCLKHTY   30.000000E-09 
    TWCLKHMX   30.000000E-09 
     TWPCLMN   30.000000E-09 
     TWPCLTY   30.000000E-09 
     TWPCLMX   30.000000E-09 
   TSUDCLKMN   20.000000E-09 
   TSUDCLKTY   20.000000E-09 
   TSUDCLKMX   20.000000E-09 
 TSUPCCLKHMN    0            
 TSUPCCLKHTY    0            
 TSUPCCLKHMX    0            
    THDCLKMN    5.000000E-09 
    THDCLKTY    5.000000E-09 
    THDCLKMX    5.000000E-09 
  TSUCECLKMN    0            
  TSUCECLKTY    0            
  TSUCECLKMX    0            
   THCECLKMN    0            
   THCECLKTY    0            
   THCECLKMX    0            


**** 11/30/22 21:49:35 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4026-cd4026_tran1"  [ D:\cad\cadence\EED3009-PSpiceFiles\cd4026\cd4026_tran1.sim ] 


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          IO_PLD          
        DRVL    0             104                            
        DRVH    0              96.4                          
       AtoD1                 AtoD_STD                        
       AtoD2                 AtoD_STD_NX                     
       AtoD3                 AtoD_STD                        
       AtoD4                 AtoD_STD_NX                     
       DtoA1 DtoA_STM        DtoA_STD                        
       DtoA2 DtoA_STM        DtoA_STD                        
       DtoA3 DtoA_STM        DtoA_STD                        
       DtoA4 DtoA_STM        DtoA_STD                        
      TSWHL1                    1.511000E-09                 
      TSWHL2                    1.487000E-09                 
      TSWHL3                    1.511000E-09                 
      TSWHL4                    1.487000E-09                 
      TSWLH1                    3.517000E-09                 
      TSWLH2                    3.564000E-09                 
      TSWLH3                    3.517000E-09                 
      TSWLH4                    3.564000E-09                 
       TPWRT  100.000000E+03  100.000000E+03  100.000000E+03 


**** 11/30/22 21:49:35 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4026-cd4026_tran1"  [ D:\cad\cadence\EED3009-PSpiceFiles\cd4026\cd4026_tran1.sim ] 


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(   DE)    5.0000  ($G_DGND)    0.0000                   ($G_DPWR)    5.0000    

(X$0_AtoD1.1)     .0915               (X$0_AtoD1.2)     .0457                   

(X$0_AtoD1.3)     .8277               (X$DE_AtoD1.1)    1.5648                  

(X$DE_AtoD1.2)     .7824              (X$DE_AtoD1.3)    2.2862                  

(X$DE_AtoD2.1)    1.5648              (X$DE_AtoD2.2)     .7824                  

(X$DE_AtoD2.3)    2.2862              (X$DE_AtoD3.1)    1.5648                  

(X$DE_AtoD3.2)     .7824              (X$DE_AtoD3.3)    2.2862                  

(X$DE_AtoD4.1)    1.5648              (X$DE_AtoD4.2)     .7824                  

(X$DE_AtoD4.3)    2.2862              (X$DE_AtoD5.1)    1.5648                  

(X$DE_AtoD5.2)     .7824              (X$DE_AtoD5.3)    2.2862                  

(X$DE_AtoD6.1)    1.5648              (X$DE_AtoD6.2)     .7824                  

(X$DE_AtoD6.3)    2.2862              



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


(DE$AtoD3) : 1     ( N430473) : 1     ( N431453) : 1     ( N430474) : 1         

(      Q4) : 1     ( N429984) : 1     ( N428760) : 0     ( N429341) : 1         

( N431454) : 0     (   SEG_E) : 1     (      Q1) : 1     ( N428765) : 1         

(  N43307) : 0     (   SEG_F) : 0     (     /Q3) : 0     ( N428314) : 0         

(  N38502) : 1     (  N41991) : 0     ( N430965) : 0     (  DE_OUT) : 1         

( N429983) : 1     ( N430966) : 1     (  N45915) : 1     ( DE$AtoD) : 1         

( N430470) : 1     (  N43526) : 0     (  N46015) : 1     ( N430475) : 1         

(   SEG_A) : 0     (      Q5) : 1     ( N429985) : 0     (  N45933) : 1         

(   C_SEG) : 1     ( N431455) : 1     ( N430476) : 0     (   SEG_B) : 0         

(  N43554) : 1     (      Q2) : 1     ( N428310) : 1     ( N431456) : 1         

(  N56303) : 0     (   SEG_G) : 0     (     /Q4) : 0     ( N428315) : 1         

( N457341) : 0     (     /Q1) : 0     (  0$AtoD) : 0     (  N45985) : 1         

(    COUT) : 0     (DE$AtoD4) : 1     (  N45951) : 0     (  N45999) : 1         

(  N38476) : 0     (  N43188) : 1     (  N43259) : 0     (  N45254) : 1         

(DE$AtoD2) : 1     ( N451210) : 0     ( N429986) : 1     (   SEG_C) : 1         

(      Q3) : 1     ( N429340) : 1     (  N64498) : 0     (   SEG_D) : 0         

(  N38352) : 1     ( N428764) : 1     (     /Q5) : 0     (     CLK) : Z         

(     /Q2) : 0     (  N42000) : 1     (  N45969) : 1     ( N430963) : 1         

(DE$AtoD5) : 1     ( N430964) : 1     (  N44512) : 0     (DE$AtoD6) : 1         

(  N45290) : 0     (  N43243) : 0     




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V2        -1.221E-04
    X$DIGIFPWR.VDPWR  -5.119E-03
    X$DIGIFPWR.VDGND  -9.260E-04

    TOTAL POWER DISSIPATION   2.62E-02  WATTS



          JOB CONCLUDED

**** 11/30/22 21:49:35 ******* PSpice 17.4.0 (Nov 2018) ******* ID# 0 ********

 ** Profile: "cd4026-cd4026_tran1"  [ D:\cad\cadence\EED3009-PSpiceFiles\cd4026\cd4026_tran1.sim ] 


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  License check-out time            =        6.45
  Total job time (using Solver 1)   =         .05
