{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1694863846100 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[11\] GND " "Pin \"DAT_DAC\[11\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[10\] GND " "Pin \"DAT_DAC\[10\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[9\] GND " "Pin \"DAT_DAC\[9\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[8\] GND " "Pin \"DAT_DAC\[8\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[7\] GND " "Pin \"DAT_DAC\[7\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[6\] GND " "Pin \"DAT_DAC\[6\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[5\] GND " "Pin \"DAT_DAC\[5\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[4\] GND " "Pin \"DAT_DAC\[4\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[3\] GND " "Pin \"DAT_DAC\[3\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[2\] GND " "Pin \"DAT_DAC\[2\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[1\] GND " "Pin \"DAT_DAC\[1\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[0\] GND " "Pin \"DAT_DAC\[0\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1694863846308 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5310 " "5310 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1694863846337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1694863846346 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1694863846346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1694863846346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1694863846346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1694863846423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 19:30:46 2023 " "Processing ended: Sat Sep 16 19:30:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1694863846423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1694863846423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1694863846423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1694863846423 ""}
