// Seed: 1185285748
module module_0 (
    input logic id_0
);
  id_2 :
  assert property (@(posedge 1 or negedge 1) 1 ^ 1) id_2 <= 1 + id_2;
  else id_2 = id_0;
  wire id_3;
  assign id_2 = 1;
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wand id_2,
    input logic id_3
    , id_23,
    input supply0 id_4,
    output logic id_5,
    output supply1 id_6,
    input wand id_7,
    input tri id_8,
    output uwire id_9,
    input uwire id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13,
    output uwire id_14,
    output uwire id_15,
    output supply0 id_16,
    input tri id_17,
    input supply1 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input tri id_21
);
  always_latch id_5 <= id_3;
  module_0(
      id_3
  );
endmodule
