Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Nov  7 20:38:06 2017
| Host         : Berna running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: bram_enable1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: kcpsm6_reset_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.239        0.000                      0                  550        0.088        0.000                      0                  550        2.750        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.239        0.000                      0                  550        0.088        0.000                      0                  550        2.750        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 2.529ns (37.608%)  route 4.196ns (62.392%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.719     5.388    program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y16         RAMB18E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.882     6.270 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=22, routed)          1.595     7.865    proccesor/move_type_lut/I1
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.989 f  proccesor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.941     8.930    proccesor/push_pop_lut/I2
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.149     9.079 f  proccesor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.833     9.911    proccesor/pop_stack
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332    10.243 r  proccesor/stack_loop[2].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    10.243    proccesor/half_pointer_value_2
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.641 r  proccesor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.641    proccesor/stack_pointer_carry_3
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.912 r  proccesor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.827    11.739    proccesor/reset_lut/I2
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.373    12.112 r  proccesor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.112    proccesor/internal_reset_value
    SLICE_X37Y37         FDRE                                         r  proccesor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.574    12.966    proccesor/CLK
    SLICE_X37Y37         FDRE                                         r  proccesor/internal_reset_flop/C
                         clock pessimism              0.391    13.357    
                         clock uncertainty           -0.035    13.322    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.029    13.351    proccesor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         13.351    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.751ns  (logic 2.555ns (37.848%)  route 4.196ns (62.152%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.719     5.388    program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y16         RAMB18E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.882     6.270 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[13]
                         net (fo=22, routed)          1.595     7.865    proccesor/move_type_lut/I1
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.989 f  proccesor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.941     8.930    proccesor/push_pop_lut/I2
    SLICE_X36Y39         LUT5 (Prop_lut5_I2_O)        0.149     9.079 f  proccesor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.833     9.911    proccesor/pop_stack
    SLICE_X36Y37         LUT6 (Prop_lut6_I1_O)        0.332    10.243 r  proccesor/stack_loop[2].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    10.243    proccesor/half_pointer_value_2
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.641 r  proccesor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.641    proccesor/stack_pointer_carry_3
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.912 f  proccesor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.827    11.739    proccesor/reset_lut/I2
    SLICE_X37Y37         LUT5 (Prop_lut5_I2_O)        0.399    12.138 r  proccesor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    12.138    proccesor/run_value
    SLICE_X37Y37         FDRE                                         r  proccesor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.574    12.966    proccesor/CLK
    SLICE_X37Y37         FDRE                                         r  proccesor/run_flop/C
                         clock pessimism              0.391    13.357    
                         clock uncertainty           -0.035    13.322    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.075    13.397    proccesor/run_flop
  -------------------------------------------------------------------
                         required time                         13.397    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 2.363ns (37.443%)  route 3.948ns (62.557%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.719     5.388    program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y16         RAMB18E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.882     6.270 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=23, routed)          1.956     8.226    proccesor/upper_reg_banks/ADDRC3
    SLICE_X42Y40         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     8.379 r  proccesor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.021     9.400    proccesor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X42Y39         LUT5 (Prop_lut5_I0_O)        0.359     9.759 r  proccesor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=2, routed)           0.971    10.730    proccesor/data_path_loop[6].arith_logical_lut/I0
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.348    11.078 r  proccesor/data_path_loop[6].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    11.078    proccesor/half_arith_logical_6
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.476 r  proccesor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.476    proccesor/CI
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.699 r  proccesor/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000    11.699    proccesor/arith_carry_value
    SLICE_X41Y41         FDRE                                         r  proccesor/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.578    12.970    proccesor/CLK
    SLICE_X41Y41         FDRE                                         r  proccesor/arith_carry_flop/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.062    13.388    proccesor/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                         -11.699    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[1].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.712ns (27.746%)  route 4.458ns (72.254%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.719     5.388    program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y16         RAMB18E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.270 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6]
                         net (fo=14, routed)          1.419     7.688    proccesor/lower_reg_banks/ADDRA2
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.836 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.184     9.020    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.356     9.376 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.287    10.664    proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/ADDRB0
    SLICE_X42Y42         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326    10.990 r  proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/O
                         net (fo=1, routed)           0.568    11.558    proccesor/spm_ram_data_1
    SLICE_X43Y42         FDRE                                         r  proccesor/data_path_loop[1].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.578    12.970    proccesor/CLK
    SLICE_X43Y42         FDRE                                         r  proccesor/data_path_loop[1].small_spm.spm_flop/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)       -0.061    13.265    proccesor/data_path_loop[1].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.265    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[5].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 1.712ns (27.832%)  route 4.439ns (72.168%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.719     5.388    program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y16         RAMB18E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.270 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6]
                         net (fo=14, routed)          1.419     7.688    proccesor/lower_reg_banks/ADDRA2
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.836 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.184     9.020    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.356     9.376 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.197    10.573    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRB0
    SLICE_X42Y41         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326    10.899 r  proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/O
                         net (fo=1, routed)           0.640    11.539    proccesor/spm_ram_data_5
    SLICE_X43Y40         FDRE                                         r  proccesor/data_path_loop[5].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.577    12.969    proccesor/CLK
    SLICE_X43Y40         FDRE                                         r  proccesor/data_path_loop[5].small_spm.spm_flop/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)       -0.067    13.258    proccesor/data_path_loop[5].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[6].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 1.712ns (28.039%)  route 4.394ns (71.961%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.719     5.388    program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y16         RAMB18E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.270 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6]
                         net (fo=14, routed)          1.419     7.688    proccesor/lower_reg_banks/ADDRA2
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.836 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.184     9.020    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.356     9.376 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.271    10.648    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRC0
    SLICE_X42Y41         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326    10.974 r  proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/O
                         net (fo=1, routed)           0.520    11.494    proccesor/spm_ram_data_6
    SLICE_X43Y40         FDRE                                         r  proccesor/data_path_loop[6].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.577    12.969    proccesor/CLK
    SLICE_X43Y40         FDRE                                         r  proccesor/data_path_loop[6].small_spm.spm_flop/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)       -0.081    13.244    proccesor/data_path_loop[6].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[2].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 1.712ns (27.968%)  route 4.409ns (72.032%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.719     5.388    program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y16         RAMB18E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.270 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6]
                         net (fo=14, routed)          1.419     7.688    proccesor/lower_reg_banks/ADDRA2
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.836 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.184     9.020    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.356     9.376 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.197    10.573    proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/ADDRC0
    SLICE_X42Y42         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326    10.899 r  proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/O
                         net (fo=1, routed)           0.610    11.509    proccesor/spm_ram_data_2
    SLICE_X43Y42         FDRE                                         r  proccesor/data_path_loop[2].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.578    12.970    proccesor/CLK
    SLICE_X43Y42         FDRE                                         r  proccesor/data_path_loop[2].small_spm.spm_flop/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)       -0.058    13.268    proccesor/data_path_loop[2].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[0].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.712ns (28.115%)  route 4.377ns (71.885%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.719     5.388    program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y16         RAMB18E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.270 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6]
                         net (fo=14, routed)          1.419     7.688    proccesor/lower_reg_banks/ADDRA2
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.836 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.184     9.020    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.356     9.376 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.297    10.674    proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/ADDRA0
    SLICE_X42Y42         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326    11.000 r  proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/O
                         net (fo=1, routed)           0.477    11.477    proccesor/spm_ram_data_0
    SLICE_X41Y42         FDRE                                         r  proccesor/data_path_loop[0].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.578    12.970    proccesor/CLK
    SLICE_X41Y42         FDRE                                         r  proccesor/data_path_loop[0].small_spm.spm_flop/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)       -0.067    13.259    proccesor/data_path_loop[0].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[4].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 1.712ns (28.199%)  route 4.359ns (71.801%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.719     5.388    program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y16         RAMB18E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.270 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6]
                         net (fo=14, routed)          1.419     7.688    proccesor/lower_reg_banks/ADDRA2
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.836 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.184     9.020    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.356     9.376 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.207    10.583    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRA0
    SLICE_X42Y41         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326    10.909 r  proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/O
                         net (fo=1, routed)           0.550    11.459    proccesor/spm_ram_data_4
    SLICE_X41Y42         FDRE                                         r  proccesor/data_path_loop[4].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.578    12.970    proccesor/CLK
    SLICE_X41Y42         FDRE                                         r  proccesor/data_path_loop[4].small_spm.spm_flop/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)       -0.081    13.245    proccesor/data_path_loop[4].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.245    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[7].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 1.712ns (28.165%)  route 4.367ns (71.835%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.719     5.388    program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y16         RAMB18E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.270 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[6]
                         net (fo=14, routed)          1.419     7.688    proccesor/lower_reg_banks/ADDRA2
    SLICE_X38Y40         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.836 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.184     9.020    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.356     9.376 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.290    10.667    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRD0
    SLICE_X42Y41         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.326    10.993 r  proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/O
                         net (fo=1, routed)           0.474    11.466    proccesor/spm_ram_data_7
    SLICE_X43Y40         FDRE                                         r  proccesor/data_path_loop[7].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.577    12.969    proccesor/CLK
    SLICE_X43Y40         FDRE                                         r  proccesor/data_path_loop[7].small_spm.spm_flop/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)       -0.061    13.264    proccesor/data_path_loop[7].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.264    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 proccesor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/stack_ram_high/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.099%)  route 0.202ns (58.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     1.501    proccesor/CLK
    SLICE_X36Y37         FDRE                                         r  proccesor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  proccesor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.202     1.844    proccesor/stack_ram_high/ADDRD3
    SLICE_X38Y37         RAMD32                                       r  proccesor/stack_ram_high/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.857     2.016    proccesor/stack_ram_high/WCLK
    SLICE_X38Y37         RAMD32                                       r  proccesor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.756    proccesor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 proccesor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/stack_ram_high/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.099%)  route 0.202ns (58.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     1.501    proccesor/CLK
    SLICE_X36Y37         FDRE                                         r  proccesor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  proccesor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.202     1.844    proccesor/stack_ram_high/ADDRD3
    SLICE_X38Y37         RAMD32                                       r  proccesor/stack_ram_high/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.857     2.016    proccesor/stack_ram_high/WCLK
    SLICE_X38Y37         RAMD32                                       r  proccesor/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.756    proccesor/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 proccesor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/stack_ram_high/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.099%)  route 0.202ns (58.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     1.501    proccesor/CLK
    SLICE_X36Y37         FDRE                                         r  proccesor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  proccesor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.202     1.844    proccesor/stack_ram_high/ADDRD3
    SLICE_X38Y37         RAMD32                                       r  proccesor/stack_ram_high/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.857     2.016    proccesor/stack_ram_high/WCLK
    SLICE_X38Y37         RAMD32                                       r  proccesor/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.756    proccesor/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 proccesor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/stack_ram_high/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.099%)  route 0.202ns (58.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     1.501    proccesor/CLK
    SLICE_X36Y37         FDRE                                         r  proccesor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  proccesor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.202     1.844    proccesor/stack_ram_high/ADDRD3
    SLICE_X38Y37         RAMD32                                       r  proccesor/stack_ram_high/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.857     2.016    proccesor/stack_ram_high/WCLK
    SLICE_X38Y37         RAMD32                                       r  proccesor/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.756    proccesor/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 proccesor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/stack_ram_high/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.099%)  route 0.202ns (58.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     1.501    proccesor/CLK
    SLICE_X36Y37         FDRE                                         r  proccesor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  proccesor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.202     1.844    proccesor/stack_ram_high/ADDRD3
    SLICE_X38Y37         RAMD32                                       r  proccesor/stack_ram_high/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.857     2.016    proccesor/stack_ram_high/WCLK
    SLICE_X38Y37         RAMD32                                       r  proccesor/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.756    proccesor/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 proccesor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/stack_ram_high/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.099%)  route 0.202ns (58.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     1.501    proccesor/CLK
    SLICE_X36Y37         FDRE                                         r  proccesor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  proccesor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.202     1.844    proccesor/stack_ram_high/ADDRD3
    SLICE_X38Y37         RAMD32                                       r  proccesor/stack_ram_high/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.857     2.016    proccesor/stack_ram_high/WCLK
    SLICE_X38Y37         RAMD32                                       r  proccesor/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.756    proccesor/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 proccesor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/stack_ram_high/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.099%)  route 0.202ns (58.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     1.501    proccesor/CLK
    SLICE_X36Y37         FDRE                                         r  proccesor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  proccesor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.202     1.844    proccesor/stack_ram_high/ADDRD3
    SLICE_X38Y37         RAMS32                                       r  proccesor/stack_ram_high/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.857     2.016    proccesor/stack_ram_high/WCLK
    SLICE_X38Y37         RAMS32                                       r  proccesor/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y37         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.756    proccesor/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 proccesor/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/stack_ram_high/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.099%)  route 0.202ns (58.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     1.501    proccesor/CLK
    SLICE_X36Y37         FDRE                                         r  proccesor/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  proccesor/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.202     1.844    proccesor/stack_ram_high/ADDRD3
    SLICE_X38Y37         RAMS32                                       r  proccesor/stack_ram_high/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.857     2.016    proccesor/stack_ram_high/WCLK
    SLICE_X38Y37         RAMS32                                       r  proccesor/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.500     1.516    
    SLICE_X38Y37         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.756    proccesor/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 proccesor/address_loop[2].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/stack_ram_low/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.946%)  route 0.125ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.590     1.502    proccesor/CLK
    SLICE_X37Y38         FDRE                                         r  proccesor/address_loop[2].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  proccesor/address_loop[2].pc_flop/Q
                         net (fo=3, routed)           0.125     1.768    proccesor/stack_ram_low/DID0
    SLICE_X38Y38         RAMS32                                       r  proccesor/stack_ram_low/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.859     2.018    proccesor/stack_ram_low/WCLK
    SLICE_X38Y38         RAMS32                                       r  proccesor/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X38Y38         RAMS32 (Hold_rams32_CLK_I)
                                                      0.144     1.662    proccesor/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 proccesor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.226%)  route 0.297ns (67.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.589     1.501    proccesor/CLK
    SLICE_X36Y37         FDRE                                         r  proccesor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  proccesor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.297     1.938    proccesor/stack_ram_low/ADDRD0
    SLICE_X38Y38         RAMD32                                       r  proccesor/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.859     2.018    proccesor/stack_ram_low/WCLK
    SLICE_X38Y38         RAMD32                                       r  proccesor/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X38Y38         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    proccesor/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y16    program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y16    program_rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X35Y38    Reg_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y37    Reg_address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y37    Reg_address_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X35Y38    Reg_address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X35Y38    Reg_address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X35Y38    Reg_address_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y38    Reg_address_reg[4]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y40    proccesor/lower_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y40    proccesor/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y40    proccesor/lower_reg_banks/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y37    proccesor/stack_ram_high/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y37    proccesor/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y37    proccesor/stack_ram_high/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y37    proccesor/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y37    proccesor/stack_ram_high/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y37    proccesor/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y38    proccesor/stack_ram_low/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y42    proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y42    proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y41    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y41    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y40    proccesor/lower_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y40    proccesor/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y40    proccesor/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y37    proccesor/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y37    proccesor/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y37    proccesor/stack_ram_high/RAMB/CLK



