Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f6890bdde17e4d9485fc414b767c8f96 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ddr_behav xil_defaultlib.ddr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/project_4KE/project_4KE.srcs/sources_1/new/ddr_led_timing.v" Line 1. Module ddr_led_timing doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ddr_led_timing
Compiling module xil_defaultlib.scoring
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.ddr
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddr_behav
