IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.15        Core1: 30.35        
Core2: 24.00        Core3: 29.29        
Core4: 22.41        Core5: 30.12        
Core6: 27.27        Core7: 41.05        
Core8: 26.70        Core9: 32.05        
Core10: 23.94        Core11: 39.36        
Core12: 17.36        Core13: 32.73        
Core14: 16.64        Core15: 14.05        
Core16: 23.51        Core17: 38.35        
Core18: 16.77        Core19: 14.24        
Core20: 36.05        Core21: 14.63        
Core22: 16.56        Core23: 18.39        
Core24: 41.37        Core25: 14.21        
Core26: 15.14        Core27: 20.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.69
Socket1: 26.37
DDR read Latency(ns)
Socket0: 603.77
Socket1: 3252.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.18        Core1: 30.50        
Core2: 24.05        Core3: 29.48        
Core4: 22.31        Core5: 30.06        
Core6: 25.50        Core7: 41.06        
Core8: 24.68        Core9: 32.10        
Core10: 24.59        Core11: 39.34        
Core12: 17.43        Core13: 32.63        
Core14: 16.60        Core15: 14.12        
Core16: 23.69        Core17: 38.35        
Core18: 16.76        Core19: 14.23        
Core20: 36.15        Core21: 14.69        
Core22: 16.50        Core23: 18.21        
Core24: 41.88        Core25: 13.92        
Core26: 15.16        Core27: 20.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.41
Socket1: 26.34
DDR read Latency(ns)
Socket0: 609.52
Socket1: 3253.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.12        Core1: 30.15        
Core2: 23.42        Core3: 29.54        
Core4: 22.00        Core5: 30.06        
Core6: 27.06        Core7: 41.17        
Core8: 26.81        Core9: 32.07        
Core10: 24.97        Core11: 39.19        
Core12: 16.24        Core13: 32.88        
Core14: 16.57        Core15: 14.06        
Core16: 23.85        Core17: 37.01        
Core18: 16.77        Core19: 14.19        
Core20: 37.57        Core21: 14.61        
Core22: 16.31        Core23: 18.14        
Core24: 41.02        Core25: 14.14        
Core26: 15.22        Core27: 19.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.47
Socket1: 26.31
DDR read Latency(ns)
Socket0: 606.02
Socket1: 3291.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.07        Core1: 30.07        
Core2: 23.72        Core3: 29.48        
Core4: 22.44        Core5: 30.04        
Core6: 27.74        Core7: 41.24        
Core8: 27.44        Core9: 32.10        
Core10: 23.93        Core11: 39.25        
Core12: 17.42        Core13: 32.78        
Core14: 16.70        Core15: 14.04        
Core16: 23.73        Core17: 41.01        
Core18: 16.77        Core19: 14.17        
Core20: 41.58        Core21: 14.54        
Core22: 16.46        Core23: 18.13        
Core24: 41.73        Core25: 14.12        
Core26: 15.29        Core27: 19.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.80
Socket1: 26.30
DDR read Latency(ns)
Socket0: 601.56
Socket1: 3282.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.39        Core1: 30.14        
Core2: 23.98        Core3: 28.73        
Core4: 21.98        Core5: 30.05        
Core6: 27.11        Core7: 40.88        
Core8: 26.35        Core9: 31.86        
Core10: 24.47        Core11: 39.18        
Core12: 17.24        Core13: 32.81        
Core14: 16.60        Core15: 13.99        
Core16: 23.51        Core17: 39.89        
Core18: 16.79        Core19: 14.16        
Core20: 45.27        Core21: 14.55        
Core22: 16.48        Core23: 17.89        
Core24: 40.78        Core25: 14.11        
Core26: 15.19        Core27: 19.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.60
Socket1: 26.21
DDR read Latency(ns)
Socket0: 607.23
Socket1: 3340.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.98        Core1: 30.23        
Core2: 24.12        Core3: 28.72        
Core4: 22.53        Core5: 30.12        
Core6: 27.53        Core7: 40.84        
Core8: 26.90        Core9: 31.86        
Core10: 24.16        Core11: 39.68        
Core12: 17.41        Core13: 32.91        
Core14: 16.68        Core15: 14.05        
Core16: 23.79        Core17: 39.18        
Core18: 16.79        Core19: 14.20        
Core20: 42.54        Core21: 14.88        
Core22: 16.20        Core23: 18.25        
Core24: 40.68        Core25: 14.10        
Core26: 15.21        Core27: 19.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.65
Socket1: 26.41
DDR read Latency(ns)
Socket0: 604.21
Socket1: 3280.39
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.80        Core1: 43.03        
Core2: 24.81        Core3: 29.35        
Core4: 23.00        Core5: 37.97        
Core6: 24.07        Core7: 43.66        
Core8: 30.22        Core9: 23.45        
Core10: 23.94        Core11: 47.72        
Core12: 32.15        Core13: 42.40        
Core14: 14.60        Core15: 14.08        
Core16: 38.85        Core17: 41.43        
Core18: 14.16        Core19: 14.38        
Core20: 37.94        Core21: 14.08        
Core22: 14.56        Core23: 19.34        
Core24: 45.94        Core25: 14.71        
Core26: 13.84        Core27: 19.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.73
Socket1: 29.79
DDR read Latency(ns)
Socket0: 579.09
Socket1: 3750.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.08        Core1: 40.85        
Core2: 24.75        Core3: 28.68        
Core4: 22.47        Core5: 37.72        
Core6: 24.35        Core7: 43.49        
Core8: 30.98        Core9: 23.14        
Core10: 24.37        Core11: 42.44        
Core12: 32.97        Core13: 39.94        
Core14: 14.50        Core15: 14.21        
Core16: 35.55        Core17: 39.29        
Core18: 13.70        Core19: 14.36        
Core20: 37.96        Core21: 13.94        
Core22: 14.89        Core23: 19.34        
Core24: 46.02        Core25: 14.45        
Core26: 13.53        Core27: 19.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.63
Socket1: 28.89
DDR read Latency(ns)
Socket0: 581.61
Socket1: 3683.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 38.77        
Core2: 25.48        Core3: 28.72        
Core4: 22.81        Core5: 37.85        
Core6: 25.29        Core7: 43.37        
Core8: 35.30        Core9: 24.50        
Core10: 24.41        Core11: 47.68        
Core12: 33.18        Core13: 28.49        
Core14: 14.27        Core15: 13.95        
Core16: 40.86        Core17: 33.77        
Core18: 13.82        Core19: 14.79        
Core20: 39.00        Core21: 13.83        
Core22: 14.83        Core23: 19.42        
Core24: 42.92        Core25: 14.37        
Core26: 14.19        Core27: 17.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.48
Socket1: 29.04
DDR read Latency(ns)
Socket0: 570.44
Socket1: 3657.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.40        Core1: 43.01        
Core2: 24.46        Core3: 29.71        
Core4: 22.61        Core5: 37.19        
Core6: 24.17        Core7: 43.46        
Core8: 33.55        Core9: 24.23        
Core10: 24.28        Core11: 45.31        
Core12: 30.94        Core13: 42.92        
Core14: 14.38        Core15: 13.93        
Core16: 36.32        Core17: 47.13        
Core18: 14.38        Core19: 14.48        
Core20: 34.70        Core21: 13.84        
Core22: 14.40        Core23: 19.05        
Core24: 42.38        Core25: 15.06        
Core26: 13.94        Core27: 18.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.80
Socket1: 29.54
DDR read Latency(ns)
Socket0: 578.78
Socket1: 3681.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.60        Core1: 42.97        
Core2: 25.02        Core3: 28.84        
Core4: 22.83        Core5: 37.46        
Core6: 24.50        Core7: 43.58        
Core8: 29.85        Core9: 24.09        
Core10: 24.38        Core11: 47.54        
Core12: 32.69        Core13: 37.14        
Core14: 14.70        Core15: 14.10        
Core16: 41.77        Core17: 38.89        
Core18: 14.06        Core19: 14.30        
Core20: 38.09        Core21: 13.93        
Core22: 14.57        Core23: 19.05        
Core24: 45.83        Core25: 15.04        
Core26: 13.69        Core27: 18.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.63
Socket1: 29.76
DDR read Latency(ns)
Socket0: 581.23
Socket1: 3752.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.77        Core1: 42.61        
Core2: 25.04        Core3: 28.90        
Core4: 23.09        Core5: 37.69        
Core6: 24.25        Core7: 43.46        
Core8: 27.01        Core9: 24.07        
Core10: 24.40        Core11: 47.64        
Core12: 33.05        Core13: 37.66        
Core14: 14.64        Core15: 14.22        
Core16: 40.64        Core17: 39.79        
Core18: 14.07        Core19: 14.31        
Core20: 39.44        Core21: 14.03        
Core22: 14.52        Core23: 19.14        
Core24: 42.91        Core25: 14.58        
Core26: 13.87        Core27: 18.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.43
Socket1: 29.61
DDR read Latency(ns)
Socket0: 586.46
Socket1: 3791.19
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.26        Core1: 38.50        
Core2: 28.45        Core3: 28.61        
Core4: 22.44        Core5: 41.74        
Core6: 26.16        Core7: 35.11        
Core8: 25.07        Core9: 48.62        
Core10: 31.17        Core11: 44.93        
Core12: 31.96        Core13: 43.52        
Core14: 13.51        Core15: 14.77        
Core16: 41.03        Core17: 44.28        
Core18: 14.60        Core19: 13.79        
Core20: 46.55        Core21: 14.77        
Core22: 13.15        Core23: 21.14        
Core24: 37.14        Core25: 14.78        
Core26: 14.29        Core27: 22.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.09
Socket1: 30.41
DDR read Latency(ns)
Socket0: 594.24
Socket1: 3182.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.32        Core1: 38.42        
Core2: 28.30        Core3: 28.98        
Core4: 22.47        Core5: 41.72        
Core6: 25.97        Core7: 35.56        
Core8: 24.90        Core9: 41.80        
Core10: 30.92        Core11: 44.65        
Core12: 32.05        Core13: 38.35        
Core14: 13.44        Core15: 15.37        
Core16: 37.05        Core17: 40.03        
Core18: 14.46        Core19: 13.45        
Core20: 45.39        Core21: 14.79        
Core22: 13.19        Core23: 19.89        
Core24: 36.09        Core25: 14.69        
Core26: 14.31        Core27: 22.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.04
Socket1: 30.43
DDR read Latency(ns)
Socket0: 597.72
Socket1: 3194.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.95        Core1: 38.54        
Core2: 27.48        Core3: 27.60        
Core4: 19.50        Core5: 41.21        
Core6: 26.35        Core7: 35.25        
Core8: 25.16        Core9: 44.04        
Core10: 30.30        Core11: 44.27        
Core12: 31.90        Core13: 39.69        
Core14: 13.23        Core15: 14.75        
Core16: 32.58        Core17: 32.20        
Core18: 14.43        Core19: 14.03        
Core20: 30.33        Core21: 14.77        
Core22: 12.79        Core23: 20.25        
Core24: 29.40        Core25: 14.54        
Core26: 14.25        Core27: 21.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.04
Socket1: 29.91
DDR read Latency(ns)
Socket0: 615.52
Socket1: 3382.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.42        Core1: 38.37        
Core2: 27.87        Core3: 28.73        
Core4: 22.31        Core5: 41.77        
Core6: 26.52        Core7: 35.09        
Core8: 25.64        Core9: 44.20        
Core10: 30.89        Core11: 44.66        
Core12: 32.06        Core13: 39.04        
Core14: 13.56        Core15: 14.91        
Core16: 37.82        Core17: 43.76        
Core18: 14.58        Core19: 13.74        
Core20: 45.56        Core21: 14.89        
Core22: 13.19        Core23: 19.91        
Core24: 35.87        Core25: 14.68        
Core26: 14.33        Core27: 21.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.15
Socket1: 30.39
DDR read Latency(ns)
Socket0: 599.26
Socket1: 3175.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.15        Core1: 38.28        
Core2: 28.52        Core3: 28.49        
Core4: 22.77        Core5: 41.68        
Core6: 24.94        Core7: 35.27        
Core8: 21.04        Core9: 44.06        
Core10: 30.29        Core11: 44.44        
Core12: 31.58        Core13: 39.20        
Core14: 13.50        Core15: 14.79        
Core16: 34.16        Core17: 42.78        
Core18: 14.58        Core19: 13.67        
Core20: 41.20        Core21: 14.88        
Core22: 13.22        Core23: 19.69        
Core24: 35.99        Core25: 14.72        
Core26: 14.07        Core27: 21.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.55
Socket1: 30.27
DDR read Latency(ns)
Socket0: 608.20
Socket1: 3195.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.34        Core1: 37.98        
Core2: 27.93        Core3: 28.33        
Core4: 22.96        Core5: 41.75        
Core6: 26.06        Core7: 34.61        
Core8: 24.82        Core9: 42.78        
Core10: 30.85        Core11: 44.42        
Core12: 31.77        Core13: 41.73        
Core14: 13.53        Core15: 14.77        
Core16: 36.16        Core17: 41.85        
Core18: 14.76        Core19: 13.48        
Core20: 45.04        Core21: 14.86        
Core22: 13.25        Core23: 20.84        
Core24: 37.52        Core25: 14.77        
Core26: 14.36        Core27: 21.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.13
Socket1: 30.24
DDR read Latency(ns)
Socket0: 598.64
Socket1: 3155.14
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.00        Core1: 45.81        
Core2: 25.82        Core3: 29.74        
Core4: 37.18        Core5: 41.96        
Core6: 27.23        Core7: 36.40        
Core8: 22.37        Core9: 20.99        
Core10: 30.50        Core11: 40.24        
Core12: 21.69        Core13: 39.05        
Core14: 14.24        Core15: 14.45        
Core16: 38.33        Core17: 32.60        
Core18: 14.78        Core19: 14.23        
Core20: 34.31        Core21: 14.21        
Core22: 14.59        Core23: 17.85        
Core24: 27.22        Core25: 14.40        
Core26: 14.12        Core27: 17.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.77
Socket1: 29.49
DDR read Latency(ns)
Socket0: 556.71
Socket1: 3733.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.80        Core1: 45.58        
Core2: 24.48        Core3: 28.93        
Core4: 36.80        Core5: 42.92        
Core6: 25.91        Core7: 32.17        
Core8: 17.20        Core9: 21.02        
Core10: 30.30        Core11: 42.13        
Core12: 18.34        Core13: 41.84        
Core14: 14.02        Core15: 14.40        
Core16: 35.69        Core17: 32.47        
Core18: 14.64        Core19: 14.13        
Core20: 34.00        Core21: 14.08        
Core22: 14.40        Core23: 19.58        
Core24: 26.78        Core25: 14.87        
Core26: 13.71        Core27: 17.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.43
Socket1: 29.35
DDR read Latency(ns)
Socket0: 573.67
Socket1: 3728.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.52        Core1: 45.16        
Core2: 23.36        Core3: 27.76        
Core4: 36.27        Core5: 40.26        
Core6: 23.46        Core7: 30.01        
Core8: 12.27        Core9: 20.64        
Core10: 30.27        Core11: 45.91        
Core12: 14.64        Core13: 36.17        
Core14: 13.64        Core15: 14.46        
Core16: 30.74        Core17: 29.69        
Core18: 14.48        Core19: 14.13        
Core20: 33.97        Core21: 13.88        
Core22: 14.78        Core23: 19.09        
Core24: 26.55        Core25: 14.70        
Core26: 13.01        Core27: 17.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.75
Socket1: 28.66
DDR read Latency(ns)
Socket0: 601.99
Socket1: 3715.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.54        Core1: 44.97        
Core2: 22.88        Core3: 28.27        
Core4: 36.30        Core5: 42.49        
Core6: 24.07        Core7: 29.92        
Core8: 12.36        Core9: 20.71        
Core10: 30.15        Core11: 45.54        
Core12: 15.13        Core13: 39.01        
Core14: 13.60        Core15: 14.53        
Core16: 35.30        Core17: 32.31        
Core18: 14.47        Core19: 14.19        
Core20: 34.68        Core21: 13.99        
Core22: 14.84        Core23: 18.39        
Core24: 26.43        Core25: 14.26        
Core26: 13.12        Core27: 17.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.89
Socket1: 28.84
DDR read Latency(ns)
Socket0: 601.13
Socket1: 3798.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.49        Core1: 45.18        
Core2: 22.74        Core3: 29.42        
Core4: 36.23        Core5: 42.43        
Core6: 23.96        Core7: 30.01        
Core8: 12.31        Core9: 20.82        
Core10: 30.16        Core11: 46.15        
Core12: 14.66        Core13: 42.34        
Core14: 13.61        Core15: 14.43        
Core16: 37.20        Core17: 32.39        
Core18: 14.50        Core19: 14.12        
Core20: 34.10        Core21: 14.22        
Core22: 14.35        Core23: 18.64        
Core24: 26.41        Core25: 14.38        
Core26: 13.26        Core27: 16.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.77
Socket1: 28.96
DDR read Latency(ns)
Socket0: 601.13
Socket1: 3800.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.49        Core1: 45.14        
Core2: 23.19        Core3: 28.94        
Core4: 36.19        Core5: 42.91        
Core6: 24.17        Core7: 30.09        
Core8: 12.36        Core9: 20.78        
Core10: 30.08        Core11: 46.13        
Core12: 14.71        Core13: 39.66        
Core14: 13.61        Core15: 14.36        
Core16: 40.30        Core17: 32.19        
Core18: 14.68        Core19: 13.99        
Core20: 34.60        Core21: 13.97        
Core22: 14.23        Core23: 18.76        
Core24: 26.60        Core25: 14.86        
Core26: 13.14        Core27: 16.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.80
Socket1: 29.03
DDR read Latency(ns)
Socket0: 599.24
Socket1: 3831.38
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.14        Core1: 39.01        
Core2: 25.77        Core3: 26.82        
Core4: 19.39        Core5: 37.30        
Core6: 23.81        Core7: 42.90        
Core8: 23.76        Core9: 40.65        
Core10: 33.33        Core11: 31.64        
Core12: 22.86        Core13: 46.40        
Core14: 14.37        Core15: 15.40        
Core16: 24.28        Core17: 38.52        
Core18: 14.43        Core19: 15.53        
Core20: 32.63        Core21: 14.94        
Core22: 14.37        Core23: 20.59        
Core24: 21.17        Core25: 15.29        
Core26: 13.43        Core27: 20.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.47
Socket1: 29.64
DDR read Latency(ns)
Socket0: 629.86
Socket1: 2740.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.07        Core1: 39.08        
Core2: 26.34        Core3: 27.02        
Core4: 19.02        Core5: 37.47        
Core6: 23.75        Core7: 42.82        
Core8: 24.11        Core9: 46.59        
Core10: 32.00        Core11: 31.64        
Core12: 23.09        Core13: 46.39        
Core14: 14.33        Core15: 15.41        
Core16: 24.18        Core17: 42.62        
Core18: 14.40        Core19: 15.60        
Core20: 35.68        Core21: 15.04        
Core22: 14.36        Core23: 20.52        
Core24: 21.02        Core25: 15.26        
Core26: 13.55        Core27: 20.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.48
Socket1: 29.71
DDR read Latency(ns)
Socket0: 632.81
Socket1: 2725.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.20        Core1: 37.92        
Core2: 25.75        Core3: 26.49        
Core4: 18.30        Core5: 37.11        
Core6: 23.30        Core7: 42.72        
Core8: 22.82        Core9: 42.36        
Core10: 29.90        Core11: 31.61        
Core12: 22.84        Core13: 46.68        
Core14: 14.61        Core15: 15.03        
Core16: 24.98        Core17: 42.83        
Core18: 14.42        Core19: 15.80        
Core20: 31.05        Core21: 14.90        
Core22: 14.03        Core23: 18.87        
Core24: 20.95        Core25: 15.20        
Core26: 13.43        Core27: 19.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.24
Socket1: 29.29
DDR read Latency(ns)
Socket0: 629.42
Socket1: 2698.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.68        Core1: 38.00        
Core2: 26.24        Core3: 26.55        
Core4: 25.45        Core5: 36.77        
Core6: 23.62        Core7: 42.66        
Core8: 22.94        Core9: 40.16        
Core10: 34.02        Core11: 31.14        
Core12: 23.01        Core13: 45.92        
Core14: 14.29        Core15: 15.13        
Core16: 24.07        Core17: 44.70        
Core18: 14.47        Core19: 15.12        
Core20: 32.37        Core21: 14.68        
Core22: 14.31        Core23: 19.87        
Core24: 20.18        Core25: 14.91        
Core26: 13.44        Core27: 19.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.69
Socket1: 28.52
DDR read Latency(ns)
Socket0: 642.25
Socket1: 3099.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.12        Core1: 39.35        
Core2: 25.46        Core3: 26.93        
Core4: 19.36        Core5: 37.08        
Core6: 23.27        Core7: 42.72        
Core8: 23.24        Core9: 43.14        
Core10: 36.12        Core11: 31.59        
Core12: 23.04        Core13: 46.44        
Core14: 14.19        Core15: 15.43        
Core16: 24.08        Core17: 43.06        
Core18: 14.75        Core19: 15.30        
Core20: 34.69        Core21: 14.83        
Core22: 14.27        Core23: 19.81        
Core24: 21.18        Core25: 15.28        
Core26: 13.45        Core27: 18.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.44
Socket1: 29.56
DDR read Latency(ns)
Socket0: 629.03
Socket1: 2754.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.96        Core1: 39.02        
Core2: 25.69        Core3: 26.63        
Core4: 17.79        Core5: 36.91        
Core6: 22.94        Core7: 42.62        
Core8: 24.01        Core9: 42.43        
Core10: 36.28        Core11: 31.70        
Core12: 23.03        Core13: 40.73        
Core14: 14.15        Core15: 16.01        
Core16: 24.10        Core17: 45.02        
Core18: 14.45        Core19: 15.36        
Core20: 36.91        Core21: 14.59        
Core22: 14.23        Core23: 19.27        
Core24: 21.02        Core25: 15.28        
Core26: 13.46        Core27: 19.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.24
Socket1: 29.57
DDR read Latency(ns)
Socket0: 626.47
Socket1: 2674.02
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.66        Core1: 40.09        
Core2: 25.01        Core3: 30.40        
Core4: 28.61        Core5: 43.93        
Core6: 43.22        Core7: 44.55        
Core8: 20.41        Core9: 42.60        
Core10: 44.41        Core11: 46.03        
Core12: 24.60        Core13: 36.80        
Core14: 13.98        Core15: 13.92        
Core16: 42.99        Core17: 28.70        
Core18: 14.14        Core19: 15.37        
Core20: 23.16        Core21: 14.50        
Core22: 14.23        Core23: 20.96        
Core24: 28.59        Core25: 15.07        
Core26: 14.40        Core27: 18.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.37
Socket1: 31.05
DDR read Latency(ns)
Socket0: 577.59
Socket1: 2989.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.52        Core1: 42.84        
Core2: 24.68        Core3: 30.76        
Core4: 32.78        Core5: 43.37        
Core6: 41.85        Core7: 44.58        
Core8: 20.53        Core9: 44.39        
Core10: 43.51        Core11: 45.24        
Core12: 24.59        Core13: 36.93        
Core14: 14.27        Core15: 13.84        
Core16: 40.59        Core17: 28.65        
Core18: 14.52        Core19: 15.15        
Core20: 24.57        Core21: 14.60        
Core22: 14.01        Core23: 19.89        
Core24: 27.32        Core25: 15.15        
Core26: 14.32        Core27: 17.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.81
Socket1: 31.14
DDR read Latency(ns)
Socket0: 571.94
Socket1: 2947.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.60        Core1: 40.95        
Core2: 25.17        Core3: 30.81        
Core4: 30.99        Core5: 44.06        
Core6: 41.09        Core7: 44.32        
Core8: 20.85        Core9: 40.07        
Core10: 44.81        Core11: 45.47        
Core12: 24.81        Core13: 35.98        
Core14: 14.30        Core15: 13.74        
Core16: 26.81        Core17: 28.54        
Core18: 14.58        Core19: 15.15        
Core20: 23.92        Core21: 14.52        
Core22: 14.16        Core23: 19.35        
Core24: 27.46        Core25: 15.29        
Core26: 14.69        Core27: 17.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.09
Socket1: 30.97
DDR read Latency(ns)
Socket0: 568.80
Socket1: 2924.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.91        Core1: 38.75        
Core2: 25.04        Core3: 31.41        
Core4: 27.60        Core5: 44.01        
Core6: 41.78        Core7: 44.25        
Core8: 20.37        Core9: 43.97        
Core10: 44.64        Core11: 45.06        
Core12: 24.12        Core13: 36.51        
Core14: 13.98        Core15: 13.95        
Core16: 41.11        Core17: 28.55        
Core18: 14.17        Core19: 15.48        
Core20: 23.17        Core21: 14.50        
Core22: 14.14        Core23: 19.98        
Core24: 26.81        Core25: 14.96        
Core26: 14.60        Core27: 17.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.33
Socket1: 30.82
DDR read Latency(ns)
Socket0: 578.47
Socket1: 2924.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.77        Core1: 37.98        
Core2: 25.23        Core3: 30.41        
Core4: 26.94        Core5: 44.13        
Core6: 41.86        Core7: 44.35        
Core8: 20.76        Core9: 43.18        
Core10: 45.57        Core11: 45.15        
Core12: 24.39        Core13: 36.14        
Core14: 14.04        Core15: 14.03        
Core16: 43.04        Core17: 28.46        
Core18: 14.20        Core19: 15.47        
Core20: 23.14        Core21: 14.65        
Core22: 14.22        Core23: 19.56        
Core24: 27.36        Core25: 15.03        
Core26: 14.36        Core27: 17.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.30
Socket1: 30.77
DDR read Latency(ns)
Socket0: 578.88
Socket1: 2924.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.81        Core1: 41.52        
Core2: 25.13        Core3: 30.31        
Core4: 31.52        Core5: 43.42        
Core6: 42.74        Core7: 44.25        
Core8: 20.92        Core9: 39.89        
Core10: 43.58        Core11: 45.55        
Core12: 24.71        Core13: 36.82        
Core14: 14.40        Core15: 13.94        
Core16: 42.36        Core17: 28.75        
Core18: 14.09        Core19: 15.41        
Core20: 24.21        Core21: 14.70        
Core22: 14.18        Core23: 19.22        
Core24: 27.62        Core25: 15.20        
Core26: 14.38        Core27: 17.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.03
Socket1: 31.10
DDR read Latency(ns)
Socket0: 566.69
Socket1: 2891.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.63        Core1: 35.45        
Core2: 32.14        Core3: 31.92        
Core4: 36.53        Core5: 41.33        
Core6: 52.02        Core7: 45.95        
Core8: 37.91        Core9: 22.53        
Core10: 31.45        Core11: 49.93        
Core12: 37.36        Core13: 42.03        
Core14: 15.92        Core15: 14.60        
Core16: 41.14        Core17: 38.46        
Core18: 16.64        Core19: 14.43        
Core20: 34.77        Core21: 14.70        
Core22: 15.96        Core23: 21.61        
Core24: 39.72        Core25: 14.69        
Core26: 16.11        Core27: 20.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.30
Socket1: 29.74
DDR read Latency(ns)
Socket0: 497.11
Socket1: 4213.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.83        Core1: 36.06        
Core2: 32.26        Core3: 31.32        
Core4: 36.43        Core5: 41.25        
Core6: 51.31        Core7: 45.72        
Core8: 37.97        Core9: 22.23        
Core10: 30.84        Core11: 49.68        
Core12: 37.13        Core13: 43.65        
Core14: 15.70        Core15: 14.53        
Core16: 41.68        Core17: 41.39        
Core18: 17.24        Core19: 14.30        
Core20: 35.31        Core21: 14.71        
Core22: 15.90        Core23: 21.09        
Core24: 39.76        Core25: 14.75        
Core26: 16.19        Core27: 20.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.36
Socket1: 29.67
DDR read Latency(ns)
Socket0: 495.54
Socket1: 4263.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.11        Core1: 35.40        
Core2: 33.09        Core3: 31.17        
Core4: 36.53        Core5: 41.21        
Core6: 46.02        Core7: 45.89        
Core8: 38.03        Core9: 22.79        
Core10: 31.65        Core11: 49.83        
Core12: 37.43        Core13: 34.44        
Core14: 16.26        Core15: 14.87        
Core16: 38.64        Core17: 32.95        
Core18: 16.42        Core19: 14.10        
Core20: 35.41        Core21: 14.45        
Core22: 15.66        Core23: 19.46        
Core24: 40.40        Core25: 15.05        
Core26: 16.60        Core27: 20.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.28
Socket1: 29.64
DDR read Latency(ns)
Socket0: 499.25
Socket1: 4251.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.45        Core1: 35.50        
Core2: 33.09        Core3: 30.86        
Core4: 36.58        Core5: 40.66        
Core6: 51.39        Core7: 45.34        
Core8: 38.09        Core9: 22.35        
Core10: 31.05        Core11: 49.80        
Core12: 37.35        Core13: 45.79        
Core14: 16.44        Core15: 14.56        
Core16: 41.64        Core17: 46.31        
Core18: 16.40        Core19: 14.29        
Core20: 34.78        Core21: 14.53        
Core22: 15.66        Core23: 20.46        
Core24: 40.41        Core25: 15.04        
Core26: 16.54        Core27: 20.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.35
Socket1: 29.52
DDR read Latency(ns)
Socket0: 496.35
Socket1: 4267.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.09        Core1: 35.64        
Core2: 31.28        Core3: 32.03        
Core4: 33.34        Core5: 41.10        
Core6: 51.83        Core7: 45.06        
Core8: 34.88        Core9: 22.83        
Core10: 30.73        Core11: 49.39        
Core12: 36.17        Core13: 38.93        
Core14: 15.48        Core15: 14.63        
Core16: 41.86        Core17: 41.70        
Core18: 16.03        Core19: 14.40        
Core20: 35.44        Core21: 14.66        
Core22: 15.63        Core23: 20.58        
Core24: 39.50        Core25: 14.74        
Core26: 15.67        Core27: 20.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.27
Socket1: 29.32
DDR read Latency(ns)
Socket0: 576.86
Socket1: 4541.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.30        Core1: 35.26        
Core2: 30.78        Core3: 30.03        
Core4: 19.43        Core5: 40.08        
Core6: 49.97        Core7: 43.76        
Core8: 29.84        Core9: 22.16        
Core10: 22.28        Core11: 48.00        
Core12: 34.63        Core13: 37.60        
Core14: 15.23        Core15: 14.75        
Core16: 34.35        Core17: 41.68        
Core18: 15.68        Core19: 13.80        
Core20: 33.63        Core21: 14.50        
Core22: 15.02        Core23: 18.82        
Core24: 38.64        Core25: 14.68        
Core26: 15.10        Core27: 19.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.15
Socket1: 28.59
DDR read Latency(ns)
Socket0: 571.89
Socket1: 4336.88
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.37        Core1: 36.37        
Core2: 23.13        Core3: 28.21        
Core4: 21.64        Core5: 40.01        
Core6: 38.88        Core7: 37.96        
Core8: 19.12        Core9: 41.00        
Core10: 23.22        Core11: 44.88        
Core12: 25.71        Core13: 32.85        
Core14: 15.11        Core15: 14.35        
Core16: 22.64        Core17: 31.43        
Core18: 15.97        Core19: 14.95        
Core20: 24.98        Core21: 14.28        
Core22: 15.32        Core23: 18.11        
Core24: 35.42        Core25: 14.55        
Core26: 15.34        Core27: 17.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.81
Socket1: 28.27
DDR read Latency(ns)
Socket0: 604.86
Socket1: 4036.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.61        Core1: 35.91        
Core2: 23.19        Core3: 28.29        
Core4: 21.33        Core5: 40.12        
Core6: 38.78        Core7: 38.63        
Core8: 18.86        Core9: 42.50        
Core10: 23.63        Core11: 44.79        
Core12: 22.05        Core13: 32.87        
Core14: 15.28        Core15: 14.32        
Core16: 22.21        Core17: 31.34        
Core18: 15.90        Core19: 15.01        
Core20: 24.80        Core21: 14.26        
Core22: 15.40        Core23: 17.98        
Core24: 35.22        Core25: 14.54        
Core26: 15.32        Core27: 18.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.30
Socket1: 28.34
DDR read Latency(ns)
Socket0: 618.31
Socket1: 4020.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.42        Core1: 36.25        
Core2: 23.28        Core3: 27.31        
Core4: 20.50        Core5: 39.17        
Core6: 35.44        Core7: 38.63        
Core8: 19.48        Core9: 42.65        
Core10: 22.98        Core11: 44.44        
Core12: 21.53        Core13: 32.82        
Core14: 15.14        Core15: 14.78        
Core16: 22.96        Core17: 31.27        
Core18: 15.80        Core19: 14.75        
Core20: 25.03        Core21: 14.08        
Core22: 15.33        Core23: 17.31        
Core24: 35.05        Core25: 14.59        
Core26: 15.73        Core27: 18.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.99
Socket1: 28.16
DDR read Latency(ns)
Socket0: 624.00
Socket1: 4024.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.85        Core1: 36.11        
Core2: 21.84        Core3: 28.32        
Core4: 17.56        Core5: 31.64        
Core6: 39.26        Core7: 37.73        
Core8: 17.27        Core9: 35.21        
Core10: 23.29        Core11: 44.34        
Core12: 23.81        Core13: 32.59        
Core14: 14.06        Core15: 14.74        
Core16: 23.22        Core17: 31.23        
Core18: 15.55        Core19: 14.71        
Core20: 24.57        Core21: 14.21        
Core22: 15.05        Core23: 17.22        
Core24: 34.77        Core25: 14.45        
Core26: 15.41        Core27: 17.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.04
Socket1: 26.96
DDR read Latency(ns)
Socket0: 648.30
Socket1: 3860.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.59        Core1: 35.01        
Core2: 20.74        Core3: 28.43        
Core4: 14.61        Core5: 30.42        
Core6: 40.67        Core7: 38.23        
Core8: 16.83        Core9: 37.64        
Core10: 23.07        Core11: 44.01        
Core12: 19.98        Core13: 32.50        
Core14: 13.61        Core15: 14.12        
Core16: 24.01        Core17: 31.08        
Core18: 15.81        Core19: 14.73        
Core20: 23.84        Core21: 14.21        
Core22: 15.09        Core23: 17.60        
Core24: 34.25        Core25: 14.87        
Core26: 14.94        Core27: 17.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 15.44
Socket1: 26.55
DDR read Latency(ns)
Socket0: 685.47
Socket1: 3873.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.62        Core1: 35.00        
Core2: 20.90        Core3: 27.27        
Core4: 14.69        Core5: 30.45        
Core6: 40.98        Core7: 38.26        
Core8: 17.06        Core9: 33.96        
Core10: 23.04        Core11: 43.87        
Core12: 19.21        Core13: 32.40        
Core14: 13.14        Core15: 14.51        
Core16: 23.47        Core17: 31.07        
Core18: 15.82        Core19: 14.88        
Core20: 23.86        Core21: 13.91        
Core22: 15.31        Core23: 17.72        
Core24: 34.41        Core25: 14.87        
Core26: 14.95        Core27: 17.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 15.35
Socket1: 26.63
DDR read Latency(ns)
Socket0: 683.97
Socket1: 3834.65
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.64        Core1: 41.16        
Core2: 21.26        Core3: 21.28        
Core4: 25.20        Core5: 30.51        
Core6: 37.48        Core7: 43.00        
Core8: 17.13        Core9: 31.19        
Core10: 36.56        Core11: 36.83        
Core12: 11.96        Core13: 40.64        
Core14: 16.11        Core15: 15.31        
Core16: 24.46        Core17: 35.06        
Core18: 14.94        Core19: 16.04        
Core20: 28.58        Core21: 15.60        
Core22: 14.03        Core23: 20.13        
Core24: 34.53        Core25: 14.77        
Core26: 15.42        Core27: 17.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.30
Socket1: 27.82
DDR read Latency(ns)
Socket0: 623.02
Socket1: 3623.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.89        Core1: 41.12        
Core2: 21.21        Core3: 21.47        
Core4: 25.11        Core5: 30.61        
Core6: 39.22        Core7: 42.93        
Core8: 16.90        Core9: 31.14        
Core10: 43.12        Core11: 36.73        
Core12: 12.03        Core13: 35.72        
Core14: 16.06        Core15: 15.24        
Core16: 25.02        Core17: 41.57        
Core18: 14.96        Core19: 16.01        
Core20: 26.09        Core21: 15.50        
Core22: 14.14        Core23: 19.46        
Core24: 35.23        Core25: 14.81        
Core26: 15.41        Core27: 17.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.33
Socket1: 27.78
DDR read Latency(ns)
Socket0: 623.10
Socket1: 3646.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.97        Core1: 41.18        
Core2: 22.06        Core3: 21.58        
Core4: 25.17        Core5: 30.71        
Core6: 33.82        Core7: 42.55        
Core8: 17.07        Core9: 30.96        
Core10: 22.68        Core11: 36.33        
Core12: 13.17        Core13: 35.81        
Core14: 16.08        Core15: 15.23        
Core16: 25.10        Core17: 31.21        
Core18: 15.02        Core19: 16.18        
Core20: 27.06        Core21: 15.36        
Core22: 14.05        Core23: 18.81        
Core24: 36.15        Core25: 14.93        
Core26: 15.54        Core27: 17.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.61
Socket1: 27.76
DDR read Latency(ns)
Socket0: 617.54
Socket1: 3627.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.02        Core1: 41.29        
Core2: 23.01        Core3: 21.62        
Core4: 25.32        Core5: 30.65        
Core6: 38.06        Core7: 42.45        
Core8: 16.26        Core9: 31.25        
Core10: 35.19        Core11: 36.25        
Core12: 15.63        Core13: 37.76        
Core14: 16.13        Core15: 15.23        
Core16: 25.10        Core17: 42.77        
Core18: 15.07        Core19: 16.13        
Core20: 29.44        Core21: 15.56        
Core22: 14.63        Core23: 18.72        
Core24: 35.66        Core25: 14.86        
Core26: 15.38        Core27: 17.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.98
Socket1: 27.82
DDR read Latency(ns)
Socket0: 611.53
Socket1: 3656.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.51        Core1: 41.46        
Core2: 23.26        Core3: 21.64        
Core4: 25.36        Core5: 30.50        
Core6: 40.31        Core7: 43.02        
Core8: 16.54        Core9: 31.35        
Core10: 37.19        Core11: 36.60        
Core12: 16.27        Core13: 43.81        
Core14: 16.20        Core15: 15.28        
Core16: 24.87        Core17: 39.10        
Core18: 15.12        Core19: 16.10        
Core20: 28.71        Core21: 15.60        
Core22: 14.63        Core23: 18.93        
Core24: 35.92        Core25: 14.88        
Core26: 15.40        Core27: 17.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.19
Socket1: 27.91
DDR read Latency(ns)
Socket0: 607.05
Socket1: 3682.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.85        Core1: 41.25        
Core2: 21.50        Core3: 21.57        
Core4: 25.18        Core5: 30.62        
Core6: 37.50        Core7: 43.05        
Core8: 17.23        Core9: 31.28        
Core10: 36.94        Core11: 37.03        
Core12: 12.62        Core13: 35.86        
Core14: 16.11        Core15: 15.31        
Core16: 24.68        Core17: 37.60        
Core18: 14.98        Core19: 16.10        
Core20: 27.80        Core21: 15.56        
Core22: 14.12        Core23: 18.64        
Core24: 35.79        Core25: 14.78        
Core26: 15.31        Core27: 17.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.46
Socket1: 27.87
DDR read Latency(ns)
Socket0: 617.64
Socket1: 3653.74
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.41        Core1: 44.60        
Core2: 26.81        Core3: 28.47        
Core4: 28.89        Core5: 33.89        
Core6: 27.06        Core7: 43.68        
Core8: 10.12        Core9: 40.53        
Core10: 39.58        Core11: 42.01        
Core12: 23.11        Core13: 30.99        
Core14: 13.74        Core15: 14.46        
Core16: 23.73        Core17: 21.88        
Core18: 14.83        Core19: 14.56        
Core20: 40.17        Core21: 14.44        
Core22: 14.42        Core23: 18.46        
Core24: 37.02        Core25: 13.22        
Core26: 11.42        Core27: 22.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.40
Socket1: 28.68
DDR read Latency(ns)
Socket0: 629.49
Socket1: 3636.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.61        Core1: 45.11        
Core2: 27.56        Core3: 27.46        
Core4: 36.78        Core5: 37.38        
Core6: 29.00        Core7: 44.10        
Core8: 9.97        Core9: 47.80        
Core10: 37.26        Core11: 42.05        
Core12: 23.52        Core13: 31.40        
Core14: 13.89        Core15: 14.68        
Core16: 23.92        Core17: 21.79        
Core18: 15.36        Core19: 14.35        
Core20: 42.83        Core21: 14.48        
Core22: 14.83        Core23: 17.67        
Core24: 37.98        Core25: 13.67        
Core26: 11.56        Core27: 21.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.81
Socket1: 29.45
DDR read Latency(ns)
Socket0: 604.97
Socket1: 3656.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.70        Core1: 43.58        
Core2: 26.29        Core3: 27.47        
Core4: 29.43        Core5: 39.30        
Core6: 28.03        Core7: 43.60        
Core8: 10.10        Core9: 25.56        
Core10: 36.68        Core11: 42.22        
Core12: 24.49        Core13: 30.56        
Core14: 14.15        Core15: 14.62        
Core16: 20.56        Core17: 22.05        
Core18: 14.56        Core19: 14.46        
Core20: 33.33        Core21: 14.30        
Core22: 14.84        Core23: 16.90        
Core24: 33.63        Core25: 13.79        
Core26: 11.55        Core27: 21.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.59
Socket1: 29.29
DDR read Latency(ns)
Socket0: 635.01
Socket1: 3986.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.67        Core1: 39.11        
Core2: 25.76        Core3: 27.34        
Core4: 24.41        Core5: 40.27        
Core6: 29.32        Core7: 43.53        
Core8: 20.71        Core9: 40.22        
Core10: 39.37        Core11: 41.93        
Core12: 24.55        Core13: 30.75        
Core14: 13.83        Core15: 14.89        
Core16: 23.25        Core17: 21.34        
Core18: 14.69        Core19: 13.99        
Core20: 26.89        Core21: 14.16        
Core22: 14.94        Core23: 16.48        
Core24: 30.27        Core25: 13.52        
Core26: 12.46        Core27: 21.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.48
Socket1: 28.66
DDR read Latency(ns)
Socket0: 625.74
Socket1: 4064.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.87        Core1: 38.75        
Core2: 26.14        Core3: 28.38        
Core4: 24.83        Core5: 40.50        
Core6: 28.19        Core7: 36.29        
Core8: 26.97        Core9: 44.85        
Core10: 41.26        Core11: 42.32        
Core12: 25.00        Core13: 30.67        
Core14: 13.90        Core15: 14.73        
Core16: 23.27        Core17: 21.66        
Core18: 14.89        Core19: 14.20        
Core20: 38.76        Core21: 14.38        
Core22: 14.70        Core23: 16.66        
Core24: 29.91        Core25: 13.85        
Core26: 13.74        Core27: 20.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.91
Socket1: 27.95
DDR read Latency(ns)
Socket0: 604.26
Socket1: 3913.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.27        Core1: 39.18        
Core2: 25.97        Core3: 27.57        
Core4: 25.18        Core5: 40.42        
Core6: 30.15        Core7: 44.05        
Core8: 28.18        Core9: 39.71        
Core10: 40.78        Core11: 42.02        
Core12: 25.19        Core13: 30.85        
Core14: 13.89        Core15: 14.73        
Core16: 23.28        Core17: 21.50        
Core18: 15.04        Core19: 14.25        
Core20: 44.03        Core21: 14.27        
Core22: 14.66        Core23: 16.77        
Core24: 30.70        Core25: 13.80        
Core26: 14.03        Core27: 20.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.30
Socket1: 28.91
DDR read Latency(ns)
Socket0: 593.63
Socket1: 4181.93
