#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 13 20:06:55 2021
# Process ID: 15652
# Current directory: D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.runs/synth_1
# Command line: vivado.exe -log vio_wrapper3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vio_wrapper3.tcl
# Log file: D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.runs/synth_1/vio_wrapper3.vds
# Journal file: D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vio_wrapper3.tcl -notrace
Command: synth_design -top vio_wrapper3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 957.438 ; gain = 177.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vio_wrapper3' [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/vio_wrapper3.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.runs/synth_1/.Xil/Vivado-15652-LAPTOP-UQ42ETSQ/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (1#1) [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.runs/synth_1/.Xil/Vivado-15652-LAPTOP-UQ42ETSQ/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_counter' [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/top_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.runs/synth_1/.Xil/Vivado-15652-LAPTOP-UQ42ETSQ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.runs/synth_1/.Xil/Vivado-15652-LAPTOP-UQ42ETSQ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/clk_divider.v:3]
	Parameter div_value bound to: 2499999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (3#1) [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/clk_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_8bit' [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/counter_8bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_8bit' (4#1) [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/counter_8bit.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/top_counter.v:43]
INFO: [Synth 8-6157] synthesizing module 'ila_3' [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.runs/synth_1/.Xil/Vivado-15652-LAPTOP-UQ42ETSQ/realtime/ila_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_3' (5#1) [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.runs/synth_1/.Xil/Vivado-15652-LAPTOP-UQ42ETSQ/realtime/ila_3_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_div_IN0'. This will prevent further optimization [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/top_counter.v:39]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_IN0'. This will prevent further optimization [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/top_counter.v:43]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'count_IN0'. This will prevent further optimization [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/top_counter.v:41]
INFO: [Synth 8-6155] done synthesizing module 'top_counter' (6#1) [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/top_counter.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_3'. This will prevent further optimization [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/vio_wrapper3.v:30]
INFO: [Synth 8-6155] done synthesizing module 'vio_wrapper3' (7#1) [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/vio_wrapper3.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.828 ; gain = 243.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.828 ; gain = 243.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.828 ; gain = 243.066
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'in1/clk_IN0'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'in1/clk_IN0'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_3'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_3'
Parsing XDC File [d:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/ip/ila_3_1/ila_3/ila_3_in_context.xdc] for cell 'in1/ila_IN0'
Finished Parsing XDC File [d:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/ip/ila_3_1/ila_3/ila_3_in_context.xdc] for cell 'in1/ila_IN0'
Parsing XDC File [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/constrs_1/new/const3.xdc]
Finished Parsing XDC File [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/constrs_1/new/const3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/constrs_1/new/const3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vio_wrapper3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vio_wrapper3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1125.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1125.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1125.129 ; gain = 345.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1125.129 ; gain = 345.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for in1/clk_IN0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for in1/ila_IN0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1125.129 ; gain = 345.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1125.129 ; gain = 345.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_8bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1125.129 ; gain = 345.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'in1/clk_IN0/clk_out1' to pin 'in1/clk_IN0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1125.129 ; gain = 345.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.242 ; gain = 353.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.242 ; gain = 353.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.srcs/sources_1/new/counter_8bit.v:34]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1140.832 ; gain = 361.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1140.832 ; gain = 361.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1140.832 ; gain = 361.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1140.832 ; gain = 361.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1140.832 ; gain = 361.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1140.832 ; gain = 361.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ila_3         |         1|
|3     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |ila_3     |     1|
|3     |vio_0     |     1|
|4     |CARRY4    |    16|
|5     |LUT1      |     2|
|6     |LUT2      |     4|
|7     |LUT3      |     2|
|8     |LUT4      |     1|
|9     |LUT5      |     1|
|10    |LUT6      |     8|
|11    |FDRE      |    41|
+------+----------+------+

Report Instance Areas: 
+------+----------------+-------------+------+
|      |Instance        |Module       |Cells |
+------+----------------+-------------+------+
|1     |top             |             |    77|
|2     |  in1           |top_counter  |    76|
|3     |    clk_div_IN0 |clk_divider  |    58|
|4     |    count_IN0   |counter_8bit |    17|
+------+----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1140.832 ; gain = 361.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1140.832 ; gain = 258.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1140.832 ; gain = 361.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1160.457 ; gain = 616.660
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.457 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/IIITD/ELD_LABs/LAB_3_Counter/Counter/Counter.runs/synth_1/vio_wrapper3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vio_wrapper3_utilization_synth.rpt -pb vio_wrapper3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 13 20:07:51 2021...
