// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.1.1.259.1
// Netlist written on Sat Sep 28 18:21:50 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lattice radiant/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lattice radiant/ip/pmi/pmi_ice40up.vhd"
// file 2 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/systemverilog.sv"
// file 3 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/button_decoder_bounce.sv"
// file 4 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/debouncer.sv"
// file 5 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/seven_seg_decoder.sv"
// file 6 "c:/users/spenc/onedrive/documents/desktop/hmc/microps/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/syncronizer.sv"
// file 7 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 8 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 9 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 10 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 11 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 12 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 13 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 14 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ib.v"
// file 15 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 16 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 17 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 18 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ob.v"
// file 19 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 20 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 21 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 22 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb.v"
// file 23 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 24 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 25 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/legacy.v"
// file 26 "c:/lattice radiant/ip/common/adder/rtl/lscc_adder.v"
// file 27 "c:/lattice radiant/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 28 "c:/lattice radiant/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 29 "c:/lattice radiant/ip/common/counter/rtl/lscc_cntr.v"
// file 30 "c:/lattice radiant/ip/common/fifo/rtl/lscc_fifo.v"
// file 31 "c:/lattice radiant/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/lattice radiant/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 33 "c:/lattice radiant/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 34 "c:/lattice radiant/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 35 "c:/lattice radiant/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 36 "c:/lattice radiant/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 37 "c:/lattice radiant/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 38 "c:/lattice radiant/ip/common/rom/rtl/lscc_rom.v"
// file 39 "c:/lattice radiant/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 40 "c:/lattice radiant/ip/pmi/pmi_add.v"
// file 41 "c:/lattice radiant/ip/pmi/pmi_addsub.v"
// file 42 "c:/lattice radiant/ip/pmi/pmi_complex_mult.v"
// file 43 "c:/lattice radiant/ip/pmi/pmi_counter.v"
// file 44 "c:/lattice radiant/ip/pmi/pmi_dsp.v"
// file 45 "c:/lattice radiant/ip/pmi/pmi_fifo.v"
// file 46 "c:/lattice radiant/ip/pmi/pmi_fifo_dc.v"
// file 47 "c:/lattice radiant/ip/pmi/pmi_mac.v"
// file 48 "c:/lattice radiant/ip/pmi/pmi_mult.v"
// file 49 "c:/lattice radiant/ip/pmi/pmi_multaddsub.v"
// file 50 "c:/lattice radiant/ip/pmi/pmi_multaddsubsum.v"
// file 51 "c:/lattice radiant/ip/pmi/pmi_ram_dp.v"
// file 52 "c:/lattice radiant/ip/pmi/pmi_ram_dp_be.v"
// file 53 "c:/lattice radiant/ip/pmi/pmi_ram_dq.v"
// file 54 "c:/lattice radiant/ip/pmi/pmi_ram_dq_be.v"
// file 55 "c:/lattice radiant/ip/pmi/pmi_rom.v"
// file 56 "c:/lattice radiant/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input reset, output [3:0]r_sel, output clk);
    
    (* is_clock=1, lineinfo="@2(9[15],9[18])" *) wire clk_c;
    (* is_clock=1, lineinfo="@2(16[49],16[56])" *) wire int_osc;
    
    wire GND_net, reset_c, r_sel_c_3, r_sel_c_2, r_sel_c_1, r_sel_c_0, 
        n16, n15, n14, n13, n12, n11, n10, n9, n8, n7, n6, 
        n5, n4_adj_1, n3, n2, n599, n597, n460, n458;
    (* lineinfo="@2(29[15],29[20])" *) wire [19:0]state;
    
    wire n4, n545, n541, n561, n72, n71, n70, n551, n986, 
        n454, n145, n450, n83, n452, n82, n81, n80, n79, n456, 
        n1007, n78, n84, n77, n76, n75, n929, n85, n611, n609, 
        n607, n605, n603, n601, n938, n447, n446, n946, n260, 
        n74, n430, n73, n437, n934, VCC_net, n462_kb_in, n574, 
        n517, state_FSM_illegal, n1004, n931, n806, n998, n1001, 
        n995, n989, n983, n953, n809, n992;
    
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i14 (.D(n72), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n3));
    defparam clk_slow_219_226__i14.REGSET = "RESET";
    defparam clk_slow_219_226__i14.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(8[21],8[26])" *) OB \r_sel_pad[3]  (.I(r_sel_c_3), .O(r_sel[3]));
    (* lineinfo="@2(22[15],22[31])" *) FA2 clk_slow_219_226_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(n11), .D0(n601), .CI0(n601), .A1(GND_net), 
            .B1(GND_net), .C1(n10), .D1(n992), .CI1(n992), .CO0(n992), 
            .CO1(n603), .S0(n80), .S1(n79));
    defparam clk_slow_219_226_add_4_7.INIT0 = "0xc33c";
    defparam clk_slow_219_226_add_4_7.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i13 (.D(n73), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n4_adj_1));
    defparam clk_slow_219_226__i13.REGSET = "RESET";
    defparam clk_slow_219_226__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i12 (.D(n74), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n5));
    defparam clk_slow_219_226__i12.REGSET = "RESET";
    defparam clk_slow_219_226__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i11 (.D(n75), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n6));
    defparam clk_slow_219_226__i11.REGSET = "RESET";
    defparam clk_slow_219_226__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i10 (.D(n76), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n7));
    defparam clk_slow_219_226__i10.REGSET = "RESET";
    defparam clk_slow_219_226__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i9 (.D(n77), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n8));
    defparam clk_slow_219_226__i9.REGSET = "RESET";
    defparam clk_slow_219_226__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i8 (.D(n78), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n9));
    defparam clk_slow_219_226__i8.REGSET = "RESET";
    defparam clk_slow_219_226__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i7 (.D(n79), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n10));
    defparam clk_slow_219_226__i7.REGSET = "RESET";
    defparam clk_slow_219_226__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i6 (.D(n80), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n11));
    defparam clk_slow_219_226__i6.REGSET = "RESET";
    defparam clk_slow_219_226__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i5 (.D(n81), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n12));
    defparam clk_slow_219_226__i5.REGSET = "RESET";
    defparam clk_slow_219_226__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i4 (.D(n82), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n13));
    defparam clk_slow_219_226__i4.REGSET = "RESET";
    defparam clk_slow_219_226__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i3 (.D(n83), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n14));
    defparam clk_slow_219_226__i3.REGSET = "RESET";
    defparam clk_slow_219_226__i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(22[15],22[31])" *) FA2 clk_slow_219_226_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n13), .D0(n599), .CI0(n599), .A1(GND_net), 
            .B1(GND_net), .C1(n12), .D1(n989), .CI1(n989), .CO0(n989), 
            .CO1(n601), .S0(n82), .S1(n81));
    defparam clk_slow_219_226_add_4_5.INIT0 = "0xc33c";
    defparam clk_slow_219_226_add_4_5.INIT1 = "0xc33c";
    (* syn_instantiated=1 *) HSOSC_CORE hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(int_osc));
    defparam hf_osc.CLKHF_DIV = "0b01";
    defparam hf_osc.FABRIC_TRIME = "DISABLE";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i2 (.D(n84), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n15));
    defparam clk_slow_219_226__i2.REGSET = "RESET";
    defparam clk_slow_219_226__i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(54[5],113[12])" *) FD1P3XZ state_FSM_i1 (.D(n561), .SP(VCC_net), 
            .CK(clk_c), .SR(state_FSM_illegal), .Q(state[11]));
    defparam state_FSM_i1.REGSET = "RESET";
    defparam state_FSM_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))", lineinfo="@2(54[5],113[12])" *) LUT4 i147_2_lut (.A(n145), 
            .B(state[3]), .Z(n437));
    defparam i147_2_lut.INIT = "0x4444";
    (* lut_function="(A (B+(C)))", lineinfo="@2(54[5],113[12])" *) LUT4 i232_3_lut (.A(n145), 
            .B(state[11]), .C(state[2]), .Z(n541));
    defparam i232_3_lut.INIT = "0xa8a8";
    (* lut_function="(!(A))", lineinfo="@2(117[11],121[12])" *) LUT4 i231_1_lut (.A(state[0]), 
            .Z(r_sel_c_0));
    defparam i231_1_lut.INIT = "0x5555";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i1 (.D(n85), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n16));
    defparam clk_slow_219_226__i1.REGSET = "RESET";
    defparam clk_slow_219_226__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(54[5],113[12])" *) FD1P3XZ state_FSM_i12 (.D(n551), .SP(VCC_net), 
            .CK(clk_c), .SR(state_FSM_illegal), .Q(state[0]));
    defparam state_FSM_i12.REGSET = "SET";
    defparam state_FSM_i12.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(22[15],22[31])" *) FA2 clk_slow_219_226_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n15), .D0(n597), .CI0(n597), .A1(GND_net), 
            .B1(GND_net), .C1(n14), .D1(n986), .CI1(n986), .CO0(n986), 
            .CO1(n599), .S0(n84), .S1(n83));
    defparam clk_slow_219_226_add_4_3.INIT0 = "0xc33c";
    defparam clk_slow_219_226_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@2(54[5],113[12])" *) FD1P3XZ state_FSM_i9 (.D(state[0]), 
            .SP(VCC_net), .CK(clk_c), .SR(state_FSM_illegal), .Q(state[1]));
    defparam state_FSM_i9.REGSET = "RESET";
    defparam state_FSM_i9.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(8[21],8[26])" *) OB \r_sel_pad[2]  (.I(r_sel_c_2), .O(r_sel[2]));
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@2(54[5],113[12])" *) LUT4 i235_3_lut (.A(state[10]), 
            .B(state[6]), .C(n145), .Z(n545));
    defparam i235_3_lut.INIT = "0xcece";
    (* lineinfo="@2(54[5],113[12])" *) FD1P3XZ state_FSM_i6 (.D(n806), .SP(VCC_net), 
            .CK(clk_c), .SR(state_FSM_illegal), .Q(state[2]));
    defparam state_FSM_i6.REGSET = "RESET";
    defparam state_FSM_i6.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(22[15],22[31])" *) FA2 clk_slow_219_226_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n16), .D1(n983), .CI1(n983), .CO0(n983), .CO1(n597), 
            .S1(n85));
    defparam clk_slow_219_226_add_4_1.INIT0 = "0xc33c";
    defparam clk_slow_219_226_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@2(54[5],113[12])" *) FD1P3XZ state_FSM_i5 (.D(n430), .SP(VCC_net), 
            .CK(clk_c), .SR(state_FSM_illegal), .Q(state[6]));
    defparam state_FSM_i5.REGSET = "RESET";
    defparam state_FSM_i5.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(54[5],113[12])" *) FD1P3XZ state_FSM_i4 (.D(n545), .SP(VCC_net), 
            .CK(clk_c), .SR(state_FSM_illegal), .Q(state[10]));
    defparam state_FSM_i4.REGSET = "RESET";
    defparam state_FSM_i4.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(54[5],113[12])" *) FD1P3XZ state_FSM_i3 (.D(n541), .SP(VCC_net), 
            .CK(clk_c), .SR(state_FSM_illegal), .Q(state[3]));
    defparam state_FSM_i3.REGSET = "RESET";
    defparam state_FSM_i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(54[5],113[12])" *) FD1P3XZ state_FSM_i2 (.D(n437), .SP(VCC_net), 
            .CK(clk_c), .SR(state_FSM_illegal), .Q(state[7]));
    defparam state_FSM_i2.REGSET = "RESET";
    defparam state_FSM_i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(54[5],113[12])" *) FD1P3XZ i174 (.D(n574), .SP(VCC_net), 
            .CK(clk_c), .SR(GND_net), .Q(n517));
    defparam i174.REGSET = "RESET";
    defparam i174.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i15 (.D(n71), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n2));
    defparam clk_slow_219_226__i15.REGSET = "RESET";
    defparam clk_slow_219_226__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@2(22[15],22[31])" *) FD1P3XZ clk_slow_219_226__i16 (.D(n70), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(clk_c));
    defparam clk_slow_219_226__i16.REGSET = "RESET";
    defparam clk_slow_219_226__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)", lineinfo="@2(117[11],121[12])" *) LUT4 i280_2_lut (.A(state[1]), 
            .B(state[0]), .Z(r_sel_c_1));
    defparam i280_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A+!(B)))", lineinfo="@2(54[5],113[12])" *) LUT4 i140_2_lut (.A(n145), 
            .B(state[2]), .Z(n430));
    defparam i140_2_lut.INIT = "0x4444";
    (* lut_function="(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D))))", lineinfo="@2(54[5],113[12])" *) LUT4 i156_4_lut (.A(state[11]), 
            .B(state[10]), .C(state[3]), .D(state[7]), .Z(n446));
    defparam i156_4_lut.INIT = "0xfee9";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(54[5],113[12])" *) LUT4 i157_4_lut (.A(state[11]), 
            .B(state[10]), .C(state[3]), .D(state[7]), .Z(n447));
    defparam i157_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))", lineinfo="@2(54[5],113[12])" *) LUT4 i159_rep_31_2_lut (.A(n447), 
            .B(state[6]), .Z(n953));
    defparam i159_rep_31_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))", lineinfo="@2(54[5],113[12])" *) LUT4 i161_rep_24_3_lut (.A(n447), 
            .B(state[2]), .C(state[6]), .Z(n946));
    defparam i161_rep_24_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(54[5],113[12])" *) LUT4 i163_rep_16_4_lut (.A(n447), 
            .B(GND_net), .C(state[2]), .D(state[6]), .Z(n938));
    defparam i163_rep_16_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i449_2_lut (.A(state[1]), .B(state[10]), 
            .Z(n806));
    defparam i449_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))", lineinfo="@2(54[5],113[12])" *) LUT4 i239_2_lut (.A(n145), 
            .B(state[3]), .Z(n551));
    defparam i239_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C)))", lineinfo="@2(119[5],119[49])" *) LUT4 i2_3_lut (.A(state[10]), 
            .B(state[6]), .C(state[2]), .Z(n260));
    defparam i2_3_lut.INIT = "0xfefe";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A+(B+(C)))" *) LUT4 i452_3_lut (.A(state[11]), .B(state[7]), 
            .C(state[3]), .Z(n809));
    defparam i452_3_lut.INIT = "0xfefe";
    (* lineinfo="@2(22[15],22[31])" *) FA2 clk_slow_219_226_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(clk_c), .D0(n611), .CI0(n611), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n1007), .CI1(n1007), .CO0(n1007), 
            .S0(n70));
    defparam clk_slow_219_226_add_4_17.INIT0 = "0xc33c";
    defparam clk_slow_219_226_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@2(22[15],22[31])" *) FA2 clk_slow_219_226_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(n3), .D0(n609), .CI0(n609), .A1(GND_net), 
            .B1(GND_net), .C1(n2), .D1(n1004), .CI1(n1004), .CO0(n1004), 
            .CO1(n611), .S0(n72), .S1(n71));
    defparam clk_slow_219_226_add_4_15.INIT0 = "0xc33c";
    defparam clk_slow_219_226_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@2(22[15],22[31])" *) FA2 clk_slow_219_226_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(n5), .D0(n607), .CI0(n607), .A1(GND_net), 
            .B1(GND_net), .C1(n4_adj_1), .D1(n1001), .CI1(n1001), .CO0(n1001), 
            .CO1(n609), .S0(n74), .S1(n73));
    defparam clk_slow_219_226_add_4_13.INIT0 = "0xc33c";
    defparam clk_slow_219_226_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@2(22[15],22[31])" *) FA2 clk_slow_219_226_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(n7), .D0(n605), .CI0(n605), .A1(GND_net), 
            .B1(GND_net), .C1(n6), .D1(n998), .CI1(n998), .CO0(n998), 
            .CO1(n607), .S0(n76), .S1(n75));
    defparam clk_slow_219_226_add_4_11.INIT0 = "0xc33c";
    defparam clk_slow_219_226_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@2(8[21],8[26])" *) OB \r_sel_pad[1]  (.I(r_sel_c_1), .O(r_sel[1]));
    (* lineinfo="@2(8[21],8[26])" *) OB \r_sel_pad[0]  (.I(r_sel_c_0), .O(r_sel[0]));
    (* lineinfo="@2(9[15],9[18])" *) OB clk_pad (.I(clk_c), .O(clk));
    (* lineinfo="@2(7[14],7[19])" *) IB reset_pad (.I(reset), .O(reset_c));
    (* lineinfo="@2(22[15],22[31])" *) FA2 clk_slow_219_226_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(n9), .D0(n603), .CI0(n603), .A1(GND_net), 
            .B1(GND_net), .C1(n8), .D1(n995), .CI1(n995), .CO0(n995), 
            .CO1(n605), .S0(n78), .S1(n77));
    defparam clk_slow_219_226_add_4_9.INIT0 = "0xc33c";
    defparam clk_slow_219_226_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B (C+!(D)))+!A (B (C+(D))+!B (C (D))))", lineinfo="@2(54[5],113[12])" *) LUT4 i160_4_lut (.A(n446), 
            .B(state[2]), .C(n447), .D(state[6]), .Z(n450));
    defparam i160_4_lut.INIT = "0xfce2";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@2(54[5],113[12])" *) LUT4 i162_4_lut (.A(n450), 
            .B(n953), .C(GND_net), .D(state[2]), .Z(n452));
    defparam i162_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@2(54[5],113[12])" *) LUT4 i164_4_lut (.A(n452), 
            .B(n946), .C(GND_net), .D(GND_net), .Z(n454));
    defparam i164_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(54[5],113[12])" *) LUT4 i165_rep_12_4_lut (.A(n953), 
            .B(GND_net), .C(GND_net), .D(state[2]), .Z(n934));
    defparam i165_rep_12_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@2(54[5],113[12])" *) LUT4 i249_3_lut (.A(state[11]), 
            .B(state[7]), .C(n145), .Z(n561));
    defparam i249_3_lut.INIT = "0xcece";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@2(54[5],113[12])" *) LUT4 i166_4_lut (.A(n454), 
            .B(n938), .C(state[1]), .D(GND_net), .Z(n456));
    defparam i166_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(54[5],113[12])" *) LUT4 i167_rep_9_4_lut (.A(n946), 
            .B(state[1]), .C(GND_net), .D(GND_net), .Z(n931));
    defparam i167_rep_9_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@2(54[5],113[12])" *) LUT4 i168_4_lut (.A(n456), 
            .B(n934), .C(GND_net), .D(state[1]), .Z(n458));
    defparam i168_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(54[5],113[12])" *) LUT4 i169_rep_7_4_lut (.A(n938), 
            .B(GND_net), .C(state[1]), .D(GND_net), .Z(n929));
    defparam i169_rep_7_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@2(54[5],113[12])" *) LUT4 i170_4_lut (.A(n458), 
            .B(n931), .C(GND_net), .D(GND_net), .Z(n460));
    defparam i170_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@2(54[5],113[12])" *) LUT4 i172_4_lut (.A(n460), 
            .B(n929), .C(state[0]), .D(GND_net), .Z(n462_kb_in));
    defparam i172_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B+!(C)))", lineinfo="@2(117[11],121[12])" *) LUT4 i1_2_lut_3_lut (.A(state[0]), 
            .B(state[1]), .C(n260), .Z(r_sel_c_2));
    defparam i1_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@2(117[11],121[12])" *) LUT4 i1_3_lut_4_lut (.A(state[0]), 
            .B(state[1]), .C(n260), .D(n809), .Z(n145));
    defparam i1_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@2(117[11],121[12])" *) LUT4 i2_3_lut_4_lut (.A(state[0]), 
            .B(state[1]), .C(n260), .D(n809), .Z(r_sel_c_3));
    defparam i2_3_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(!(A))", lineinfo="@2(19[7],19[13])" *) LUT4 i5_1_lut (.A(reset_c), 
            .Z(n4));
    defparam i5_1_lut.INIT = "0x5555";
    (* lut_function="((B)+!A)", lineinfo="@2(54[5],113[12])" *) LUT4 i175_2_lut_2_lut (.A(reset_c), 
            .B(n517), .Z(state_FSM_illegal));
    defparam i175_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B))", lineinfo="@2(54[5],113[12])" *) LUT4 i262_2_lut (.A(reset_c), 
            .B(n462_kb_in), .Z(n574));
    defparam i262_2_lut.INIT = "0x8888";
    
endmodule
