{:input (genetic.crossover/dumb-crossover 1005190484 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))) (genetic.mutation/change-constant-value 716607339 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire1_:missing_11_13 , \\wire2_:missing_13 , \\wire3_:missing , wire4_47, \\wire:missing_15_29 , \\wire28_36_:missing_37 , wire30_47);\n  wire \\:missing_edge ;\n  wire wire10_16;\n  wire \\wire10_:missing ;\n  wire wire12_14;\n  wire \\wire16_:missing_37 ;\n  wire wire18;\n  wire wire19;\n  wire wire1_14;\n  wire wire1_16;\n  wire wire1_17;\n  wire \\wire1_36_:missing ;\n  wire wire1_42;\n  wire wire1_45;\n  input \\wire1_:missing_11_13 ;\n  wire \\wire1_:missing_11_13 ;\n  wire \\wire1_:missing_37 ;\n  wire wire20_26;\n  wire wire21;\n  wire wire23_27;\n  wire wire24;\n  input \\wire28_36_:missing_37 ;\n  wire \\wire28_36_:missing_37 ;\n  input \\wire2_:missing_13 ;\n  wire \\wire2_:missing_13 ;\n  output wire30_47;\n  wire wire30_47;\n  wire \\wire31_:missing_48_49 ;\n  wire wire32_37;\n  wire wire32_38;\n  wire \\wire33_38_:missing ;\n  wire wire33_43;\n  wire wire34_47;\n  wire wire35_47_52;\n  wire \\wire35_:missing ;\n  wire \\wire36_:missing ;\n  wire wire39_40_41_29;\n  wire wire39_40_41_42;\n  wire wire39_46;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  wire \\wire41_:missing ;\n  wire wire44;\n  wire wire49;\n  output wire4_47;\n  wire wire4_47;\n  wire wire51;\n  wire \\wire5_18_21_:missing ;\n  wire wire6_19_22_24_25;\n  wire wire7_11;\n  wire wire8_12;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_14_27 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_15_17 ;\n  input \\wire:missing_15_29 ;\n  wire \\wire:missing_15_29 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_52 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire7_11;\n  assign wire10_16 = 4'h6 >> { wire1_16, \\wire16_:missing_37  };\n  assign wire24 = 2'hx >> wire6_19_22_24_25;\n  assign \\wire:missing_edge  = 2'hx >> wire6_19_22_24_25;\n  assign wire8_12 = 2'h1 >> \\wire:missing_edge ;\n  assign wire32_38 = 2'h1 >> wire32_37;\n  assign wire33_43 = 2'h1 >> \\wire33_38_:missing ;\n  assign wire34_47 = 2'h1 >> wire34_47;\n  assign \\wire35_:missing  = 2'h1 >> wire35_47_52;\n  assign \\wire36_:missing  = 4'h6 >> { \\wire28_36_:missing_37 , \\wire1_36_:missing  };\n  assign \\wire16_:missing_37  = 4'h8 >> { \\wire1_:missing_37 , \\wire28_36_:missing_37  };\n  assign \\wire33_38_:missing  = 4'h8 >> { wire32_38, \\wire:missing_edge  };\n  assign wire39_46 = 4'h4 >> { wire39_40_41_29, wire39_40_41_42 };\n  assign \\wire9_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_40  = 4'h8 >> { wire39_40_41_29, wire39_40_41_42 };\n  assign \\wire41_:missing  = 4'h8 >> { wire39_40_41_29, wire39_40_41_42 };\n  assign \\wire10_:missing  = 2'h1 >> wire10_16;\n  assign \\wire:missing_edge  = 2'hx >> \\wire:missing_edge ;\n  assign wire51 = 2'hx >> \\wire:missing_edge ;\n  assign wire7_11 = 4'h8 >> { \\wire1_:missing_11_13 , \\wire:missing_edge  };\n  assign wire12_14 = 4'h8 >> { wire8_12, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire2_:missing_13 , \\wire1_:missing_11_13  };\n  assign \\wire:missing_14_27  = 4'h8 >> { wire1_14, wire12_14 };\n  assign \\wire:missing_15  = 4'h8 >> { \\wire:missing_15_29 , \\wire:missing_15_17  };\n  assign \\wire5_18_21_:missing  = 1'h0;\n  assign wire6_19_22_24_25 = 1'h1;\n  assign \\wire31_:missing_48_49  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_52  = wire35_47_52;\n  assign wire49 = \\wire31_:missing_48_49 ;\n  assign \\wire:missing_edge  = \\wire31_:missing_48_49 ;\n  assign \\wire:missing_47  = wire34_47;\n  assign \\wire:missing_46  = wire39_46;\n  assign \\wire:missing_45  = wire1_45;\n  assign wire44 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire33_43;\n  assign wire39_40_41_42 = wire1_42;\n  assign wire23_27 = \\wire:missing_14_27 ;\n  assign wire20_26 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire23_27;\n  assign \\wire:missing_edge  = wire6_19_22_24_25;\n  assign wire21 = \\wire5_18_21_:missing ;\n  assign \\wire:missing_20  = wire20_26;\n  assign wire19 = wire6_19_22_24_25;\n  assign wire18 = \\wire5_18_21_:missing ;\n  assign \\wire:missing_15_17  = wire1_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:3.1-114.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire1_:missing_11_13 , \\wire2_:missing_13 , \\wire3_:missing , wire4_47, \\wire:missing_15_29 , \\wire28_36_:missing_37 , wire30_47);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:7.8-7.17\" *)\n  wire wire12_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:9.8-9.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:10.8-10.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:17.9-17.30\" *)\n  input \\wire1_:missing_11_13 ;\n  wire \\wire1_:missing_11_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:20.8-20.17\" *)\n  wire wire20_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:21.8-21.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:22.8-22.17\" *)\n  wire wire23_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:23.8-23.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:24.9-24.31\" *)\n  input \\wire28_36_:missing_37 ;\n  wire \\wire28_36_:missing_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:26.9-26.27\" *)\n  input \\wire2_:missing_13 ;\n  wire \\wire2_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:28.10-28.19\" *)\n  output wire30_47;\n  wire wire30_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:30.8-30.30\" *)\n  wire \\wire31_:missing_48_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:34.8-34.17\" *)\n  wire wire33_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:42.9-42.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:45.8-45.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:46.8-46.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:47.10-47.18\" *)\n  output wire4_47;\n  wire wire4_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:49.8-49.14\" *)\n  wire wire51;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:50.8-50.29\" *)\n  wire \\wire5_18_21_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:51.8-51.25\" *)\n  wire wire6_19_22_24_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:53.8-53.16\" *)\n  wire wire8_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:54.8-54.23\" *)\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:55.8-55.27\" *)\n  wire \\wire:missing_14_27 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:58.9-58.28\" *)\n  input \\wire:missing_15_29 ;\n  wire \\wire:missing_15_29 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:60.8-60.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/32F87405.v:66.9-66.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_14 = 1'h0;\n  assign wire18 = 1'h0;\n  assign wire19 = 1'h1;\n  assign wire20_26 = 1'h0;\n  assign wire21 = 1'h0;\n  assign wire23_27 = 1'h0;\n  assign wire24 = 1'hx;\n  assign wire30_47 = 1'hx;\n  assign \\wire31_:missing_48_49  = 1'h0;\n  assign wire33_43 = 1'h0;\n  assign wire44 = 1'h0;\n  assign wire49 = 1'h0;\n  assign wire4_47 = 1'hx;\n  assign wire51 = 1'hx;\n  assign \\wire5_18_21_:missing  = 1'h0;\n  assign wire6_19_22_24_25 = 1'h1;\n  assign wire8_12 = 1'h1;\n  assign \\wire9_:missing  = 1'h1;\n  assign \\wire:missing_14_27  = 1'h0;\n  assign \\wire:missing_20  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:06:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm/src/top.v'.\nSBY  2:06:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] Copy '/tmp/fuzzmount2DDF5D8C/32F87405.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm/src/32F87405.v'.\nSBY  2:06:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] Copy '/tmp/fuzzmount2DDF5D8C/32F87405.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm/src/32F87405.post.v'.\nSBY  2:06:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] engine_0: abc pdr\nSBY  2:06:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:06:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] base: Warning: Wire presynth.\\wire4_47 is used but has no driver.\nSBY  2:06:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] base: Warning: Wire presynth.\\wire30_47 is used but has no driver.\nSBY  2:06:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] base: finished (returncode=0)\nSBY  2:06:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:06:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] aig: Warning: Wire presynth.\\wire4_47 is used but has no driver.\nSBY  2:06:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] aig: Warning: Wire presynth.\\wire30_47 is used but has no driver.\nSBY  2:06:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] aig: finished (returncode=0)\nSBY  2:06:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:06:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:06:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] engine_0: Warning: The network has no constraints.\nSBY  2:06:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:06:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] engine_0: finished (returncode=0)\nSBY  2:06:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] engine_0: Status returned by engine: FAIL\nSBY  2:06:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  2:06:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:06:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:06:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm'.\nSBY  2:06:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpki32vsgm] DONE (FAIL, rc=2)\n", :err ""}}}