Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Nov 17 23:23:11 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-456468492.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.503        0.000                      0                14603        0.031        0.000                      0                14599        0.264        0.000                       0                  4770  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk100                      {0.000 5.000}        10.000          100.000         
  soc_netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk                  {0.000 20.000}       40.000          25.000          
eth_tx_clk                  {0.000 20.000}       40.000          25.000          
sys_clk                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                        3.000        0.000                       0                     2  
  soc_netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_netsoc_pll_clk200           2.856        0.000                      0                   13        0.264        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                       31.944        0.000                      0                  443        0.069        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                       29.983        0.000                      0                  223        0.121        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                           0.503        0.000                      0                13920        0.031        0.000                      0                13920        3.750        0.000                       0                  4415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       soc_netsoc_pll_clk200        3.667        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.461        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.460        0.000                      0                    1                                                                        
                       sys_clk                      2.360        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_eth_clk
  To Clock:  soc_netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_clk200
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.642ns (33.390%)  route 1.281ns (66.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.902     7.623    soc_netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.747 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.127    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.642ns (33.390%)  route 1.281ns (66.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.902     7.623    soc_netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.747 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.127    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.642ns (33.390%)  route 1.281ns (66.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.902     7.623    soc_netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.747 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.127    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.642ns (33.390%)  route 1.281ns (66.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     6.722 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.902     7.623    soc_netsoc_reset_counter[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.747 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.127    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.982    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.419ns (30.759%)  route 0.943ns (69.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.943     7.572    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.419ns (30.759%)  route 0.943ns (69.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.943     7.572    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.419ns (30.759%)  route 0.943ns (69.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.943     7.572    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.419ns (30.759%)  route 0.943ns (69.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.943     7.572    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDSE (Setup_fdse_C_S)       -0.699    10.430    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.430    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.773ns (43.875%)  route 0.989ns (56.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.989     7.671    soc_netsoc_reset_counter[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I0_O)        0.295     7.966 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     7.966    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.180    
                         clock uncertainty           -0.053    11.127    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.077    11.204    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.807ns (53.385%)  route 0.705ns (46.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.478     6.682 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.705     7.386    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.329     7.715 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     7.715    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X64Y26         FDSE (Setup_fdse_C_D)        0.118    11.269    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  3.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 soc_netsoc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     2.021 r  soc_netsoc_ic_reset_reg/Q
                         net (fo=2, routed)           0.175     2.197    soc_netsoc_ic_reset
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.242 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.242    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y25         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.120     1.977    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    soc_netsoc_reset_counter[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.043     2.263 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.263    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    soc_netsoc_reset_counter[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.043     2.263 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.263    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.131     1.989    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    soc_netsoc_reset_counter[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I1_O)        0.045     2.265 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.265    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.121     1.979    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.164     2.022 f  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.220    soc_netsoc_reset_counter[0]
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.265 r  soc_netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.265    soc_netsoc_reset_counter0[0]
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_D)         0.120     1.978    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.121    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.220 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.336    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.121    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.220 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.336    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.121    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.220 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.336    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.247ns (51.700%)  route 0.231ns (48.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.148     2.006 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     2.121    soc_netsoc_reset_counter[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.220 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.336    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X64Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.842    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.128ns (24.892%)  route 0.386ns (75.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.386     2.377    clk200_rst
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDSE (Hold_fdse_C_S)        -0.045     1.826    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.550    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y30     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y30     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y25     soc_netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y25     soc_netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y30     FDPE_2/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_fb
  To Clock:  soc_netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys
  To Clock:  soc_netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x
  To Clock:  soc_netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x_dqs
  To Clock:  soc_netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.944ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 1.556ns (19.433%)  route 6.451ns (80.567%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X33Y6          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDSE (Prop_fdse_C_Q)         0.456     2.023 r  soc_ethmac_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=11, routed)          1.078     3.101    p_14_in
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.153     3.254 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           0.950     4.204    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.327     4.531 r  soc_ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.463     4.994    soc_ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.118 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           1.131     6.249    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.373 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           1.028     7.401    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.525 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.627     8.152    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.174     9.451    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X35Y9          LUT3 (Prop_lut3_I2_O)        0.124     9.575 r  soc_ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     9.575    soc_ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X35Y9          FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.445    41.445    eth_rx_clk
    SLICE_X35Y9          FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X35Y9          FDRE (Setup_fdre_C_D)        0.029    41.518    soc_ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.518    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                 31.944    

Slack (MET) :             32.150ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 1.432ns (18.734%)  route 6.212ns (81.266%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X33Y6          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDSE (Prop_fdse_C_Q)         0.456     2.023 r  soc_ethmac_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=11, routed)          1.078     3.101    p_14_in
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.153     3.254 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           0.950     4.204    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.327     4.531 r  soc_ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.463     4.994    soc_ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.118 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           1.131     6.249    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.373 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           1.028     7.401    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.525 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.627     8.152    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.935     9.211    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X37Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X37Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X37Y8          FDRE (Setup_fdre_C_D)       -0.058    41.361    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.361    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                 32.150    

Slack (MET) :             32.271ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 1.432ns (18.991%)  route 6.108ns (81.009%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X33Y6          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDSE (Prop_fdse_C_Q)         0.456     2.023 r  soc_ethmac_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=11, routed)          1.078     3.101    p_14_in
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.153     3.254 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           0.950     4.204    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.327     4.531 r  soc_ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.463     4.994    soc_ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.118 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           1.131     6.249    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.373 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           1.028     7.401    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.525 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.627     8.152    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.832     9.108    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X39Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X39Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X39Y7          FDRE (Setup_fdre_C_D)       -0.040    41.379    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.379    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                 32.271    

Slack (MET) :             32.311ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 1.432ns (19.091%)  route 6.069ns (80.909%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X33Y6          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDSE (Prop_fdse_C_Q)         0.456     2.023 r  soc_ethmac_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=11, routed)          1.078     3.101    p_14_in
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.153     3.254 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           0.950     4.204    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.327     4.531 r  soc_ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.463     4.994    soc_ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.118 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           1.131     6.249    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.373 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           1.028     7.401    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.525 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.627     8.152    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.792     9.068    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X39Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X39Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X39Y8          FDRE (Setup_fdre_C_D)       -0.040    41.379    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.379    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                 32.311    

Slack (MET) :             32.403ns  (required time - arrival time)
  Source:                 soc_ethmac_crc32_checker_crc_reg_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 1.432ns (19.382%)  route 5.956ns (80.618%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X33Y6          FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDSE (Prop_fdse_C_Q)         0.456     2.023 r  soc_ethmac_crc32_checker_crc_reg_reg[29]/Q
                         net (fo=11, routed)          1.078     3.101    p_14_in
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.153     3.254 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=4, routed)           0.950     4.204    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I4_O)        0.327     4.531 r  soc_ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.463     4.994    soc_ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.118 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           1.131     6.249    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.373 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           1.028     7.401    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124     7.525 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.627     8.152    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.680     8.956    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X39Y5          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X39Y5          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.455    
                         clock uncertainty           -0.035    41.420    
    SLICE_X39Y5          FDRE (Setup_fdre_C_D)       -0.061    41.359    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.359    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                 32.403    

Slack (MET) :             32.821ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 1.690ns (23.934%)  route 5.371ns (76.066%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y4          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.007     2.994    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X37Y4          LUT6 (Prop_lut6_I1_O)        0.297     3.291 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.776     4.067    storage_12_reg_i_8_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.191 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.744     4.935    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.059 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.610     5.669    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y9          LUT4 (Prop_lut4_I3_O)        0.124     5.793 f  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_4/O
                         net (fo=1, routed)           0.667     6.460    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_4_n_0
    SLICE_X32Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.584 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_3/O
                         net (fo=5, routed)           0.754     7.339    soc_ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y11         LUT3 (Prop_lut3_I0_O)        0.150     7.489 r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, routed)           0.812     8.301    soc_ethphy_liteethphymiirx_converter_converter_strobe_all88_out
    SLICE_X31Y9          LUT6 (Prop_lut6_I1_O)        0.328     8.629 r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     8.629    soc_ethphy_liteethphymiirx_converter_converter_strobe_all_i_1_n_0
    SLICE_X31Y9          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X31Y9          FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.007    41.453    
                         clock uncertainty           -0.035    41.418    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)        0.031    41.449    soc_ethphy_liteethphymiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         41.449    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                 32.821    

Slack (MET) :             32.909ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.212ns (17.759%)  route 5.613ns (82.241%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y4          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.007     2.994    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X37Y4          LUT6 (Prop_lut6_I1_O)        0.297     3.291 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.776     4.067    storage_12_reg_i_8_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.191 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.744     4.935    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.059 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.615     5.674    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.798 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.403     7.201    p_400_in
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     7.325 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.067     8.392    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X39Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X39Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.094    41.541    
                         clock uncertainty           -0.035    41.506    
    SLICE_X39Y7          FDRE (Setup_fdre_C_CE)      -0.205    41.301    soc_ethmac_rx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.301    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                 32.909    

Slack (MET) :             32.909ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.212ns (17.759%)  route 5.613ns (82.241%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y4          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.007     2.994    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X37Y4          LUT6 (Prop_lut6_I1_O)        0.297     3.291 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.776     4.067    storage_12_reg_i_8_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.191 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.744     4.935    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.059 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.615     5.674    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.798 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.403     7.201    p_400_in
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     7.325 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.067     8.392    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X39Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X39Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.094    41.541    
                         clock uncertainty           -0.035    41.506    
    SLICE_X39Y7          FDRE (Setup_fdre_C_CE)      -0.205    41.301    soc_ethmac_rx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.301    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                 32.909    

Slack (MET) :             32.909ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.212ns (17.759%)  route 5.613ns (82.241%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y4          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.007     2.994    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X37Y4          LUT6 (Prop_lut6_I1_O)        0.297     3.291 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.776     4.067    storage_12_reg_i_8_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.191 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.744     4.935    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.059 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.615     5.674    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.798 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.403     7.201    p_400_in
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     7.325 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.067     8.392    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X39Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X39Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.094    41.541    
                         clock uncertainty           -0.035    41.506    
    SLICE_X39Y7          FDRE (Setup_fdre_C_CE)      -0.205    41.301    soc_ethmac_rx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.301    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                 32.909    

Slack (MET) :             32.909ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.212ns (17.759%)  route 5.613ns (82.241%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.567     1.567    eth_rx_clk
    SLICE_X36Y4          FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  soc_ethmac_rx_cdc_graycounter0_q_reg[0]/Q
                         net (fo=2, routed)           1.007     2.994    soc_ethmac_rx_cdc_graycounter0_q[0]
    SLICE_X37Y4          LUT6 (Prop_lut6_I1_O)        0.297     3.291 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.776     4.067    storage_12_reg_i_8_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I0_O)        0.124     4.191 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           0.744     4.935    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.124     5.059 r  storage_10_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           0.615     5.674    storage_10_reg_0_7_0_5_i_3_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.798 r  soc_ethmac_crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.403     7.201    p_400_in
    SLICE_X33Y8          LUT3 (Prop_lut3_I0_O)        0.124     7.325 r  soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1/O
                         net (fo=10, routed)          1.067     8.392    soc_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_0
    SLICE_X39Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X39Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.094    41.541    
                         clock uncertainty           -0.035    41.506    
    SLICE_X39Y7          FDRE (Setup_fdre_C_CE)      -0.205    41.301    soc_ethmac_rx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.301    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                 32.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.205%)  route 0.271ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X33Y9          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.976    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.598    
    SLICE_X34Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.907    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.205%)  route 0.271ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X33Y9          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.976    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.598    
    SLICE_X34Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.907    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.205%)  route 0.271ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X33Y9          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.976    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.598    
    SLICE_X34Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.907    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.205%)  route 0.271ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X33Y9          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.976    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.598    
    SLICE_X34Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.907    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.205%)  route 0.271ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X33Y9          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.976    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.598    
    SLICE_X34Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.907    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.205%)  route 0.271ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X33Y9          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.976    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y8          RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.598    
    SLICE_X34Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.907    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.205%)  route 0.271ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X33Y9          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.976    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y8          RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y8          RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.598    
    SLICE_X34Y8          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.907    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.205%)  route 0.271ns (65.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X33Y9          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.271     0.976    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X34Y8          RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y8          RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.598    
    SLICE_X34Y8          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.907    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X33Y9          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.988    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y9          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y9          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.598    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.908    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X33Y9          FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.988    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X34Y9          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.832     0.832    storage_10_reg_0_7_6_7/WCLK
    SLICE_X34Y9          RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.598    
    SLICE_X34Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.908    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X35Y18  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X35Y18  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y8   vns_liteethmaccrc32checker_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y8   vns_liteethmaccrc32checker_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y8   vns_liteethmacpreamblechecker_state_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y5   soc_ethmac_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X32Y6   soc_ethmac_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X30Y4   soc_ethmac_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X31Y6   soc_ethmac_crc32_checker_crc_reg_reg[12]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y9   storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y8   storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.983ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 1.642ns (17.430%)  route 7.778ns (82.570%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.560     1.560    eth_tx_clk
    SLICE_X30Y15         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.972     3.010    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.296     3.306 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.804     4.110    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.234 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.455     4.690    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.124     4.814 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.650     5.464    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.588 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     6.216    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.340 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.115     7.456    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.766     8.345    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.469 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.298     9.767    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.891 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.090    10.981    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                 29.983    

Slack (MET) :             30.099ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 1.642ns (17.648%)  route 7.662ns (82.352%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.560     1.560    eth_tx_clk
    SLICE_X30Y15         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.972     3.010    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.296     3.306 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.804     4.110    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.234 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.455     4.690    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.124     4.814 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.650     5.464    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.588 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     6.216    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.340 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.115     7.456    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.136     8.715    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.839 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.689     9.528    storage_11_reg_i_46_n_0
    SLICE_X30Y15         LUT4 (Prop_lut4_I1_O)        0.124     9.652 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.212    10.865    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 30.099    

Slack (MET) :             30.133ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 1.642ns (17.713%)  route 7.628ns (82.287%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.560     1.560    eth_tx_clk
    SLICE_X30Y15         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.972     3.010    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.296     3.306 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.804     4.110    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.234 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.455     4.690    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.124     4.814 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.650     5.464    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.588 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     6.216    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.340 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.115     7.456    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.766     8.345    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.469 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.147     9.616    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.740 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.090    10.831    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                 30.133    

Slack (MET) :             30.342ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 1.642ns (18.122%)  route 7.419ns (81.878%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.560     1.560    eth_tx_clk
    SLICE_X30Y15         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.972     3.010    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.296     3.306 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.804     4.110    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.234 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.455     4.690    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.124     4.814 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.650     5.464    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.588 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     6.216    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.340 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.115     7.456    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.766     8.345    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.469 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.834     9.304    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X30Y16         LUT2 (Prop_lut2_I1_O)        0.124     9.428 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           1.194    10.621    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                 30.342    

Slack (MET) :             30.519ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 1.642ns (18.481%)  route 7.243ns (81.519%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.560     1.560    eth_tx_clk
    SLICE_X30Y15         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.972     3.010    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.296     3.306 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.804     4.110    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.234 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.455     4.690    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.124     4.814 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.650     5.464    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.588 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     6.216    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.340 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.115     7.456    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.766     8.345    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.469 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.784     9.253    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     9.377 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.068    10.445    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 30.519    

Slack (MET) :             30.702ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 3.768ns (40.722%)  route 5.485ns (59.278%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.603     1.603    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.057 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.158     5.215    soc_ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.339 r  soc_ethmac_crc32_inserter_reg[9]_i_4/O
                         net (fo=1, routed)           1.575     6.914    soc_ethmac_crc32_inserter_reg[9]_i_4_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.152     7.066 r  soc_ethmac_crc32_inserter_reg[9]_i_3/O
                         net (fo=3, routed)           1.157     8.223    soc_ethmac_crc32_inserter_reg[9]_i_3_n_0
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.355     8.578 r  soc_ethmac_crc32_inserter_reg[31]_i_4/O
                         net (fo=12, routed)          0.774     9.352    soc_ethmac_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X29Y23         LUT3 (Prop_lut3_I0_O)        0.357     9.709 r  soc_ethmac_crc32_inserter_reg[12]_i_2/O
                         net (fo=1, routed)           0.821    10.530    soc_ethmac_crc32_inserter_reg[12]_i_2_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I2_O)        0.326    10.856 r  soc_ethmac_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.856    soc_ethmac_crc32_inserter_next_reg[12]
    SLICE_X30Y23         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.433    41.433    eth_tx_clk
    SLICE_X30Y23         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/C
                         clock pessimism              0.079    41.512    
                         clock uncertainty           -0.035    41.477    
    SLICE_X30Y23         FDSE (Setup_fdse_C_D)        0.081    41.558    soc_ethmac_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         41.558    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                 30.702    

Slack (MET) :             30.774ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.629ns  (logic 1.642ns (19.029%)  route 6.987ns (80.971%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.560     1.560    eth_tx_clk
    SLICE_X30Y15         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.972     3.010    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.296     3.306 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.804     4.110    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.234 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.455     4.690    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.124     4.814 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.650     5.464    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.588 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     6.216    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.340 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.115     7.456    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.766     8.345    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.469 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.633     9.102    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y15         LUT3 (Prop_lut3_I1_O)        0.124     9.226 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.963    10.189    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.486    41.486    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.565    
                         clock uncertainty           -0.035    41.530    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.964    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.964    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                 30.774    

Slack (MET) :             30.962ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 1.668ns (19.019%)  route 7.102ns (80.981%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.560     1.560    eth_tx_clk
    SLICE_X30Y15         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.972     3.010    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.296     3.306 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.804     4.110    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.234 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.455     4.690    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.124     4.814 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.650     5.464    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.588 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     6.216    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.340 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.115     7.456    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.136     8.715    soc_ethmac_tx_converter_converter_mux0
    SLICE_X29Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.839 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.805     9.644    storage_11_reg_i_46_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I1_O)        0.150     9.794 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.537    10.331    soc_ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y15         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X30Y15         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.118    41.560    
                         clock uncertainty           -0.035    41.525    
    SLICE_X30Y15         FDRE (Setup_fdre_C_D)       -0.232    41.293    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.293    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                 30.962    

Slack (MET) :             30.985ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 1.642ns (18.527%)  route 7.221ns (81.473%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.560     1.560    eth_tx_clk
    SLICE_X30Y15         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.972     3.010    soc_ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X32Y15         LUT6 (Prop_lut6_I4_O)        0.296     3.306 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.804     4.110    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.234 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.455     4.690    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.124     4.814 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.650     5.464    soc_ethmac_padding_inserter_source_valid
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.124     5.588 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.629     6.216    soc_ethmac_crc32_inserter_source_valid
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     6.340 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           1.115     7.456    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X30Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.766     8.345    soc_ethmac_tx_converter_converter_mux0
    SLICE_X28Y17         LUT3 (Prop_lut3_I2_O)        0.124     8.469 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.298     9.767    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X29Y14         LUT6 (Prop_lut6_I1_O)        0.124     9.891 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.532    10.423    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X29Y14         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    41.445    eth_tx_clk
    SLICE_X29Y14         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X29Y14         FDRE (Setup_fdre_C_D)       -0.081    41.408    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         41.408    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                 30.985    

Slack (MET) :             31.059ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 3.540ns (40.015%)  route 5.307ns (59.985%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.603     1.603    eth_tx_clk
    RAMB36_X0Y3          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.057 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.158     5.215    soc_ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.339 r  soc_ethmac_crc32_inserter_reg[9]_i_4/O
                         net (fo=1, routed)           1.575     6.914    soc_ethmac_crc32_inserter_reg[9]_i_4_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.152     7.066 r  soc_ethmac_crc32_inserter_reg[9]_i_3/O
                         net (fo=3, routed)           1.157     8.223    soc_ethmac_crc32_inserter_reg[9]_i_3_n_0
    SLICE_X30Y21         LUT2 (Prop_lut2_I1_O)        0.355     8.578 r  soc_ethmac_crc32_inserter_reg[31]_i_4/O
                         net (fo=12, routed)          0.774     9.352    soc_ethmac_crc32_inserter_reg[31]_i_4_n_0
    SLICE_X29Y23         LUT5 (Prop_lut5_I1_O)        0.331     9.683 r  soc_ethmac_crc32_inserter_reg[13]_i_2/O
                         net (fo=2, routed)           0.642    10.326    soc_ethmac_crc32_inserter_reg[13]_i_2_n_0
    SLICE_X29Y22         LUT3 (Prop_lut3_I1_O)        0.124    10.450 r  soc_ethmac_crc32_inserter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    10.450    soc_ethmac_crc32_inserter_next_reg[13]
    SLICE_X29Y22         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.436    41.436    eth_tx_clk
    SLICE_X29Y22         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[13]/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X29Y22         FDSE (Setup_fdse_C_D)        0.029    41.509    soc_ethmac_crc32_inserter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         41.509    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                 31.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X31Y15         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X31Y15         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X31Y15         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.076     0.637    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X31Y15         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X31Y15         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X31Y15         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.075     0.636    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X32Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.059     0.760    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X32Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X32Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.076     0.637    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X31Y15         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.757    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X31Y15         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X31Y15         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.071     0.632    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X32Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.058     0.759    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X32Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X32Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.071     0.632    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X32Y15         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.767    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X32Y15         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X32Y15         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.267     0.561    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.075     0.636    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X32Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.065     0.767    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X32Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X32Y14         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.075     0.636    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.187ns (55.113%)  route 0.152ns (44.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X31Y22         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  soc_ethmac_crc32_inserter_reg_reg[22]/Q
                         net (fo=2, routed)           0.152     0.848    p_37_in
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.046     0.894 r  soc_ethmac_crc32_inserter_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.894    soc_ethmac_crc32_inserter_next_reg[30]
    SLICE_X30Y22         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.821     0.821    eth_tx_clk
    SLICE_X30Y22         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[30]/C
                         clock pessimism             -0.253     0.568    
    SLICE_X30Y22         FDSE (Hold_fdse_C_D)         0.131     0.699    soc_ethmac_crc32_inserter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     0.553    eth_tx_clk
    SLICE_X30Y23         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDSE (Prop_fdse_C_Q)         0.148     0.701 r  soc_ethmac_crc32_inserter_reg_reg[4]/Q
                         net (fo=2, routed)           0.073     0.773    p_19_in
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.098     0.871 r  soc_ethmac_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.871    soc_ethmac_crc32_inserter_next_reg[12]
    SLICE_X30Y23         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.819     0.819    eth_tx_clk
    SLICE_X30Y23         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[12]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X30Y23         FDSE (Hold_fdse_C_D)         0.121     0.674    soc_ethmac_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vns_liteethmaccrc32inserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.557     0.557    eth_tx_clk
    SLICE_X30Y19         FDRE                                         r  vns_liteethmaccrc32inserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  vns_liteethmaccrc32inserter_state_reg[0]/Q
                         net (fo=25, routed)          0.106     0.827    vns_liteethmaccrc32inserter_state[0]
    SLICE_X31Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.872 r  soc_ethmac_crc32_inserter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.872    soc_ethmac_crc32_inserter_cnt[0]_i_1_n_0
    SLICE_X31Y19         FDRE                                         r  soc_ethmac_crc32_inserter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.824     0.824    eth_tx_clk
    SLICE_X31Y19         FDRE                                         r  soc_ethmac_crc32_inserter_cnt_reg[0]/C
                         clock pessimism             -0.254     0.570    
    SLICE_X31Y19         FDRE (Hold_fdre_C_D)         0.091     0.661    soc_ethmac_crc32_inserter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y3   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X35Y19  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X35Y19  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y19  vns_liteethmaccrc32inserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y19  vns_liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y20  vns_liteethmacgap_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y19  vns_liteethmacpaddinginserter_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y20  vns_liteethmacpreambleinserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y20  vns_liteethmacpreambleinserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y19  soc_ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X35Y19  FDPE_8/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X35Y19  FDPE_9/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y23  soc_ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y23  soc_ethmac_crc32_inserter_reg_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y23  soc_ethmac_crc32_inserter_reg_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y23  soc_ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y23  soc_ethmac_crc32_inserter_reg_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y23  soc_ethmac_crc32_inserter_reg_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y23  soc_ethmac_crc32_inserter_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y19  soc_ethmac_padding_inserter_counter_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X35Y19  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X35Y19  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X35Y19  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X35Y19  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y19  vns_liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y19  vns_liteethmaccrc32inserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y19  vns_liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y19  vns_liteethmaccrc32inserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y20  vns_liteethmacgap_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y20  vns_liteethmacgap_state_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 2.480ns (27.541%)  route 6.525ns (72.459%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        1.637     1.637    sys_clk
    SLICE_X60Y10         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.518     2.155 r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[10]/Q
                         net (fo=4, routed)           1.034     3.190    p_0_in8_in[3]
    SLICE_X62Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.314 r  soc_netsoc_sdram_bankmachine2_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.314    soc_netsoc_sdram_bankmachine2_twtpcon_ready_i_10_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.864 r  soc_netsoc_sdram_bankmachine2_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.864    soc_netsoc_sdram_bankmachine2_twtpcon_ready_reg_i_6_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.135 f  soc_netsoc_sdram_bankmachine2_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=5, routed)           0.484     4.619    soc_netsoc_sdram_bankmachine2_row_hit
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.373     4.992 r  soc_netsoc_sdram_choose_req_grant[2]_i_22/O
                         net (fo=3, routed)           1.133     6.124    soc_netsoc_sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124     6.248 f  soc_netsoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=11, routed)          0.876     7.124    soc_netsoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.248 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.439     7.687    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.811 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2/O
                         net (fo=9, routed)           0.844     8.655    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.779 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.978     9.756    lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.148     9.904 r  lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.738    10.642    lm32_cpu_n_152
    SLICE_X58Y11         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4416, routed)        1.518    11.518    sys_clk
    SLICE_X58Y11         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.093    11.611    
                         clock uncertainty           -0.057    11.555    
    SLICE_X58Y11         FDRE (Setup_fdre_C_CE)      -0.409    11.146    soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.146    
                         arrival time                         -10.642    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_writer_errors_status_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 0.478ns (5.576%)  route 8.095ns (94.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2295, routed)        8.095    10.204    sys_rst
    SLICE_X41Y14         FDRE                                         r  soc_ethmac_writer_errors_status_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4416, routed)        1.445    11.445    sys_clk
    SLICE_X41Y14         FDRE                                         r  soc_ethmac_writer_errors_status_reg[13]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X41Y14         FDRE (Setup_fdre_C_R)       -0.600    10.868    soc_ethmac_writer_errors_status_reg[13]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_writer_errors_status_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 0.478ns (5.576%)  route 8.095ns (94.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2295, routed)        8.095    10.204    sys_rst
    SLICE_X41Y14         FDRE                                         r  soc_ethmac_writer_errors_status_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4416, routed)        1.445    11.445    sys_clk
    SLICE_X41Y14         FDRE                                         r  soc_ethmac_writer_errors_status_reg[14]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X41Y14         FDRE (Setup_fdre_C_R)       -0.600    10.868    soc_ethmac_writer_errors_status_reg[14]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_writer_errors_status_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 0.478ns (5.576%)  route 8.095ns (94.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2295, routed)        8.095    10.204    sys_rst
    SLICE_X41Y14         FDRE                                         r  soc_ethmac_writer_errors_status_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4416, routed)        1.445    11.445    sys_clk
    SLICE_X41Y14         FDRE                                         r  soc_ethmac_writer_errors_status_reg[15]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X41Y14         FDRE (Setup_fdre_C_R)       -0.600    10.868    soc_ethmac_writer_errors_status_reg[15]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_writer_errors_status_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 0.478ns (5.576%)  route 8.095ns (94.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2295, routed)        8.095    10.204    sys_rst
    SLICE_X41Y14         FDRE                                         r  soc_ethmac_writer_errors_status_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4416, routed)        1.445    11.445    sys_clk
    SLICE_X41Y14         FDRE                                         r  soc_ethmac_writer_errors_status_reg[16]/C
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X41Y14         FDRE (Setup_fdre_C_R)       -0.600    10.868    soc_ethmac_writer_errors_status_reg[16]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter0_q_binary_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 0.478ns (5.661%)  route 7.966ns (94.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2295, routed)        7.966    10.075    sys_rst
    SLICE_X28Y16         FDRE                                         r  soc_ethmac_tx_cdc_graycounter0_q_binary_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4416, routed)        1.443    11.443    sys_clk
    SLICE_X28Y16         FDRE                                         r  soc_ethmac_tx_cdc_graycounter0_q_binary_reg[0]/C
                         clock pessimism              0.007    11.450    
                         clock uncertainty           -0.057    11.394    
    SLICE_X28Y16         FDRE (Setup_fdre_C_R)       -0.600    10.794    soc_ethmac_tx_cdc_graycounter0_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter0_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 0.478ns (5.661%)  route 7.966ns (94.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2295, routed)        7.966    10.075    sys_rst
    SLICE_X28Y16         FDRE                                         r  soc_ethmac_tx_cdc_graycounter0_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4416, routed)        1.443    11.443    sys_clk
    SLICE_X28Y16         FDRE                                         r  soc_ethmac_tx_cdc_graycounter0_q_reg[0]/C
                         clock pessimism              0.007    11.450    
                         clock uncertainty           -0.057    11.394    
    SLICE_X28Y16         FDRE (Setup_fdre_C_R)       -0.600    10.794    soc_ethmac_tx_cdc_graycounter0_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_liteethmacsramreader_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 0.478ns (5.661%)  route 7.966ns (94.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        1.631     1.631    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     2.109 r  FDPE_1/Q
                         net (fo=2295, routed)        7.966    10.075    sys_rst
    SLICE_X28Y16         FDRE                                         r  vns_liteethmacsramreader_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4416, routed)        1.443    11.443    sys_clk
    SLICE_X28Y16         FDRE                                         r  vns_liteethmacsramreader_state_reg[1]/C
                         clock pessimism              0.007    11.450    
                         clock uncertainty           -0.057    11.394    
    SLICE_X28Y16         FDRE (Setup_fdre_C_R)       -0.600    10.794    vns_liteethmacsramreader_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 2.480ns (28.645%)  route 6.178ns (71.355%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        1.637     1.637    sys_clk
    SLICE_X60Y10         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.518     2.155 r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[10]/Q
                         net (fo=4, routed)           1.034     3.190    p_0_in8_in[3]
    SLICE_X62Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.314 r  soc_netsoc_sdram_bankmachine2_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.314    soc_netsoc_sdram_bankmachine2_twtpcon_ready_i_10_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.864 r  soc_netsoc_sdram_bankmachine2_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.864    soc_netsoc_sdram_bankmachine2_twtpcon_ready_reg_i_6_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.135 f  soc_netsoc_sdram_bankmachine2_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=5, routed)           0.484     4.619    soc_netsoc_sdram_bankmachine2_row_hit
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.373     4.992 r  soc_netsoc_sdram_choose_req_grant[2]_i_22/O
                         net (fo=3, routed)           1.133     6.124    soc_netsoc_sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124     6.248 f  soc_netsoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=11, routed)          0.876     7.124    soc_netsoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.248 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.439     7.687    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.811 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2/O
                         net (fo=9, routed)           0.844     8.655    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.779 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.978     9.756    lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.148     9.904 r  lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.391    10.295    lm32_cpu_n_152
    SLICE_X54Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4416, routed)        1.454    11.454    sys_clk
    SLICE_X54Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X54Y8          FDRE (Setup_fdre_C_CE)      -0.373    11.104    soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 2.480ns (28.645%)  route 6.178ns (71.355%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        1.637     1.637    sys_clk
    SLICE_X60Y10         FDRE                                         r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.518     2.155 r  soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_reg[10]/Q
                         net (fo=4, routed)           1.034     3.190    p_0_in8_in[3]
    SLICE_X62Y9          LUT6 (Prop_lut6_I1_O)        0.124     3.314 r  soc_netsoc_sdram_bankmachine2_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.314    soc_netsoc_sdram_bankmachine2_twtpcon_ready_i_10_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.864 r  soc_netsoc_sdram_bankmachine2_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.864    soc_netsoc_sdram_bankmachine2_twtpcon_ready_reg_i_6_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.135 f  soc_netsoc_sdram_bankmachine2_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=5, routed)           0.484     4.619    soc_netsoc_sdram_bankmachine2_row_hit
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.373     4.992 r  soc_netsoc_sdram_choose_req_grant[2]_i_22/O
                         net (fo=3, routed)           1.133     6.124    soc_netsoc_sdram_choose_req_grant[2]_i_22_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124     6.248 f  soc_netsoc_sdram_choose_req_grant[2]_i_8/O
                         net (fo=11, routed)          0.876     7.124    soc_netsoc_sdram_choose_req_grant[2]_i_8_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124     7.248 f  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3/O
                         net (fo=7, routed)           0.439     7.687    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_3_n_0
    SLICE_X58Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.811 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2/O
                         net (fo=9, routed)           0.844     8.655    soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.779 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_i_2/O
                         net (fo=4, routed)           0.978     9.756    lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read
    SLICE_X56Y7          LUT2 (Prop_lut2_I1_O)        0.148     9.904 r  lm32_cpu/load_store_unit/soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.391    10.295    lm32_cpu_n_152
    SLICE_X54Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4416, routed)        1.454    11.454    sys_clk
    SLICE_X54Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X54Y8          FDRE (Setup_fdre_C_CE)      -0.373    11.104    soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  0.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 lm32_cpu/w_result_sel_mul_m_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/w_result_sel_mul_w_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.224%)  route 0.199ns (54.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.556     0.556    lm32_cpu/out
    SLICE_X34Y30         FDRE                                         r  lm32_cpu/w_result_sel_mul_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  lm32_cpu/w_result_sel_mul_m_reg/Q
                         net (fo=1, routed)           0.199     0.918    lm32_cpu/w_result_sel_mul_m_reg_n_0
    SLICE_X39Y29         FDRE                                         r  lm32_cpu/w_result_sel_mul_w_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.823     0.823    lm32_cpu/out
    SLICE_X39Y29         FDRE                                         r  lm32_cpu/w_result_sel_mul_w_reg/C
                         clock pessimism             -0.005     0.818    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.070     0.888    lm32_cpu/w_result_sel_mul_w_reg
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 lm32_cpu/eba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_m_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.989%)  route 0.218ns (51.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.565     0.565    lm32_cpu/out
    SLICE_X30Y44         FDRE                                         r  lm32_cpu/eba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  lm32_cpu/eba_reg[20]/Q
                         net (fo=2, routed)           0.218     0.946    lm32_cpu/mc_arithmetic/eba_reg[31][11]
    SLICE_X38Y43         LUT4 (Prop_lut4_I3_O)        0.045     0.991 r  lm32_cpu/mc_arithmetic/branch_target_m[20]_i_1/O
                         net (fo=1, routed)           0.000     0.991    lm32_cpu/mc_arithmetic_n_14
    SLICE_X38Y43         FDRE                                         r  lm32_cpu/branch_target_m_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.834     0.834    lm32_cpu/out
    SLICE_X38Y43         FDRE                                         r  lm32_cpu/branch_target_m_reg[20]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.121     0.950    lm32_cpu/branch_target_m_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.562     0.562    sys_clk
    SLICE_X43Y12         FDRE                                         r  soc_ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.932    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X42Y12         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.831     0.831    storage_13_reg_0_1_6_11/WCLK
    SLICE_X42Y12         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_13_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.562     0.562    sys_clk
    SLICE_X43Y12         FDRE                                         r  soc_ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.932    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X42Y12         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.831     0.831    storage_13_reg_0_1_6_11/WCLK
    SLICE_X42Y12         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMA_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_13_reg_0_1_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.562     0.562    sys_clk
    SLICE_X43Y12         FDRE                                         r  soc_ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.932    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X42Y12         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.831     0.831    storage_13_reg_0_1_6_11/WCLK
    SLICE_X42Y12         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMB/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_13_reg_0_1_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.562     0.562    sys_clk
    SLICE_X43Y12         FDRE                                         r  soc_ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.932    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X42Y12         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.831     0.831    storage_13_reg_0_1_6_11/WCLK
    SLICE_X42Y12         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMB_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_13_reg_0_1_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.562     0.562    sys_clk
    SLICE_X43Y12         FDRE                                         r  soc_ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.932    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X42Y12         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.831     0.831    storage_13_reg_0_1_6_11/WCLK
    SLICE_X42Y12         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMC/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_13_reg_0_1_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.562     0.562    sys_clk
    SLICE_X43Y12         FDRE                                         r  soc_ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.932    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X42Y12         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.831     0.831    storage_13_reg_0_1_6_11/WCLK
    SLICE_X42Y12         RAMD32                                       r  storage_13_reg_0_1_6_11/RAMC_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_13_reg_0_1_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.562     0.562    sys_clk
    SLICE_X43Y12         FDRE                                         r  soc_ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.932    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X42Y12         RAMS32                                       r  storage_13_reg_0_1_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.831     0.831    storage_13_reg_0_1_6_11/WCLK
    SLICE_X42Y12         RAMS32                                       r  storage_13_reg_0_1_6_11/RAMD/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.885    storage_13_reg_0_1_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_ethmac_writer_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_13_reg_0_1_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.562     0.562    sys_clk
    SLICE_X43Y12         FDRE                                         r  soc_ethmac_writer_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soc_ethmac_writer_fifo_produce_reg/Q
                         net (fo=49, routed)          0.229     0.932    storage_13_reg_0_1_6_11/ADDRD0
    SLICE_X42Y12         RAMS32                                       r  storage_13_reg_0_1_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4416, routed)        0.831     0.831    storage_13_reg_0_1_6_11/WCLK
    SLICE_X42Y12         RAMS32                                       r  storage_13_reg_0_1_6_11/RAMD_D1/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X42Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.885    storage_13_reg_0_1_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y16   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y17   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  memadr_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   mem_grain0_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   mem_grain0_1_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y38  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y33  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y30         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     3.862    clk200_clk
    SLICE_X65Y30         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.862    
                         clock uncertainty           -0.125     3.738    
    SLICE_X65Y30         FDPE (Setup_fdpe_C_D)       -0.005     3.733    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.733    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.667    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.461ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X35Y18         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     2.557    eth_rx_clk
    SLICE_X35Y18         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.557    
                         clock uncertainty           -0.025     2.532    
    SLICE_X35Y18         FDPE (Setup_fdpe_C_D)       -0.005     2.527    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.527    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.461    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.460ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X35Y19         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     2.556    eth_tx_clk
    SLICE_X35Y19         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.556    
                         clock uncertainty           -0.025     2.531    
    SLICE_X35Y19         FDPE (Setup_fdpe_C_D)       -0.005     2.526    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.526    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.460    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.360ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y32         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4416, routed)        0.591     2.591    sys_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.591    
                         clock uncertainty           -0.129     2.461    
    SLICE_X64Y32         FDPE (Setup_fdpe_C_D)       -0.035     2.426    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.426    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.360    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.203 (r) | FAST    |     1.866 (r) | SLOW    | soc_netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.898 (r) | SLOW    |    -0.561 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.212 (r) | SLOW    |    -0.697 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.958 (r) | SLOW    |    -0.599 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.144 (r) | SLOW    |    -0.652 (r) | FAST    |                       |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     5.098 (r) | SLOW    |    -0.955 (r) | FAST    |                       |
sys_clk    | cpu_reset        | FDPE           | -        |     3.299 (r) | SLOW    |    -0.645 (r) | FAST    |                       |
sys_clk    | eth_mdio         | FDRE           | -        |     2.703 (r) | SLOW    |    -0.462 (r) | FAST    |                       |
sys_clk    | serial_rx        | FDRE           | -        |     4.415 (r) | SLOW    |    -1.305 (r) | FAST    |                       |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.411 (r) | SLOW    |    -0.482 (r) | FAST    |                       |
sys_clk    | user_btn0        | FDRE           | -        |     6.712 (r) | SLOW    |    -1.784 (r) | FAST    |                       |
sys_clk    | user_btn1        | FDRE           | -        |     5.781 (r) | SLOW    |    -1.576 (r) | FAST    |                       |
sys_clk    | user_btn2        | FDRE           | -        |     5.645 (r) | SLOW    |    -1.421 (r) | FAST    |                       |
sys_clk    | user_btn3        | FDRE           | -        |     6.221 (r) | SLOW    |    -1.653 (r) | FAST    |                       |
sys_clk    | user_sw0         | FDRE           | -        |     5.138 (r) | SLOW    |    -1.486 (r) | FAST    |                       |
sys_clk    | user_sw1         | FDRE           | -        |     4.627 (r) | SLOW    |    -1.269 (r) | FAST    |                       |
sys_clk    | user_sw2         | FDRE           | -        |     4.340 (r) | SLOW    |    -1.167 (r) | FAST    |                       |
sys_clk    | user_sw3         | FDRE           | -        |     4.951 (r) | SLOW    |    -1.373 (r) | FAST    |                       |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.448 (r) | SLOW    |      3.306 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.105 (r) | SLOW    |      3.183 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.414 (r) | SLOW    |      3.294 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.423 (r) | SLOW    |      3.282 (r) | FAST    |                          |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.691 (r) | SLOW    |      2.895 (r) | FAST    |                          |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.964 (r) | SLOW    |      1.746 (r) | FAST    |                          |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.428 (r) | SLOW    |      1.965 (r) | FAST    |                          |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.421 (r) | SLOW    |      1.958 (r) | FAST    |                          |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.811 (r) | SLOW    |      1.678 (r) | FAST    |                          |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.116 (r) | SLOW    |      1.818 (r) | FAST    |                          |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.571 (r) | SLOW    |      2.040 (r) | FAST    |                          |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.961 (r) | SLOW    |      1.745 (r) | FAST    |                          |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.104 (r) | SLOW    |      1.804 (r) | FAST    |                          |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.673 (r) | SLOW    |      1.654 (r) | FAST    |                          |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.986 (r) | SLOW    |      1.758 (r) | FAST    |                          |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.358 (r) | SLOW    |      1.536 (r) | FAST    |                          |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.813 (r) | SLOW    |      1.704 (r) | FAST    |                          |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.508 (r) | SLOW    |      1.588 (r) | FAST    |                          |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.833 (r) | SLOW    |      1.706 (r) | FAST    |                          |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.208 (r) | SLOW    |      1.471 (r) | FAST    |                          |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.973 (r) | SLOW    |      1.760 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.278 (r) | SLOW    |      1.881 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.371 (r) | SLOW    |      1.486 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.279 (r) | SLOW    |      1.888 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.372 (r) | SLOW    |      1.481 (r) | FAST    |                          |
sys_clk    | eth_mdc          | FDRE           | -     |      9.166 (r) | SLOW    |      2.954 (r) | FAST    |                          |
sys_clk    | eth_mdio         | FDSE           | -     |      9.113 (r) | SLOW    |      2.785 (r) | FAST    |                          |
sys_clk    | eth_rst_n        | FDRE           | -     |     11.225 (r) | SLOW    |      3.298 (r) | FAST    |                          |
sys_clk    | serial_tx        | FDSE           | -     |     10.861 (r) | SLOW    |      3.791 (r) | FAST    |                          |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.887 (r) | SLOW    |      3.303 (r) | FAST    |                          |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.269 (r) | SLOW    |      3.285 (r) | FAST    |                          |
sys_clk    | user_led0        | FDRE           | -     |      7.862 (r) | SLOW    |      2.409 (r) | FAST    |                          |
sys_clk    | user_led1        | FDRE           | -     |      7.851 (r) | SLOW    |      2.382 (r) | FAST    |                          |
sys_clk    | user_led2        | FDRE           | -     |     10.081 (r) | SLOW    |      3.503 (r) | FAST    |                          |
sys_clk    | user_led3        | FDRE           | -     |      9.889 (r) | SLOW    |      3.417 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.144 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.056 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.731 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.017 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.870 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.920 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.954 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.497 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.651 ns
Ideal Clock Offset to Actual Clock: -1.887 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.898 (r) | SLOW    | -0.561 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.212 (r) | SLOW    | -0.697 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.958 (r) | SLOW    | -0.599 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.144 (r) | SLOW    | -0.652 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.212 (r) | SLOW    | -0.561 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.362 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.964 (r) | SLOW    |   1.746 (r) | FAST    |    0.756 |
ddram_dq[1]        |   7.428 (r) | SLOW    |   1.965 (r) | FAST    |    1.220 |
ddram_dq[2]        |   7.421 (r) | SLOW    |   1.958 (r) | FAST    |    1.212 |
ddram_dq[3]        |   6.811 (r) | SLOW    |   1.678 (r) | FAST    |    0.603 |
ddram_dq[4]        |   7.116 (r) | SLOW    |   1.818 (r) | FAST    |    0.908 |
ddram_dq[5]        |   7.571 (r) | SLOW    |   2.040 (r) | FAST    |    1.362 |
ddram_dq[6]        |   6.961 (r) | SLOW    |   1.745 (r) | FAST    |    0.753 |
ddram_dq[7]        |   7.104 (r) | SLOW    |   1.804 (r) | FAST    |    0.895 |
ddram_dq[8]        |   6.673 (r) | SLOW    |   1.654 (r) | FAST    |    0.465 |
ddram_dq[9]        |   6.986 (r) | SLOW    |   1.758 (r) | FAST    |    0.778 |
ddram_dq[10]       |   6.358 (r) | SLOW    |   1.536 (r) | FAST    |    0.150 |
ddram_dq[11]       |   6.813 (r) | SLOW    |   1.704 (r) | FAST    |    0.605 |
ddram_dq[12]       |   6.508 (r) | SLOW    |   1.588 (r) | FAST    |    0.300 |
ddram_dq[13]       |   6.833 (r) | SLOW    |   1.706 (r) | FAST    |    0.625 |
ddram_dq[14]       |   6.208 (r) | SLOW    |   1.471 (r) | FAST    |    0.000 |
ddram_dq[15]       |   6.973 (r) | SLOW    |   1.760 (r) | FAST    |    0.765 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.571 (r) | SLOW    |   1.471 (r) | FAST    |    1.362 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.908 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.278 (r) | SLOW    |   1.881 (r) | FAST    |    0.907 |
ddram_dqs_n[1]     |   6.371 (r) | SLOW    |   1.486 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.279 (r) | SLOW    |   1.888 (r) | FAST    |    0.908 |
ddram_dqs_p[1]     |   6.372 (r) | SLOW    |   1.481 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.279 (r) | SLOW    |   1.481 (r) | FAST    |    0.908 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.343 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.448 (r) | SLOW    |   3.306 (r) | FAST    |    0.343 |
eth_tx_data[1]     |   9.105 (r) | SLOW    |   3.183 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   9.414 (r) | SLOW    |   3.294 (r) | FAST    |    0.308 |
eth_tx_data[3]     |   9.423 (r) | SLOW    |   3.282 (r) | FAST    |    0.318 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.448 (r) | SLOW    |   3.183 (r) | FAST    |    0.343 |
-------------------+-------------+---------+-------------+---------+----------+




