{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432639380775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432639380775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 26 12:23:00 2015 " "Processing started: Tue May 26 12:23:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432639380775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432639380775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RandomGeneratorDemo -c RandomGeneratorDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off RandomGeneratorDemo -c RandomGeneratorDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432639380775 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1432639381416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDivider-Behavioral " "Found design unit 1: FreqDivider-Behavioral" {  } { { "FreqDivider.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/FreqDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381822 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/FreqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432639381822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregistern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregistern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegisterN-Behavioral " "Found design unit 1: ShiftRegisterN-Behavioral" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/ShiftRegisterN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381822 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterN " "Found entity 1: ShiftRegisterN" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/ShiftRegisterN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432639381822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomgenerator_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomgenerator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomGenerator_Tb-Stimulus " "Found design unit 1: RandomGenerator_Tb-Stimulus" {  } { { "RandomGenerator_Tb.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/RandomGenerator_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381838 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomGenerator_Tb " "Found entity 1: RandomGenerator_Tb" {  } { { "RandomGenerator_Tb.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/RandomGenerator_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432639381838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomgeneratordemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomgeneratordemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomGeneratorDemo-Shell " "Found design unit 1: RandomGeneratorDemo-Shell" {  } { { "RandomGeneratorDemo.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/RandomGeneratorDemo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381838 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomGeneratorDemo " "Found entity 1: RandomGeneratorDemo" {  } { { "RandomGeneratorDemo.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/RandomGeneratorDemo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432639381838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomGenerator-Shell " "Found design unit 1: RandomGenerator-Shell" {  } { { "RandomGenerator.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/RandomGenerator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381838 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomGenerator " "Found entity 1: RandomGenerator" {  } { { "RandomGenerator.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/RandomGenerator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432639381838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_random_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pseudo_random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_random_generator-v1 " "Found design unit 1: pseudo_random_generator-v1" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/pseudo_random_generator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381854 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_random_generator " "Found entity 1: pseudo_random_generator" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/pseudo_random_generator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432639381854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkrangen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checkrangen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CheckRangeN-Behavioral " "Found design unit 1: CheckRangeN-Behavioral" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381854 ""} { "Info" "ISGN_ENTITY_NAME" "1 CheckRangeN " "Found entity 1: CheckRangeN" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432639381854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432639381854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RandomGeneratorDemo " "Elaborating entity \"RandomGeneratorDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432639381900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FreqDivider FreqDivider:clkdivider_50000hz A:behavioral " "Elaborating entity \"FreqDivider\" using architecture \"A:behavioral\" for hierarchy \"FreqDivider:clkdivider_50000hz\"" {  } { { "RandomGeneratorDemo.vhd" "clkdivider_50000hz" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/RandomGeneratorDemo.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432639381900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RandomGenerator RandomGenerator:rnd_generator A:shell " "Elaborating entity \"RandomGenerator\" using architecture \"A:shell\" for hierarchy \"RandomGenerator:rnd_generator\"" {  } { { "RandomGeneratorDemo.vhd" "rnd_generator" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/RandomGeneratorDemo.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432639381900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pseudo_random_generator RandomGenerator:rnd_generator\|pseudo_random_generator:rnd_gen A:v1 " "Elaborating entity \"pseudo_random_generator\" using architecture \"A:v1\" for hierarchy \"RandomGenerator:rnd_generator\|pseudo_random_generator:rnd_gen\"" {  } { { "RandomGenerator.vhd" "rnd_gen" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/RandomGenerator.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432639381916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ShiftRegisterN RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg A:behavioral " "Elaborating entity \"ShiftRegisterN\" using architecture \"A:behavioral\" for hierarchy \"RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\"" {  } { { "RandomGenerator.vhd" "shiftreg" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/RandomGenerator.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432639381916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CheckRangeN RandomGenerator:rnd_generator\|CheckRangeN:checkrng A:behavioral " "Elaborating entity \"CheckRangeN\" using architecture \"A:behavioral\" for hierarchy \"RandomGenerator:rnd_generator\|CheckRangeN:checkrng\"" {  } { { "RandomGenerator.vhd" "checkrng" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/RandomGenerator.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432639381916 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut CheckRangeN.vhd(14) " "VHDL Process Statement warning at CheckRangeN.vhd(14): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1432639381916 "|RandomGeneratorDemo|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] CheckRangeN.vhd(14) " "Inferred latch for \"dataOut\[0\]\" at CheckRangeN.vhd(14)" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432639381916 "|RandomGeneratorDemo|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] CheckRangeN.vhd(14) " "Inferred latch for \"dataOut\[1\]\" at CheckRangeN.vhd(14)" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432639381916 "|RandomGeneratorDemo|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] CheckRangeN.vhd(14) " "Inferred latch for \"dataOut\[2\]\" at CheckRangeN.vhd(14)" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432639381916 "|RandomGeneratorDemo|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] CheckRangeN.vhd(14) " "Inferred latch for \"dataOut\[3\]\" at CheckRangeN.vhd(14)" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432639381916 "|RandomGeneratorDemo|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] CheckRangeN.vhd(14) " "Inferred latch for \"dataOut\[4\]\" at CheckRangeN.vhd(14)" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432639381916 "|RandomGeneratorDemo|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] CheckRangeN.vhd(14) " "Inferred latch for \"dataOut\[5\]\" at CheckRangeN.vhd(14)" {  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432639381916 "|RandomGeneratorDemo|RandomGenerator:rnd_generator|CheckRangeN:checkrng"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RandomGenerator:rnd_generator\|CheckRangeN:checkrng\|dataOut\[0\] " "Latch RandomGenerator:rnd_generator\|CheckRangeN:checkrng\|dataOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\|dataOut\[0\] " "Ports D and ENA on the latch are fed by the same signal RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\|dataOut\[0\]" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/ShiftRegisterN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432639382463 ""}  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432639382463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RandomGenerator:rnd_generator\|CheckRangeN:checkrng\|dataOut\[1\] " "Latch RandomGenerator:rnd_generator\|CheckRangeN:checkrng\|dataOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\|dataOut\[1\] " "Ports D and ENA on the latch are fed by the same signal RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\|dataOut\[1\]" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/ShiftRegisterN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432639382463 ""}  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432639382463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RandomGenerator:rnd_generator\|CheckRangeN:checkrng\|dataOut\[2\] " "Latch RandomGenerator:rnd_generator\|CheckRangeN:checkrng\|dataOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\|dataOut\[2\] " "Ports D and ENA on the latch are fed by the same signal RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\|dataOut\[2\]" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/ShiftRegisterN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432639382463 ""}  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432639382463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RandomGenerator:rnd_generator\|CheckRangeN:checkrng\|dataOut\[3\] " "Latch RandomGenerator:rnd_generator\|CheckRangeN:checkrng\|dataOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\|dataOut\[3\] " "Ports D and ENA on the latch are fed by the same signal RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\|dataOut\[3\]" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/ShiftRegisterN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432639382463 ""}  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432639382463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RandomGenerator:rnd_generator\|CheckRangeN:checkrng\|dataOut\[4\] " "Latch RandomGenerator:rnd_generator\|CheckRangeN:checkrng\|dataOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\|dataOut\[4\] " "Ports D and ENA on the latch are fed by the same signal RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\|dataOut\[4\]" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/ShiftRegisterN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432639382463 ""}  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432639382463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RandomGenerator:rnd_generator\|CheckRangeN:checkrng\|dataOut\[5\] " "Latch RandomGenerator:rnd_generator\|CheckRangeN:checkrng\|dataOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\|dataOut\[5\] " "Ports D and ENA on the latch are fed by the same signal RandomGenerator:rnd_generator\|ShiftRegisterN:shiftreg\|dataOut\[5\]" {  } { { "ShiftRegisterN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/ShiftRegisterN.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1432639382463 ""}  } { { "CheckRangeN.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/CheckRangeN.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1432639382463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1432639382682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432639383067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432639383067 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "RandomGeneratorDemo.vhd" "" { Text "C:/VHDL/projeto/reactiontime/Code/RandomGenerator/RandomGeneratorDemo.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432639383245 "|RandomGeneratorDemo|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1432639383245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "254 " "Implemented 254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432639383245 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432639383245 ""} { "Info" "ICUT_CUT_TM_LCELLS" "244 " "Implemented 244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1432639383245 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432639383245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432639383260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 26 12:23:03 2015 " "Processing ended: Tue May 26 12:23:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432639383260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432639383260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432639383260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432639383260 ""}
