# ç¬¬ä¸ƒè®² ç®€å•ç»„åˆé€»è¾‘--è¯‘ç å™¨  
## ç†è®ºå­¦ä¹   
- è¯‘ç ï¼šè¯‘ç æ˜¯ç¼–ç çš„é€†è¿‡ç¨‹ã€‚  
- è¯‘ç å™¨å¯ä»¥å°†è¾“å…¥äºŒè¿›åˆ¶ä»£ç çš„çŠ¶æ€ç¿»è¯‘æˆè¾“å‡ºä¿¡å·ï¼Œä»¥è¡¨ç¤ºå…¶åŸæ¥çš„å«ä¹‰ã€‚  
- è¯‘ç å™¨æœ‰å¤šä¸ªè¾“å…¥ï¼Œå¤šä¸ªè¾“å‡ºï¼Œå¯ä»¥åˆ†ä¸ºå˜é‡è¯‘ç å’Œæ˜¾ç¤ºè¯‘ç ä¸¤ç±»  
- ä¸€èˆ¬ç”¨äºé©±åŠ¨LEDæˆ–LCD  
## å®æˆ˜æ¼”ç»ƒï¼š3-8è¯‘ç å™¨  
- ç›®æ ‡ï¼šå¯¹äºä¸€ä¸ªdecoderï¼Œæœ‰ä¸‰ä¸ªè¾“å…¥ï¼Œä¸€ä¸ªå…«ä½å®½çš„è¾“å‡ºã€‚è¦ä½¿å¾—å¯¹äºè¾“å…¥æ‰€ç»„æˆçš„æ¯ä¸€ç§çŠ¶æ€ï¼Œè¾“å‡ºéƒ½æœ‰ä¸€ä¸ªä½ä¸º1ï¼Œä¸å…¶å¯¹åº”ã€‚  
- ç¤ºæ„å›¾å’Œæ³¢å½¢å›¾  
![](./res/0924_1.png)  
- ä»£ç ï¼š  

å®ç°1ï¼š
```Verilog
module decoder(
    input   wire            in_1,
    input   wire            in_2,
    input   wire            in_3,
    output  reg     [7:0]   out
);
always@(*)
    //ç”¨if...else if...elseå®ç°ï¼Œè¿™é‡Œçœç•¥
endmodule
```
![](./res/0924_2.png)
å®ç°2ï¼š
```Verilog
module decoder(
    input   wire            in_1,
    input   wire            in_2,
    input   wire            in_3,
    output  reg     [7:0]   out
);
always@(*)
    case({in_1,in_2,in_3})//ç”¨caseå®ç°,ç±»ä¼¼Cçš„switch
        3'b000	:out = 8'b0000_0001;
        3'b001	:out = 8'b0000_0010;
        3'b010	:out = 8'b0000_0100;
        3'b011	:out = 8'b0000_1000;
        3'b100	:out = 8'b0001_0000;
        3'b101	:out = 8'b0010_0000;
        3'b110	:out = 8'b0100_0000;
        3'b111	:out = 8'b1000_0000;
        default:out = 8'b0000_0000;
    endcase
endmodule
```
![](./res/0924_3.png)  
- å¯ä»¥çœ‹å‡ºï¼Œä½¿ç”¨if...else...è¯­å¥å¾—åˆ°äº†ä¸€ä¸ªè¾ƒä¸ºå¤æ‚çš„ç”µè·¯ï¼›ä½¿ç”¨caseè¯­å¥å®ç°ï¼Œæ•´ä¸ªé¡¹ç›®è¢«æ•´åˆæˆäº†ä¸€ä¸ª"decoder"ã€‚å¯èƒ½æ˜¯å› ä¸ºAlteraå®¶çš„æ¿å­æœ‰ç°æˆçš„æ‰“åŒ…å¥½çš„decoderï¼Œæ‰€ä»¥å¯ä»¥è¿™ä¹ˆæï¼Ÿ  
- è¾“å‡ºç»“æœï¼ˆä»…å±•ç¤ºç»ˆç«¯çš„è¾“å‡ºç»“æœï¼‰
```Transcript
# @time    0ns:in_1=0,in_2=0,in_3=0,out=00000001
# @time   10ns:in_1=0,in_2=1,in_3=1,out=00001000
# @time   20ns:in_1=1,in_2=1,in_3=1,out=10000000
# @time   30ns:in_1=1,in_2=0,in_3=1,out=00100000
# @time   60ns:in_1=0,in_2=1,in_3=0,out=00000100
# @time   70ns:in_1=1,in_2=1,in_3=0,out=01000000
# @time   80ns:in_1=1,in_2=0,in_3=0,out=00010000
# @time   90ns:in_1=0,in_2=1,in_3=0,out=00000100
```  
å¯ä»¥çœ‹å‡ºï¼Œè¯‘ç å™¨åŠŸèƒ½æ­£å¸¸ã€‚  
# ç¬¬å…«è®² åŠåŠ å™¨  
## åŠåŠ å™¨  
-åŠ æ³•å™¨åˆ†ä¸º __åŠåŠ å™¨__ å’Œå…¨åŠ å™¨ã€‚  
- åŠåŠ å¯ä»¥æ¥å—ä¸¤ä¸ªä¸€ä½çš„äºŒè¿›åˆ¶æ•°çš„è¾“å…¥ï¼Œå°†å®ƒä»¬åŠ å’Œï¼Œè¾“å‡ºä¸€ä¸ªä¸ªä½ï¼Œè¾“å‡ºä¸€ä¸ªè¿›ä½ã€‚
- ç¤ºæ„å›¾å’Œæ³¢å½¢å›¾ç»˜åˆ¶
![](./res/0924_4.png)  
- ä»£ç ç¼–å†™  
```Verilog
module half_adder(
    input   wire in_1,
    input   wire in_2,
    
    output  wire count,
    output  wire sum
);

assign {count,sum} = in_1+in_2;
//å°†in_1å’Œin_2ç›¸åŠ ï¼Œç»“æœæ”¾åœ¨ç”±countå’Œsumè¿æ¥å½¢æˆçš„å˜é‡ä¸­
endmodule
```  
- ä»¿çœŸæ–‡ä»¶ç¼–å†™
```Verilog
`timescale 1ns/1ns
module tb_half_adder();

reg     in_1;
reg     in_2;

wire    sum;
wire    count;

initial
    begin
        in_1    <=  1'b0;
        in_2    <=  1'b0;
    end
    
always #10 in_1 <= {$random}%2;
always #10 in_2 <= {$random}%2;

initial
    begin
        $timeformat(-9,0,"ns",6);
        $monitor("@time %t:in_1=%b,in_2=%b,count=%b,sum=%b",$time,in_1,in_2,count,sum);
    end


half_adder half_adder_inst(
    .in_1   (in_1),
    .in_2   (in_2),

    .count  (count),
    .sum    (sum)
);

endmodule
```  

# å±‚æ¬¡åŒ–è®¾è®¡æ€æƒ³ 
## ç†è®ºå­¦ä¹ 
- åˆ†ç±»ï¼šè‡ªåº•å‘ä¸Šå’Œè‡ªé¡¶å‘ä¸‹  
- è‡ªåº•å‘ä¸Šï¼šç”±åŸºæœ¬å•å…ƒæ„å»ºé«˜å±‚å•å…ƒï¼Œç›´è‡³æ„æˆç³»ç»Ÿã€‚  
- è‡ªä¸Šè€Œä¸‹ï¼šå°†ç³»ç»Ÿä¸æ–­å‘ä¸‹åˆ’åˆ†ï¼Œç›´åˆ°åˆ’åˆ†å‡ºæ¥çš„å•å…ƒå¯ä»¥ç”¨EDAå…ƒä»¶åº“æ€»çš„åŸä»¶å®ç°ä¸ºæ­¢ğŸ“ã€‚  
- ä¸€èˆ¬ä¸¤ç§æ–¹æ³•æ˜¯æ··åˆä½¿ç”¨çš„ã€‚