-- $RCSfile: c_shift_ram_v11_0.vhd,v $ $Revision: 1.6 $ $Date: 2010/09/08 11:23:24 $
--
--  (c) Copyright 1995-2009 Xilinx, Inc. All rights reserved.
--
--  This file contains confidential and proprietary information
--  of Xilinx, Inc. and is protected under U.S. and
--  international copyright and other intellectual property
--  laws.
--
--  DISCLAIMER
--  This disclaimer is not a license and does not grant any
--  rights to the materials distributed herewith. Except as
--  otherwise provided in a valid license issued to you by
--  Xilinx, and to the maximum extent permitted by applicable
--  law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
--  WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
--  AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
--  BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
--  INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
--  (2) Xilinx shall not be liable (whether in contract or tort,
--  including negligence, or under any other theory of
--  liability) for any loss or damage of any kind or nature
--  related to, arising under or in connection with these
--  materials, including for any direct, or any indirect,
--  special, incidental, or consequential loss or damage
--  (including loss of data, profits, goodwill, or any type of
--  loss or damage suffered as a result of any action brought
--  by a third party) even if such damage or loss was
--  reasonably foreseeable or Xilinx had been advised of the
--  possibility of the same.
--
--  CRITICAL APPLICATIONS
--  Xilinx products are not designed or intended to be fail-
--  safe, or for use in any application requiring fail-safe
--  performance, such as life-support or safety devices or
--  systems, Class III medical devices, nuclear facilities,
--  applications related to the deployment of airbags, or any
--  other applications that could lead to death, personal
--  injury, or severe property or environmental damage
--  (individually and collectively, "Critical
--  Applications"). Customer assumes the sole risk and
--  liability of any use of Xilinx products in Critical
--  Applications, subject only to applicable laws and
--  regulations governing limitations on product liability.
--
--  THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
--  PART OF THIS FILE AT ALL TIMES. 
--
-------------------------------------------------------------------------------
-- Behavioural Model
-------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

library xilinxcorelib;
use xilinxcorelib.bip_utils_pkg_v2_0.all;
use xilinxcorelib.c_shift_ram_v11_0_pkg.all;

--core_if on entity c_shift_ram_v11_0
  entity c_shift_ram_v11_0 is
    generic (
      C_XDEVICEFAMILY      : string  := "no_family"; 
      C_VERBOSITY          : integer := 0;  --0 = Errors 1 = +Warnings, 2 = +Notes and tips
      C_WIDTH              : integer := 16;  -- default is 16
      C_DEPTH              : integer := 16;  -- srl16 depth (default = 16 = 1x srl16) 
      C_ADDR_WIDTH         : integer := 4;  -- dependent on c_width value specified
      C_SHIFT_TYPE         : integer := 0; --  -- 0=fixed, 1=lossless
      C_OPT_GOAL           : integer := 0;  -- 0=area, 1=speed
      C_AINIT_VAL          : string  := "0000000000000000";  -- applies only to registered output
      C_SINIT_VAL          : string  := "0000000000000000";  -- applies only to registered output    
      C_DEFAULT_DATA       : string  := "0000000000000000";  -- no init details, use this val
      C_HAS_A              : integer := 0;  -- address bus only exists for var length
      C_HAS_CE             : integer := 0;
      C_REG_LAST_BIT       : integer := 0;  -- register last output bit (with ff)
      C_SYNC_PRIORITY      : integer := 1;  -- applies only to registered output
      C_SYNC_ENABLE        : integer := 0;  -- applies only to registered output
      C_HAS_SCLR           : integer := 0;  -- applies only to registered output
      C_HAS_SSET           : integer := 0;  -- applies only to registered output
      C_HAS_SINIT          : integer := 0;  -- applies only to registered output
      C_MEM_INIT_FILE      : string  := "init.mif";
      C_ELABORATION_DIR    : string  := "./";
      C_READ_MIF           : integer := 0;
      C_PARSER_TYPE        : integer := 0   -- 0:Verific, 1:Classic Parser
      );
    port (
      A     : in  std_logic_vector(c_addr_width-1 downto 0) := (others => '0');
      D     : in  std_logic_vector(c_width-1 downto 0) := (others => '0');
      CLK   : in  std_logic := '0';
      CE    : in  std_logic := '1';
      SCLR  : in  std_logic := '0';
      SSET  : in  std_logic := '0';
      SINIT : in  std_logic := '0';
      Q     : out std_logic_vector(c_width-1 downto 0) := (others => '0')
      );
--core_if off
end c_shift_ram_v11_0;


architecture behavioral of c_shift_ram_v11_0 is

  component c_shift_ram_v11_0_legacy 
    generic (
      c_xdevicefamily      : string  := "virtex2";
      c_verbosity          : integer := 0;
      c_width              : integer := 16;  -- Default is 16
      c_depth              : integer := 16;  -- Delay line depth (default = 16 = 1x SRL16/SRL32)
      c_addr_width         : integer := 4;  -- Dependent on c_width value specified
      c_shift_type         : integer := 0;  -- 0=fixed, 1=lossless
      c_opt_goal           : integer := 0;  -- 0=area, 1=speed
      c_ainit_val          : string  := "0000000000000000";  -- Applies only to registered output
      c_sinit_val          : string  := "0000000000000000";  -- Applies only to registered output
      c_default_data       : string  := "0000000000000000";  -- If no (MIF) init details, use this val
      c_default_data_radix : integer := 1;  -- 0=no init values, 1=hex ,2=bin, 3=dec
      c_has_a              : integer := 0;  -- Address bus only exists for var length
      c_has_ce             : integer := 0;
      c_reg_last_bit       : integer := 1;  -- Register last output bit (with FF)
      c_sync_priority      : integer := 1;  -- Applies only to registered output
      c_sync_enable        : integer := 0;  -- Applies only to registered output
      c_has_aclr           : integer := 0;  -- Applies only to registered output
      c_has_aset           : integer := 0;  -- Applies only to registered output
      c_has_ainit          : integer := 0;  -- Applies only to registered output
      c_has_sclr           : integer := 0;  -- Applies only to registered output
      c_has_sset           : integer := 0;  -- Applies only to registered output
      c_has_sinit          : integer := 0;  -- Applies only to registered output
      c_mem_init_file      : string  := "init.mif";
      c_elaboration_dir    : string  := "./";
      c_mem_init_radix     : integer := 1;  -- for backwards compatibility
      c_generate_mif       : integer := 0;  -- Unused by the behavioural model
      c_read_mif           : integer := 0;  -- Redundant in VHDL core
      c_enable_rlocs       : integer := 0  -- Not used with VHDL core
      );
  
    port (
      a     : in  std_logic_vector(c_addr_width-1 downto 0) := (others => '0');
      d     : in  std_logic_vector(c_width-1 downto 0)      := (others => '0');
      clk   : in  std_logic                                 := '0';
      ce    : in  std_logic                                 := '1';
      aclr  : in  std_logic                                 := '0';
      aset  : in  std_logic                                 := '0';
      ainit : in  std_logic                                 := '0';
      sclr  : in  std_logic                                 := '0';
      sset  : in  std_logic                                 := '0';
      sinit : in  std_logic                                 := '0';
      q     : out std_logic_vector(c_width-1 downto 0)
      );
  end component;


begin
  -- Direct instantiation will not work with get_model
  --i_bb_inst : entity xilinxcorelib.c_shift_ram_v11_0_legacy(behavioral)
  i_bb_inst : c_shift_ram_v11_0_legacy
    generic map(
      C_XDEVICEFAMILY      => C_XDEVICEFAMILY,
      C_VERBOSITY          => C_VERBOSITY,
      C_WIDTH              => C_WIDTH,
      C_DEPTH              => C_DEPTH,
      C_ADDR_WIDTH         => C_ADDR_WIDTH,
      C_SHIFT_TYPE         => C_SHIFT_TYPE,
      C_OPT_GOAL           => C_OPT_GOAL,
      C_AINIT_VAL          => C_AINIT_VAL,
      C_SINIT_VAL          => C_SINIT_VAL,
      C_DEFAULT_DATA       => C_DEFAULT_DATA,
      C_DEFAULT_DATA_RADIX => 1,
      C_HAS_A              => C_HAS_A,
      C_HAS_CE             => C_HAS_CE,
      C_REG_LAST_BIT       => C_REG_LAST_BIT,
      C_SYNC_PRIORITY      => C_SYNC_PRIORITY,
      C_SYNC_ENABLE        => C_SYNC_ENABLE,
      C_HAS_SCLR           => C_HAS_SCLR,
      C_HAS_SSET           => C_HAS_SSET,
      C_HAS_SINIT          => C_HAS_SINIT,
      C_MEM_INIT_FILE      => C_MEM_INIT_FILE,
      C_ELABORATION_DIR    => C_ELABORATION_DIR,
      C_MEM_INIT_RADIX     => 1,
      C_GENERATE_MIF       => 0,
      C_READ_MIF           => C_READ_MIF
      )
    port map(
      A                    => A,
      D                    => D,
      CLK                  => CLK,
      CE                   => CE,
      SCLR                 => SCLR,
      SSET                 => SSET,
      SINIT                => SINIT,
      Q                    => Q
      );

END behavioral;

