// Seed: 3685376192
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    output reg id_4,
    input id_5,
    output id_6,
    input id_7
);
  always @(posedge (1)) if (1'b0 == 1'b0 || id_0) id_4 <= #id_5 1;
endmodule
