<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu19eg-ffvc1760-2-i</Part>
        <TopModelName>bfs</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.418</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <loop_queue>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>256</max>
                    </range>
                </TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <loop_neighbors>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <PipelineII>3</PipelineII>
                    <PipelineDepth>5</PipelineDepth>
                </loop_neighbors>
            </loop_queue>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1</BRAM_18K>
            <FF>500</FF>
            <LUT>1609</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1968</BRAM_18K>
            <DSP>1968</DSP>
            <FF>1045440</FF>
            <LUT>522720</LUT>
            <URAM>128</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>bfs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>bfs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>bfs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>bfs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>bfs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>bfs</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>nodes_address0</name>
            <Object>nodes</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>nodes_ce0</name>
            <Object>nodes</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>nodes_q0</name>
            <Object>nodes</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>nodes_address1</name>
            <Object>nodes</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>nodes_ce1</name>
            <Object>nodes</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>nodes_q1</name>
            <Object>nodes</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>edges_address0</name>
            <Object>edges</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>edges_ce0</name>
            <Object>edges</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>edges_q0</name>
            <Object>edges</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>starting_node</name>
            <Object>starting_node</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_address0</name>
            <Object>level</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_ce0</name>
            <Object>level</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_we0</name>
            <Object>level</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_d0</name>
            <Object>level</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_q0</name>
            <Object>level</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_counts_address0</name>
            <Object>level_counts</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_counts_ce0</name>
            <Object>level_counts</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_counts_we0</name>
            <Object>level_counts</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_counts_d0</name>
            <Object>level_counts</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>level_counts_q0</name>
            <Object>level_counts</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>checkdata_address0</name>
            <Object>checkdata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>21</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>checkdata_ce0</name>
            <Object>checkdata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>checkdata_we0</name>
            <Object>checkdata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>checkdata_d0</name>
            <Object>checkdata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>checkdata_address1</name>
            <Object>checkdata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>21</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>checkdata_ce1</name>
            <Object>checkdata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>checkdata_we1</name>
            <Object>checkdata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>checkdata_d1</name>
            <Object>checkdata</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hercules_buffer_size</name>
            <Object>hercules_buffer_size</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hercules_buffer_size_ap_vld</name>
            <Object>hercules_buffer_size</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>bfs</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>bfs</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.418</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_queue>
                        <Name>loop_queue</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>256</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <loop_neighbors>
                            <Name>loop_neighbors</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>5</PipelineDepth>
                        </loop_neighbors>
                    </loop_queue>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>1968</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>500</FF>
                    <AVAIL_FF>1045440</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1609</LUT>
                    <AVAIL_LUT>522720</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>128</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>bfs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>bfs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>bfs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>bfs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>bfs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>bfs</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>nodes_address0</name>
                    <Object>nodes</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>nodes_ce0</name>
                    <Object>nodes</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>nodes_q0</name>
                    <Object>nodes</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>nodes_address1</name>
                    <Object>nodes</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>nodes_ce1</name>
                    <Object>nodes</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>nodes_q1</name>
                    <Object>nodes</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>128</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>edges_address0</name>
                    <Object>edges</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>edges_ce0</name>
                    <Object>edges</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>edges_q0</name>
                    <Object>edges</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>starting_node</name>
                    <Object>starting_node</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>level_address0</name>
                    <Object>level</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>level_ce0</name>
                    <Object>level</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>level_we0</name>
                    <Object>level</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>level_d0</name>
                    <Object>level</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>level_q0</name>
                    <Object>level</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>level_counts_address0</name>
                    <Object>level_counts</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>level_counts_ce0</name>
                    <Object>level_counts</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>level_counts_we0</name>
                    <Object>level_counts</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>level_counts_d0</name>
                    <Object>level_counts</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>level_counts_q0</name>
                    <Object>level_counts</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>checkdata_address0</name>
                    <Object>checkdata</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>21</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>checkdata_ce0</name>
                    <Object>checkdata</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>checkdata_we0</name>
                    <Object>checkdata</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>checkdata_d0</name>
                    <Object>checkdata</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>checkdata_address1</name>
                    <Object>checkdata</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>21</Bits>
                    <Attribute>address</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>checkdata_ce1</name>
                    <Object>checkdata</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>checkdata_we1</name>
                    <Object>checkdata</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>16</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>checkdata_d1</name>
                    <Object>checkdata</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>128</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>hercules_buffer_size</name>
                    <Object>hercules_buffer_size</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>hercules_buffer_size_ap_vld</name>
                    <Object>hercules_buffer_size</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>ap_vld</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="nodes" index="0" direction="in" srcType="node_t_struct*" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="nodes_address0" name="nodes_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="nodes_ce0" name="nodes_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="nodes_q0" name="nodes_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="nodes_address1" name="nodes_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="nodes_ce1" name="nodes_ce1" usage="control" direction="in"/>
                <hwRef type="port" interface="nodes_q1" name="nodes_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="edges" index="1" direction="in" srcType="edge_t_struct*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="edges_address0" name="edges_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="edges_ce0" name="edges_ce0" usage="control" direction="in"/>
                <hwRef type="port" interface="edges_q0" name="edges_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="starting_node" index="2" direction="in" srcType="long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="starting_node" name="starting_node" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="level" index="3" direction="inout" srcType="signed char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="level_address0" name="level_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="level_ce0" name="level_ce0" usage="control" direction="inout"/>
                <hwRef type="port" interface="level_we0" name="level_we0" usage="control" direction="inout"/>
                <hwRef type="port" interface="level_d0" name="level_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="level_q0" name="level_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="level_counts" index="4" direction="inout" srcType="long unsigned int*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="level_counts_address0" name="level_counts_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="level_counts_ce0" name="level_counts_ce0" usage="control" direction="inout"/>
                <hwRef type="port" interface="level_counts_we0" name="level_counts_we0" usage="control" direction="inout"/>
                <hwRef type="port" interface="level_counts_d0" name="level_counts_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="level_counts_q0" name="level_counts_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="checkdata" index="5" direction="out" srcType="*" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="checkdata_address0" name="checkdata_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="checkdata_ce0" name="checkdata_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="checkdata_we0" name="checkdata_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="checkdata_d0" name="checkdata_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="checkdata_address1" name="checkdata_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="checkdata_ce1" name="checkdata_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="checkdata_we1" name="checkdata_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="checkdata_d1" name="checkdata_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="hercules_buffer_size" index="6" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="hercules_buffer_size" name="hercules_buffer_size" usage="data" direction="out"/>
                <hwRef type="port" interface="hercules_buffer_size_ap_vld" name="hercules_buffer_size_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="checkdata_address0" type="data" busTypeName="data" mode="master" dataWidth="21">
            <portMaps>
                <portMap portMapName="checkdata_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>checkdata_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="checkdata"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="checkdata_address1" type="data" busTypeName="data" mode="master" dataWidth="21">
            <portMaps>
                <portMap portMapName="checkdata_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>checkdata_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="checkdata"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="checkdata_d0" type="data" busTypeName="data" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="checkdata_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>checkdata_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="checkdata"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="checkdata_d1" type="data" busTypeName="data" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="checkdata_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>checkdata_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="checkdata"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="edges_address0" type="data" busTypeName="data" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="edges_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>edges_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="edges"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="edges_q0" type="data" busTypeName="data" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="edges_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>edges_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="edges"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hercules_buffer_size" type="data" busTypeName="data" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="hercules_buffer_size">DATA</portMap>
            </portMaps>
            <ports>
                <port>hercules_buffer_size</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="hercules_buffer_size"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="level_address0" type="data" busTypeName="data" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="level_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>level_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="level"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="level_counts_address0" type="data" busTypeName="data" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="level_counts_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>level_counts_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="level_counts"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="level_counts_d0" type="data" busTypeName="data" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="level_counts_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>level_counts_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="level_counts"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="level_counts_q0" type="data" busTypeName="data" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="level_counts_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>level_counts_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="level_counts"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="level_d0" type="data" busTypeName="data" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="level_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>level_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="level"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="level_q0" type="data" busTypeName="data" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="level_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>level_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="level"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="nodes_address0" type="data" busTypeName="data" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="nodes_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>nodes_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="nodes"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="nodes_address1" type="data" busTypeName="data" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="nodes_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>nodes_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="nodes"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="nodes_q0" type="data" busTypeName="data" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="nodes_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>nodes_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="nodes"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="nodes_q1" type="data" busTypeName="data" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="nodes_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>nodes_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="nodes"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="starting_node" type="data" busTypeName="data" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="starting_node">DATA</portMap>
            </portMaps>
            <ports>
                <port>starting_node</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="starting_node"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="checkdata_address0">21</column>
                    <column name="checkdata_address1">21</column>
                    <column name="checkdata_d0">128</column>
                    <column name="checkdata_d1">128</column>
                    <column name="edges_address0">12</column>
                    <column name="edges_q0">64</column>
                    <column name="level_address0">8</column>
                    <column name="level_counts_address0">4</column>
                    <column name="level_counts_d0">64</column>
                    <column name="level_counts_q0">64</column>
                    <column name="level_d0">8</column>
                    <column name="level_q0">8</column>
                    <column name="nodes_address0">8</column>
                    <column name="nodes_address1">8</column>
                    <column name="nodes_q0">128</column>
                    <column name="nodes_q1">128</column>
                </table>
            </item>
            <item name="REGISTER">
                <table>
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="hercules_buffer_size">ap_none, 32</column>
                    <column name="starting_node">ap_none, 64</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="nodes">in, node_t_struct*</column>
                    <column name="edges">in, edge_t_struct*</column>
                    <column name="starting_node">in, long unsigned int</column>
                    <column name="level">inout, signed char*</column>
                    <column name="level_counts">inout, long unsigned int*</column>
                    <column name="checkdata">out, pointer</column>
                    <column name="hercules_buffer_size">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="nodes">nodes_address0, port, offset</column>
                    <column name="nodes">nodes_ce0, port, </column>
                    <column name="nodes">nodes_q0, port, </column>
                    <column name="nodes">nodes_address1, port, offset</column>
                    <column name="nodes">nodes_ce1, port, </column>
                    <column name="nodes">nodes_q1, port, </column>
                    <column name="edges">edges_address0, port, offset</column>
                    <column name="edges">edges_ce0, port, </column>
                    <column name="edges">edges_q0, port, </column>
                    <column name="starting_node">starting_node, port, </column>
                    <column name="level">level_address0, port, offset</column>
                    <column name="level">level_ce0, port, </column>
                    <column name="level">level_we0, port, </column>
                    <column name="level">level_d0, port, </column>
                    <column name="level">level_q0, port, </column>
                    <column name="level_counts">level_counts_address0, port, offset</column>
                    <column name="level_counts">level_counts_ce0, port, </column>
                    <column name="level_counts">level_counts_we0, port, </column>
                    <column name="level_counts">level_counts_d0, port, </column>
                    <column name="level_counts">level_counts_q0, port, </column>
                    <column name="checkdata">checkdata_address0, port, offset</column>
                    <column name="checkdata">checkdata_ce0, port, </column>
                    <column name="checkdata">checkdata_we0, port, </column>
                    <column name="checkdata">checkdata_d0, port, </column>
                    <column name="checkdata">checkdata_address1, port, offset</column>
                    <column name="checkdata">checkdata_ce1, port, </column>
                    <column name="checkdata">checkdata_we1, port, </column>
                    <column name="checkdata">checkdata_d1, port, </column>
                    <column name="hercules_buffer_size">hercules_buffer_size, port, </column>
                    <column name="hercules_buffer_size">hercules_buffer_size_ap_vld, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Missed">
                <table>
                    <keys size="4">Variable, Problem, Resolution, Location</keys>
                    <column name="">Cannot analyze the loop bounds of 'loop_queue', 214-252, bfs.c:57:15</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

