{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534743342263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534743342266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 20 15:35:42 2018 " "Processing started: Mon Aug 20 15:35:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534743342266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1534743342266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW " "Command: quartus_drc Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1534743342266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1534743343933 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1534743344149 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1534743344149 ""}
{ "Info" "ISTA_SDC_FOUND" "WiPhase_top_level/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'WiPhase_top_level/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1534743344267 ""}
{ "Info" "ISTA_SDC_FOUND" "WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1534743344284 ""}
{ "Info" "ISTA_SDC_FOUND" "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.sdc " "Reading SDC File: 'WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1534743344400 ""}
{ "Info" "ISTA_SDC_FOUND" "Phased_WiFi_Telescope_FW.out.sdc " "Reading SDC File: 'Phased_WiFi_Telescope_FW.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1534743344417 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Design Assistant" 0 -1 1534743344418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Phased_WiFi_Telescope_FW.out.sdc 96 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram* register " "Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(96): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram* could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534743344419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Phased_WiFi_Telescope_FW.out.sdc 96 Argument <from> is an empty collection " "Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(96): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\}\] -to \[all_registers\] 5 " "set_multicycle_path -setup -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\}\] -to \[all_registers\] 5" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743344420 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534743344420 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Phased_WiFi_Telescope_FW.out.sdc 97 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|* register " "Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(97): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|* could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534743344422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Phased_WiFi_Telescope_FW.out.sdc 97 Argument <from> is an empty collection " "Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] -to \[all_registers\] 5 " "set_multicycle_path -setup -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] -to \[all_registers\] 5" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743344422 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534743344422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Phased_WiFi_Telescope_FW.out.sdc 98 Argument <to> is an empty collection " "Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end -from \[all_registers\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] 5 " "set_multicycle_path -setup -end -from \[all_registers\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] 5" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743344422 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534743344422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Phased_WiFi_Telescope_FW.out.sdc 99 Argument <from> is an empty collection " "Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(99): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\}\] -to \[all_registers\] 5 " "set_multicycle_path -hold -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram*\}\] -to \[all_registers\] 5" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743344422 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534743344422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Phased_WiFi_Telescope_FW.out.sdc 100 Argument <from> is an empty collection " "Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] -to \[all_registers\] 5 " "set_multicycle_path -hold -end -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] -to \[all_registers\] 5" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743344422 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534743344422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Phased_WiFi_Telescope_FW.out.sdc 101 Argument <to> is an empty collection " "Ignored set_multicycle_path at Phased_WiFi_Telescope_FW.out.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end -from \[all_registers\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] 5 " "set_multicycle_path -hold -end -from \[all_registers\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|*\}\] 5" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743344423 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534743344423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Phased_WiFi_Telescope_FW.out.sdc 109 WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(109): WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534743344423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay Phased_WiFi_Telescope_FW.out.sdc 109 Argument <from> is an empty collection " "Ignored set_max_delay at Phased_WiFi_Telescope_FW.out.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743344423 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534743344423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Phased_WiFi_Telescope_FW.out.sdc 110 WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] register " "Ignored filter at Phased_WiFi_Telescope_FW.out.sdc(110): WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\] could not be matched with a register" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1534743344424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay Phased_WiFi_Telescope_FW.out.sdc 110 Argument <from> is an empty collection " "Ignored set_max_delay at Phased_WiFi_Telescope_FW.out.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000 " "set_max_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 100.000" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743344424 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534743344424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay Phased_WiFi_Telescope_FW.out.sdc 121 Argument <from> is an empty collection " "Ignored set_min_delay at Phased_WiFi_Telescope_FW.out.sdc(121): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743344432 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534743344432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay Phased_WiFi_Telescope_FW.out.sdc 122 Argument <from> is an empty collection " "Ignored set_min_delay at Phased_WiFi_Telescope_FW.out.sdc(122): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000 " "set_min_delay -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] -100.000" {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743344432 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534743344432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew Phased_WiFi_Telescope_FW.out.sdc 144 Argument -from with value \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at Phased_WiFi_Telescope_FW.out.sdc(144): Argument -from with value \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_opt_1246:TX_DATA\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743344432 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534743344432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_skew Phased_WiFi_Telescope_FW.out.sdc 145 Argument -from with value \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements " "Ignored set_max_skew at Phased_WiFi_Telescope_FW.out.sdc(145): Argument -from with value \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500  " "set_max_skew -from \[get_registers \{WiPhase_top_level:u1\|WiPhase_top_level_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_gray_cnt:U_WRT\|g_out\[*\]\}\] -to \[get_registers \{*altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\|altera_eth_tse_std_synchronizer:*\|altera_std_synchronizer_nocut:*\|din_s1*\}\] 7.500 " {  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1534743344432 ""}  } { { "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/Phased_WiFi_Telescope_FW.out.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1534743344432 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET_RG_RXCLK " "Node: ENET_RG_RXCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|phy_rd_ack0 ENET_RG_RXCLK " "Register WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\|phy_rd_ack0 is being clocked by ENET_RG_RXCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1534743344449 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1534743344449 "|WiPhase_phys|ENET_RG_RXCLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1\|sample_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u1\|sample_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1534743344523 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1534743344523 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743344524 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743344524 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743344524 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "C10_clk50M (Rise) C10_clk50M (Rise) setup and hold " "From C10_clk50M (Rise) to C10_clk50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743344524 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ENET_CLK_125M (Rise) C10_clk50M (Rise) setup and hold " "From ENET_CLK_125M (Rise) to C10_clk50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743344524 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "C10_clk50M (Rise) ENET_CLK_125M (Rise) setup and hold " "From C10_clk50M (Rise) to ENET_CLK_125M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743344524 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ENET_CLK_125M (Rise) ENET_CLK_125M (Rise) setup and hold " "From ENET_CLK_125M (Rise) to ENET_CLK_125M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1534743344524 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Design Assistant" 0 -1 1534743344524 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 93 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 93 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|W_alu_result\[2\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|W_alu_result\[2\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4427 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|R_ctrl_shift_rot " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|R_ctrl_shift_rot\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3390 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_iw\[15\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_iw\[15\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3931 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 4957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|F_valid~0 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|F_valid~0\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3313 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|saved_grant\[0\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|saved_grant\[0\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 1190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl " "Node  \"WiPhase_top_level:u1\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " C10_CLK50M~inputclkctrl " "Node  \"C10_CLK50M~inputclkctrl\"" {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_new_inst " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_new_inst\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3115 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|R_ctrl_ld " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|R_ctrl_ld\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3358 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_alu_result~0 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_alu_result~0\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3098 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg\|Equal1~0 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg\|Equal1~0\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 2074 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 8309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_control_port_translator\|read_latency_shift_reg\[0\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_control_port_translator\|read_latency_shift_reg\[0\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_slave_translator.sv" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 1379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|R_src1~35 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|R_src1~35\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3417 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|address\[8\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|address\[8\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 2721 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 4644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_iw\[14\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_iw\[14\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3931 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 4958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_alu_sub " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_alu_sub\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3099 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|altera_reset_controller:rst_controller\|r_early_rst " "Node  \"WiPhase_top_level:u1\|altera_reset_controller:rst_controller\|r_early_rst\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007\|saved_grant\[0\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007\|saved_grant\[0\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_iw\[4\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|D_iw\[4\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3931 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 4968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007\|src_data\[50\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007\|src_data\[50\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007\|src_data\[49\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007\|src_data\[49\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|R_ctrl_shift_rot_right " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|R_ctrl_shift_rot_right\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007\|src_data\[48\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007\|src_data\[48\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem\|jtag_ram_access " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem\|jtag_ram_access\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 2229 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 4578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 10988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346465 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1534743346465 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1534743346465 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " C10_CLK50M~inputclkctrl " "Node  \"C10_CLK50M~inputclkctrl\"" {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl " "Node  \"WiPhase_top_level:u1\|altera_reset_controller:rst_controller\|r_sync_rst~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " ENET_RG_RXCLK~inputclkctrl " "Node  \"ENET_RG_RXCLK~inputclkctrl\"" {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out~clkctrl " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " ENET_CLK_125M~inputclkctrl " "Node  \"ENET_CLK_125M~inputclkctrl\"" {  } { { "WiPhase_phys.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|rxclk_ena " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|rxclk_ena\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_clk_cntl.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_clk_cntl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 3640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out~clkctrl " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|txclk_ena " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\|txclk_ena\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_clk_cntl.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_clk_cntl.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 3641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain_out~clkctrl " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain_out~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|W_alu_result\[2\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|W_alu_result\[2\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4427 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen\|internal_reset_n~clkctrl " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen\|internal_reset_n~clkctrl\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|W_alu_result\[3\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|W_alu_result\[3\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4427 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|W_alu_result\[4\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|W_alu_result\[4\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4427 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|clk_ena " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|clk_ena\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mdio_clk_gen.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 3876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 10988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 15270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_ram_onchip:ram_onchip\|wren~0 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_ram_onchip:ram_onchip\|wren~0\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_ram_onchip.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_ram_onchip.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break\|break_readreg\[21\]~1 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break\|break_readreg\[21\]~1\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 480 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_alu_result~0 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|E_alu_result~0\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 3098 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 7253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|W_alu_result\[5\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|W_alu_result\[5\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 4427 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007\|saved_grant\[0\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007\|saved_grant\[0\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 5491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|comb~2 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|comb~2\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 8992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|saved_grant\[0\] " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0\|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|saved_grant\[0\]\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 1190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem\|jtag_ram_access " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_cpu_v2:cpu_v2\|WiPhase_top_level_cpu_v2_cpu:cpu\|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci\|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem\|jtag_ram_access\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v" 2229 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 4578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft\[31\]~0 " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_eth:eth\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft\[31\]~0\"" {  } { { "WiPhase_top_level/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_min_ff.v" 954 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 8904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_NODES_INFO" " WiPhase_top_level:u1\|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter\|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|a_ready " "Node  \"WiPhase_top_level:u1\|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter\|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\|a_ready\"" {  } { { "WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/" { { 0 { 0 ""} 0 1132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1534743346470 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1534743346470 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1534743346470 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "143 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 143 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1534743346472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 29 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534743346571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 20 15:35:46 2018 " "Processing ended: Mon Aug 20 15:35:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534743346571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534743346571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534743346571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1534743346571 ""}
