

================================================================
== Vitis HLS Report for 'reshape'
================================================================
* Date:           Tue May 14 17:39:05 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Reshape_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln30_entry_proc_fu_166                           |entry_proc                                 |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_173     |read_inputs_ap_uint_256_ap_int_8_32u_s     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_reshape_stream_ap_int_8_ap_int_8_32u_s_fu_191     |reshape_stream_ap_int_8_ap_int_8_32u_s     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_201  |store_ap_uint_256_ap_int_8_ap_int_8_32u_s  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%COLS_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %COLS" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 7 'read' 'COLS_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%ROWS_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ROWS" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 8 'read' 'ROWS_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%outputs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %outputs" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 9 'read' 'outputs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%inputs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inputs" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 10 'read' 'inputs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%input_data_addr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %input_data_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 11 'read' 'input_data_addr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%COLS_c10 = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 12 'alloca' 'COLS_c10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%COLS_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 13 'alloca' 'COLS_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ROWS_c9 = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 14 'alloca' 'ROWS_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ROWS_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 15 'alloca' 'ROWS_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%outputs_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 16 'alloca' 'outputs_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_data_addr_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 17 'alloca' 'input_data_addr_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_in = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:19]   --->   Operation 18 'alloca' 'data_in' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_out = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:21]   --->   Operation 19 'alloca' 'data_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "%call_ln30 = call void @entry_proc, i64 %outputs_read, i64 %outputs_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 20 'call' 'call_ln30' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [2/2] (3.42ns)   --->   "%call_ln31 = call void @read_inputs<ap_uint<256>, ap_int<8>, 32u>, i256 %reshape_data, i64 %inputs_read, i256 %data_in, i32 %input_data_addr_read, i32 %ROWS_read, i32 %COLS_read, i32 %input_data_addr_c, i32 %ROWS_c9, i32 %COLS_c10" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:31]   --->   Operation 21 'call' 'call_ln31' <Predicate = true> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln31 = call void @read_inputs<ap_uint<256>, ap_int<8>, 32u>, i256 %reshape_data, i64 %inputs_read, i256 %data_in, i32 %input_data_addr_read, i32 %ROWS_read, i32 %COLS_read, i32 %input_data_addr_c, i32 %ROWS_c9, i32 %COLS_c10" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:31]   --->   Operation 22 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln32 = call void @reshape_stream<ap_int<8>, ap_int<8>, 32u>, i256 %data_in, i256 %data_out, i32 %ROWS_c9, i32 %COLS_c10, i32 %ROWS_c, i32 %COLS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:32]   --->   Operation 23 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln32 = call void @reshape_stream<ap_int<8>, ap_int<8>, 32u>, i256 %data_in, i256 %data_out, i32 %ROWS_c9, i32 %COLS_c10, i32 %ROWS_c, i32 %COLS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:32]   --->   Operation 24 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln33 = call void @store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>, i256 %data_out, i256 %reshape_data, i64 %outputs_c, i32 %input_data_addr_c, i32 %ROWS_c, i32 %COLS_c, i1 %reshape_flag" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:33]   --->   Operation 25 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @COLS_c10_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %COLS_c10, i32 %COLS_c10" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 26 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln30 = specinterface void @_ssdm_op_SpecInterface, i32 %COLS_c10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 27 'specinterface' 'specinterface_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%empty_102 = specchannel i32 @_ssdm_op_SpecChannel, void @COLS_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %COLS_c, i32 %COLS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 28 'specchannel' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln30 = specinterface void @_ssdm_op_SpecInterface, i32 %COLS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 29 'specinterface' 'specinterface_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%empty_103 = specchannel i32 @_ssdm_op_SpecChannel, void @ROWS_c9_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %ROWS_c9, i32 %ROWS_c9" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 30 'specchannel' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln30 = specinterface void @_ssdm_op_SpecInterface, i32 %ROWS_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 31 'specinterface' 'specinterface_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%empty_104 = specchannel i32 @_ssdm_op_SpecChannel, void @ROWS_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %ROWS_c, i32 %ROWS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 32 'specchannel' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln30 = specinterface void @_ssdm_op_SpecInterface, i32 %ROWS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 33 'specinterface' 'specinterface_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty_105 = specchannel i32 @_ssdm_op_SpecChannel, void @outputs_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %outputs_c, i64 %outputs_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 34 'specchannel' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln30 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 35 'specinterface' 'specinterface_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty_106 = specchannel i32 @_ssdm_op_SpecChannel, void @input_data_addr_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %input_data_addr_c, i32 %input_data_addr_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 36 'specchannel' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln30 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 37 'specinterface' 'specinterface_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln30 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_19" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30]   --->   Operation 38 'specdataflowpipeline' 'specdataflowpipeline_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:3]   --->   Operation 39 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %reshape_data, void @empty_18, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_5, void @empty_16, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %reshape_data"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_data_addr"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr, void @empty_14, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_2, void @empty_1, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr, void @empty_0, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputs, void @empty_14, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_2, void @empty, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_12, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputs, void @empty_0, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_12, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs, void @empty_14, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_12, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs, void @empty_0, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_12, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ROWS"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ROWS, void @empty_14, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ROWS, void @empty_0, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %COLS"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %COLS, void @empty_14, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %COLS, void @empty_0, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reshape_flag"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reshape_flag, void @empty_14, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reshape_flag, void @empty_0, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_2, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_107 = specchannel i32 @_ssdm_op_SpecChannel, void @data_in_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i256 %data_in, i256 %data_in"   --->   Operation 59 'specchannel' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_in, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_108 = specchannel i32 @_ssdm_op_SpecChannel, void @data_out_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i256 %data_out, i256 %data_out"   --->   Operation 61 'specchannel' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_out, void @empty_7, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln33 = call void @store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>, i256 %data_out, i256 %reshape_data, i64 %outputs_c, i32 %input_data_addr_c, i32 %ROWS_c, i32 %COLS_c, i1 %reshape_flag" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:33]   --->   Operation 63 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:34]   --->   Operation 64 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reshape_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_data_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROWS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ COLS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reshape_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
COLS_read                 (read                ) [ 0010000]
ROWS_read                 (read                ) [ 0010000]
outputs_read              (read                ) [ 0000000]
inputs_read               (read                ) [ 0010000]
input_data_addr_read      (read                ) [ 0010000]
COLS_c10                  (alloca              ) [ 0111111]
COLS_c                    (alloca              ) [ 0011111]
ROWS_c9                   (alloca              ) [ 0111111]
ROWS_c                    (alloca              ) [ 0011111]
outputs_c                 (alloca              ) [ 0111111]
input_data_addr_c         (alloca              ) [ 0111111]
data_in                   (alloca              ) [ 0111111]
data_out                  (alloca              ) [ 0011111]
call_ln30                 (call                ) [ 0000000]
call_ln31                 (call                ) [ 0000000]
call_ln32                 (call                ) [ 0000000]
empty                     (specchannel         ) [ 0000000]
specinterface_ln30        (specinterface       ) [ 0000000]
empty_102                 (specchannel         ) [ 0000000]
specinterface_ln30        (specinterface       ) [ 0000000]
empty_103                 (specchannel         ) [ 0000000]
specinterface_ln30        (specinterface       ) [ 0000000]
empty_104                 (specchannel         ) [ 0000000]
specinterface_ln30        (specinterface       ) [ 0000000]
empty_105                 (specchannel         ) [ 0000000]
specinterface_ln30        (specinterface       ) [ 0000000]
empty_106                 (specchannel         ) [ 0000000]
specinterface_ln30        (specinterface       ) [ 0000000]
specdataflowpipeline_ln30 (specdataflowpipeline) [ 0000000]
spectopmodule_ln3         (spectopmodule       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_107                 (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_108                 (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
call_ln33                 (call                ) [ 0000000]
ret_ln34                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reshape_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reshape_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outputs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ROWS">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROWS"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="COLS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="COLS"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reshape_flag">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reshape_flag"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_inputs<ap_uint<256>, ap_int<8>, 32u>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reshape_stream<ap_int<8>, ap_int<8>, 32u>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store<ap_uint<256>, ap_int<8>, ap_int<8>, 32u>"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="COLS_c10_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="COLS_c_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROWS_c9_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROWS_c_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_c_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_addr_c_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="COLS_c10_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="COLS_c10/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="COLS_c_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="COLS_c/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="ROWS_c9_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ROWS_c9/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="ROWS_c_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ROWS_c/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="outputs_c_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputs_c/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input_data_addr_c_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_data_addr_c/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_in_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_out_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_out/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="COLS_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="COLS_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="ROWS_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ROWS_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="outputs_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="inputs_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_data_addr_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_data_addr_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="call_ln30_entry_proc_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="64" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="256" slack="0"/>
<pin id="176" dir="0" index="2" bw="64" slack="0"/>
<pin id="177" dir="0" index="3" bw="256" slack="0"/>
<pin id="178" dir="0" index="4" bw="32" slack="0"/>
<pin id="179" dir="0" index="5" bw="32" slack="0"/>
<pin id="180" dir="0" index="6" bw="32" slack="0"/>
<pin id="181" dir="0" index="7" bw="32" slack="0"/>
<pin id="182" dir="0" index="8" bw="32" slack="0"/>
<pin id="183" dir="0" index="9" bw="32" slack="0"/>
<pin id="184" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_reshape_stream_ap_int_8_ap_int_8_32u_s_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="256" slack="2"/>
<pin id="194" dir="0" index="2" bw="256" slack="2"/>
<pin id="195" dir="0" index="3" bw="32" slack="2"/>
<pin id="196" dir="0" index="4" bw="32" slack="2"/>
<pin id="197" dir="0" index="5" bw="32" slack="2"/>
<pin id="198" dir="0" index="6" bw="32" slack="2"/>
<pin id="199" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="256" slack="4"/>
<pin id="204" dir="0" index="2" bw="256" slack="0"/>
<pin id="205" dir="0" index="3" bw="64" slack="4"/>
<pin id="206" dir="0" index="4" bw="32" slack="4"/>
<pin id="207" dir="0" index="5" bw="32" slack="4"/>
<pin id="208" dir="0" index="6" bw="32" slack="4"/>
<pin id="209" dir="0" index="7" bw="1" slack="0"/>
<pin id="210" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/5 "/>
</bind>
</comp>

<comp id="214" class="1005" name="COLS_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="COLS_read "/>
</bind>
</comp>

<comp id="219" class="1005" name="ROWS_read_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ROWS_read "/>
</bind>
</comp>

<comp id="224" class="1005" name="inputs_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputs_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="input_data_addr_read_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_data_addr_read "/>
</bind>
</comp>

<comp id="234" class="1005" name="COLS_c10_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="COLS_c10 "/>
</bind>
</comp>

<comp id="240" class="1005" name="COLS_c_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2"/>
<pin id="242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="COLS_c "/>
</bind>
</comp>

<comp id="246" class="1005" name="ROWS_c9_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ROWS_c9 "/>
</bind>
</comp>

<comp id="252" class="1005" name="ROWS_c_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="2"/>
<pin id="254" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ROWS_c "/>
</bind>
</comp>

<comp id="258" class="1005" name="outputs_c_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outputs_c "/>
</bind>
</comp>

<comp id="264" class="1005" name="input_data_addr_c_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="input_data_addr_c "/>
</bind>
</comp>

<comp id="270" class="1005" name="data_in_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="256" slack="0"/>
<pin id="272" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="data_in "/>
</bind>
</comp>

<comp id="276" class="1005" name="data_out_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="256" slack="2"/>
<pin id="278" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="data_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="148" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="187"><net_src comp="154" pin="2"/><net_sink comp="173" pin=2"/></net>

<net id="188"><net_src comp="160" pin="2"/><net_sink comp="173" pin=4"/></net>

<net id="189"><net_src comp="142" pin="2"/><net_sink comp="173" pin=5"/></net>

<net id="190"><net_src comp="136" pin="2"/><net_sink comp="173" pin=6"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="201" pin=7"/></net>

<net id="217"><net_src comp="136" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="173" pin=6"/></net>

<net id="222"><net_src comp="142" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="173" pin=5"/></net>

<net id="227"><net_src comp="154" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="232"><net_src comp="160" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="237"><net_src comp="104" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="173" pin=9"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="191" pin=4"/></net>

<net id="243"><net_src comp="108" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="191" pin=6"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="201" pin=6"/></net>

<net id="249"><net_src comp="112" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="173" pin=8"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="191" pin=3"/></net>

<net id="255"><net_src comp="116" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="191" pin=5"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="201" pin=5"/></net>

<net id="261"><net_src comp="120" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="267"><net_src comp="124" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="173" pin=7"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="201" pin=4"/></net>

<net id="273"><net_src comp="128" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="279"><net_src comp="132" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="201" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reshape_data | {5 6 }
	Port: reshape_flag | {5 6 }
 - Input state : 
	Port: reshape : reshape_data | {1 2 }
	Port: reshape : input_data_addr | {1 }
	Port: reshape : inputs | {1 }
	Port: reshape : outputs | {1 }
	Port: reshape : ROWS | {1 }
	Port: reshape : COLS | {1 }
  - Chain level:
	State 1
		call_ln30 : 1
		call_ln31 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |              call_ln30_entry_proc_fu_166             |    0    |    0    |    0    |    0    |    0    |    0    |
|   call   |   grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_173  |    8    |    3    |  2.135  |   1532  |   1435  |    0    |
|          |   grp_reshape_stream_ap_int_8_ap_int_8_32u_s_fu_191  |    1    |    3    | 16.9498 |   2610  |   4920  |    0    |
|          | grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_s_fu_201 |    0    |    3    |  41.846 |  29578  |   4276  |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 COLS_read_read_fu_136                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 ROWS_read_read_fu_142                |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |               outputs_read_read_fu_148               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                inputs_read_read_fu_154               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           input_data_addr_read_read_fu_160           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                      |    9    |    9    | 60.9308 |  33720  |  10631  |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      COLS_c10_reg_234      |   32   |
|       COLS_c_reg_240       |   32   |
|      COLS_read_reg_214     |   32   |
|       ROWS_c9_reg_246      |   32   |
|       ROWS_c_reg_252       |   32   |
|      ROWS_read_reg_219     |   32   |
|       data_in_reg_270      |   256  |
|      data_out_reg_276      |   256  |
|  input_data_addr_c_reg_264 |   32   |
|input_data_addr_read_reg_229|   32   |
|     inputs_read_reg_224    |   64   |
|      outputs_c_reg_258     |   64   |
+----------------------------+--------+
|            Total           |   896  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
| grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_173 |  p2  |   2  |  64  |   128  ||    9    |
| grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_173 |  p4  |   2  |  32  |   64   ||    9    |
| grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_173 |  p5  |   2  |  32  |   64   ||    9    |
| grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_173 |  p6  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   320  ||  1.708  ||    36   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    9   |    9   |   60   |  33720 |  10631 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   896  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    9   |    9   |   62   |  34616 |  10667 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
