INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.

Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.xst" -ofn "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.syr"
Reading design: xula2.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" into library work
Parsing module <xula2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <xula2>.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 110: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 143: Assignment to inst_spi_sl_tx_fifo_inst_fbus_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 161: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 162: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 165: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 166: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 201: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 207: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 218: Assignment to inst_spi_sl_tx_fifo_inst_fbus_read_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 229: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 233: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 236: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 250: Assignment to inst_spi_sl_rx_fifo_inst_fbus_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 268: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 269: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 272: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 273: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 308: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 314: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 290: Assignment to inst_spi_sl_rx_fifo_inst_fbus_full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 334: Assignment to inst_spi_sl_mp_fifo_inst_self_read_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 384: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 411: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 430: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 437: Assignment to data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 438: Assignment to rd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 439: Assignment to wr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 440: Assignment to full ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v" Line 441: Assignment to empty ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <xula2>.
    Related source file is "/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.v".
WARNING:Xst:647 - Input <ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <reset_dly_cnt>.
    Found 1-bit register for signal <reset>.
    Found 14-bit register for signal <tick_inst_mscnt>.
    Found 1-bit register for signal <tick_inst_g2_increment>.
    Found 10-bit register for signal <tick_inst_seccnt>.
    Found 1-bit register for signal <glbl_tick_sec>.
    Found 8-bit register for signal <tone>.
    Found 5-bit register for signal <led>.
    Found 5-bit adder for signal <reset_dly_cnt[4]_GND_1_o_add_4_OUT> created at line 110.
    Found 14-bit adder for signal <tick_inst_mscnt[13]_GND_1_o_add_116_OUT> created at line 384.
    Found 10-bit adder for signal <tick_inst_seccnt[9]_GND_1_o_add_125_OUT> created at line 411.
    Found 5-bit comparator greater for signal <reset_dly_cnt[4]_PWR_1_o_LessThan_4_o> created at line 109
    Found 5-bit comparator greater for signal <n0017> created at line 111
    Found 5-bit comparator greater for signal <n0020> created at line 114
    WARNING:Xst:2404 -  FFs/Latches <led<7:5>> (without init value) have a constant value of 0 in block <xula2>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <xula2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 14-bit adder                                          : 1
 5-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 3
 10-bit register                                       : 1
 14-bit register                                       : 1
 5-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 3
 5-bit comparator greater                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <tone_1> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tone_2> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tone_3> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tone_4> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_1> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_2> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_3> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_4> (without init value) has a constant value of 0 in block <xula2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tone_5> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <tone_6> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2677 - Node <tone_7> of sequential type is unconnected in block <xula2>.
WARNING:Xst:2404 -  FFs/Latches <tone<7:1>> (without init value) have a constant value of 0 in block <xula2>.
WARNING:Xst:2404 -  FFs/Latches <led<4:1>> (without init value) have a constant value of 0 in block <xula2>.

Synthesizing (advanced) Unit <xula2>.
The following registers are absorbed into counter <tick_inst_mscnt>: 1 register on signal <tick_inst_mscnt>.
The following registers are absorbed into counter <reset_dly_cnt>: 1 register on signal <reset_dly_cnt>.
The following registers are absorbed into counter <tick_inst_seccnt>: 1 register on signal <tick_inst_seccnt>.
Unit <xula2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 1
 14-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 3
 5-bit comparator greater                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <xula2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block xula2, actual INFO:TclTasksC:1850 - process run : Synthesize - XST is done.
ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.241ns (Maximum Frequency: 235.793MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

=========================================================================

Process "Synthesize - XST" completed successfully
INFO:TclTasksC:1850 - process run : Translate is done.

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc xula2.ucf -p xc6slx9-ftg256-2 xula2.ngc xula2.ngd

Command Line: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -nt timestamp -uc xula2.ucf -p xc6slx9-ftg256-2 xula2.ngc xula2.ngd

Reading NGO file
"/home/vidal/wkg/jpeg-2000-test/xula2_fpga/spi_slave/xilinx/xula2.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "xula2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "xula2.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   4 sec

Writing NGDBUILD log file "xula2.bld"...

NGDBUILD done.

Process "Translate" completed successfully

Started : "Map".
Running map...
Command Line: map -intstyle ise -p xc6slx9-ftg256-2 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o xula2_map.ncd xula2.ngd xula2.pcf
Using target part "6slx9ftg256-2".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:733357bc) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:733357bc) REAL time: 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:733357bc) REAL time: 5 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:eae133b8) REAL time: 6 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:eae133b8) REAL time: 6 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:eae133b8) REAL time: 6 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:eae133b8) REAL time: 6 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:eae133b8) REAL time: 6 secs 

Phase 9.8  Global Placement
......
......
Phase 9.8  Global Placement (Checksum:e11adefa) REAL time: 6 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e11adefa) REAL time: 6 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:d0db8a8a) REAL time: 6 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d0db8a8a) REAL time: 6 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:d0db8a8a) REAL time: 6 secs 

Total REAL time to Placer completion: 6 secs 
Total CPU  time to Placer completion: 6 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                    34 out of  11,440    1%
    Number used as Flip Flops:                  34
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                         62 out of   5,720    1%
    Number used as logic:                       60 out of   5,720    1%
      Number using O6 output only:              36
      Number using O5 output only:              20
      Number using O5 and O6:                    4
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   1,440    0%
    Number used exclusively as route-thrus:      2
      Number with same-slice register load:      0
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                    18 out of   1,430    1%
  Number of MUXCYs used:                        28 out of   2,860    1%
  Number of LUT Flip Flop pairs used:           63
    Number with an unused Flip Flop:            30 out of      63   47%
    Number with an unused LUT:                   1 out of      63    1%
    Number of fully used LUT-FF pairs:          32 out of      63   50%
    Number of unique control sets:               2
    Number of slice register sites lost
      to control set restrictions:               6 out of  11,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combINFO:TclTasksC:1850 - process run : Map is done.
ination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        13 out of     186    6%
    Number of LOCed IOBs:                       13 out of      13  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.96

Peak Memory Usage:  664 MB
Total REAL time to MAP completion:  6 secs 
Total CPU time to MAP completion:   6 secs 

Mapping completed.
See MAP report file "xula2_map.mrp" for details.

Process "Map" completed successfully

Started : "Place & Route".
Running par...
Command Line: par -w -intstyle ise -ol high -mt off xula2_map.ncd xula2.ncd xula2.pcf



Constraints file: xula2.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment /opt/Xilinx/14.6/ISE_DS/ISE/.
   "xula2" is an NCD, version 3.2, device xc6slx9, package ftg256, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                    34 out of  11,440    1%
    Number used as Flip Flops:                  34
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                         62 out of   5,720    1%
    Number used as logic:                       60 out of   5,720    1%
      Number using O6 output only:              36
      Number using O5 output only:              20
      Number using O5 and O6:                    4
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   1,440    0%
    Number used exclusively as route-thrus:      2
      Number with same-slice register load:      0
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                    18 out of   1,430    1%
  Number of MUXCYs used:                        28 out of   2,860    1%
  Number of LUT Flip Flop pairs used:           63
    Number with an unused Flip Flop:            30 out of      63   47%
    Number with an unused LUT:                   1 out of      63    1%
    Number of fully used LUT-FF pairs:          32 out of      63   50%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        13 out of     186    6%
    Number of LOCed IOBs:                       13 out of      13  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 

WARNING:Par:288 - The signal mosi_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ss_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal sck_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 259 unrouted;      REAL time: 4 secs 

Phase  2  : 222 unrouted;      REAL time: 4 secs 

Phase  3  : 81 unrouted;      REAL time: 4 secs 

Phase  4  : 81 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Updating file: xula2.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 
Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|         clock_BUFGP |  BUFGMUX_X2Y2| No   |   12 |  0.089     |  1.491      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock = PERIOD TIMEGRP "clock" 83.3333 | SETUP       |    79.286ns|     4.047ns|       0|           0
  333 ns HIGH 50%                           | HOLD        |     0.420ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 secs 
Total CPU time to PAR completion: 4 secs 

Peak Memory Usage:  616 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 0

WritingINFO:TclTasksC:1850 - process run : Place & Route is done.
 design to file xula2.ncd



PAR done!

Process "Place & Route" completed successfully

Started : "Generate Post-Place & Route Static Timing".
Running trce...
Command Line: trce -intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml xula2.twx xula2.ncd -o xula2.twr xula2.pcf -ucf xula2.ucf
Loading device for application Rf_Device from file '6slx9.nph' in environment
/opt/Xilinx/14.6/ISE_DS/ISE/.
   "xula2" is an NCD, version 3.2, device xc6slx9, package ftg256, speed -2

Analysis completed Sun Apr 10 17:03:02 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 3 secs 

Process "Generate Post-Place & Route Static Timing" completed successfully
INFO:TclTasksC:1850 - process run : Generate Programming File is done.

Started : "Generate Programming File".
Running bitgen...
Command Line: bitgen -intstyle ise -f xula2.ut xula2.ncd

Process "Generate Programming File" completed successfully
