# MIPS_CPU
 
Designed a simplified version of a 5 stage pipelined CPU based on the 32 bit MIPS RISC instruction-set architecture (ISA)
