v 20130925 2
B 46300 56700 8800 8300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46400 63900 9 10 1 0 0 0 5
A common emitter with Vcc and Vee.
To see the pretty picture:

plot vp voa

C 40900 61100 1 270 0 voltage-3.sym
{
T 41600 60900 5 8 0 1 270 0 1
device=VOLTAGE_SOURCE
T 40100 60700 5 10 1 1 0 0 1
refdes=V1
T 40100 60500 5 10 1 1 0 0 1
value=DC 15V
}
N 41100 60200 43400 60200 4
C 42200 58800 1 0 0 gnd-1.sym
{
T 42100 58800 5 10 1 1 0 0 1
netname=0
}
C 40900 61100 1 0 0 vcc-1.sym
{
T 41000 61500 5 10 0 1 0 0 1
netname=vcc
}
C 40900 60200 1 270 0 voltage-3.sym
{
T 41600 60000 5 8 0 1 270 0 1
device=VOLTAGE_SOURCE
T 40100 59800 5 10 1 1 0 0 1
refdes=V2
T 40100 59600 5 10 1 1 0 0 1
value=DC 15V
}
C 41300 59300 1 180 0 vee-1.sym
{
T 41300 59300 5 10 0 0 0 0 1
netname=vee
}
C 43200 61200 1 270 0 voltage-3.sym
{
T 43900 61000 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 43200 61200 5 10 0 0 0 0 1
value=0 SIN (0 0.01 1khz  0 0 0) 
T 43200 61200 5 10 0 0 0 0 1
comment=SIN (Vo Va Freq Td Df Phase)
T 43700 60700 5 10 1 1 0 0 1
refdes=VSu
}
C 43200 60100 1 270 0 voltage-3.sym
{
T 43900 59900 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 43200 60100 5 10 0 0 0 0 1
value=0 SIN (0 0.0015 50  0 0 0) 
T 43200 60100 5 10 0 0 0 0 1
comment=SIN (Vo Va Freq Td Df Phase)
T 43700 59500 5 10 1 1 0 0 1
refdes=VSd
}
N 43400 60100 43400 60300 4
B 65000 56700 8800 8300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 65200 63600 9 10 1 0 0 0 5
Now we get rid of the resistor at the bottom (the so called 
long tail) and use a current mirror instead.

plot vp voa vob voc

C 80800 62400 1 180 1 pnp-3.sym
{
T 81700 61900 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 80800 62400 5 10 0 0 180 6 1
model-name=genericPNP
T 80800 62400 5 10 0 0 180 6 1
model=pnp
T 81300 62000 5 10 1 1 180 6 1
refdes=Qm2d
}
B 74400 56700 8800 8300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
N 79100 61200 79100 61400 4
N 77500 60700 78500 60700 4
C 78500 60200 1 0 0 npn-3.sym
{
T 79400 60700 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 78500 60200 5 10 0 1 0 0 1
model-name=genericNPN
T 78500 60200 5 10 0 0 0 0 1
model=npn
T 79000 60600 5 10 1 1 0 0 1
refdes=Q1d
}
N 77500 60700 77800 61000 4
{
T 77900 61000 5 10 1 1 0 0 1
netname=Vp
}
N 79100 59500 79100 60200 4
N 81400 61200 81400 61400 4
C 82000 60200 1 0 1 npn-3.sym
{
T 81100 60700 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 82000 60200 5 10 0 1 0 6 1
model-name=genericNPN
T 82000 60200 5 10 0 0 0 6 1
model=npn
T 81500 60600 5 10 1 1 0 6 1
refdes=Q2d
}
N 81400 59500 81400 60200 4
N 79100 59500 81400 59500 4
C 80200 62700 1 0 0 vcc-1.sym
{
T 80300 63100 5 10 0 1 0 0 1
netname=vcc
}
N 82000 60700 82400 60500 4
{
T 82500 60400 5 10 1 1 0 0 1
netname=Vm
}
C 78800 57400 1 0 1 npn-3.sym
{
T 77900 57900 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 78800 57400 5 10 0 1 0 6 1
model-name=genericNPN
T 78800 57400 5 10 0 0 0 6 1
model=npn
T 78300 57800 5 10 1 1 0 6 1
refdes=Qm3d
}
C 78000 59700 1 0 0 vcc-1.sym
N 78200 57200 78200 57400 4
C 79600 58100 1 0 0 npn-3.sym
{
T 80500 58600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 79600 58100 5 10 0 1 0 0 1
model-name=genericNPN
T 79600 58100 5 10 0 0 0 0 1
model=npn
T 80100 58500 5 10 1 1 0 0 1
refdes=Qm4d
}
N 80200 57900 80200 58100 4
C 78300 59600 1 90 1 resistor-2.sym
{
T 77950 59200 5 10 0 0 90 6 1
device=RESISTOR
T 78400 59200 5 10 1 1 180 6 1
value=3000
T 78400 59000 5 10 1 1 180 6 1
refdes=Rmd
}
N 78200 59600 78200 59700 4
N 78200 58400 78200 58700 4
N 80200 59100 80200 59500 4
N 79600 58600 78200 58600 4
C 78400 57200 1 180 0 vee-1.sym
{
T 78400 57200 5 10 0 0 0 0 1
netname=vee
}
C 80400 57900 1 180 0 vee-1.sym
{
T 80400 57900 5 10 0 0 0 0 1
netname=vee
}
N 78800 57900 79100 57900 4
N 79100 57900 79100 58600 4
N 81900 61300 82500 61500 4
{
T 82500 61500 5 10 1 1 0 0 1
netname=Vof
}
N 81900 61300 81400 61300 4
C 79700 62400 1 180 0 pnp-3.sym
{
T 78800 61900 5 10 0 0 180 0 1
device=PNP_TRANSISTOR
T 79700 62400 5 10 0 0 180 0 1
model-name=genericPNP
T 79700 62400 5 10 0 0 180 0 1
model=pnp
T 79200 62000 5 10 1 1 180 0 1
refdes=Qm1d
}
N 79900 61900 79900 61300 4
N 79900 61300 79100 61300 4
N 79700 61900 80800 61900 4
N 43400 61400 43400 61200 4
N 43400 59200 43400 59000 4
C 39700 63400 1 0 0 spice-directive-1.sym
{
T 39800 63700 5 10 0 1 0 0 1
device=directive
T 39800 63800 5 10 1 1 0 0 1
refdes=A1
T 39700 62000 5 10 1 1 0 0 8
value=.options savecurrents
.control
save all
tran 50us 2ms
set color0=rgb:f/f/f
set color1=rgb:0/0/0
.endc

}
N 43400 61400 43700 61600 4
{
T 43800 61700 5 10 1 1 0 0 1
netname=Vp
}
N 43400 59000 43800 58800 4
{
T 43900 58700 5 10 1 1 0 0 1
netname=Vm
}
T 39700 64300 9 10 1 0 0 0 4
This is a minimal SPICE control file
that does nothing.  In the examples
you'll have to write your own commands
or modify the control file yourself.
T 53600 64400 9 20 1 0 0 0 1
Step Ⓐ
T 72400 64500 9 20 1 0 0 0 1
Step Ⓒ
T 74500 61200 9 10 1 0 0 0 18
Here is where things begin going south.
We replace the resistors Rc1e and Rc2e from step Ⓒ with a current mirror.
The reference current for ql1f is the current flowing through q1f.
This means that when q1f collector current goes up, then the collector current for q2f goes down.
But ql2f is bound to have the same current as ql1f, so the difference is greater.
This is supposed to have miraculous effects on the gain.
However, nobody ever mentions the fact that the resulting signal goes horribly distorted.
Sure op-amps are based on the differential amplifier, but
it is surrounded by a huge family of other components: 
to restore the signal to the original shape (and to ensure 
low output impedance).

.control
tran 0.5ms 0.08s
set color0=rgb:f/f/f
set color1=rgb:0/0/0
plot vp vof
.endc
T 40700 58500 9 10 1 0 0 0 1
Power supply
T 43200 58500 9 10 1 0 0 0 1
Signal
N 42300 59100 42300 60200 4
C 50800 60100 1 0 0 npn-3.sym
{
T 51700 60600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 50800 60100 5 10 0 1 0 0 1
model-name=genericNPN
T 50800 60100 5 10 0 0 0 0 1
model=npn
T 51300 60500 5 10 1 1 0 0 1
refdes=Q1a
}
C 49200 62400 1 270 0 resistor-2.sym
{
T 49550 62000 5 10 0 0 270 0 1
device=RESISTOR
T 48800 61900 5 10 1 1 0 0 1
value=70k
T 49500 61900 5 10 1 1 0 0 1
refdes=R1a
}
C 49200 59800 1 270 0 resistor-2.sym
{
T 49550 59400 5 10 0 0 270 0 1
device=RESISTOR
T 48800 59300 5 10 1 1 0 0 1
value=10k
T 49500 59300 5 10 1 1 0 0 1
refdes=R2a
}
C 51300 62400 1 270 0 resistor-2.sym
{
T 51650 62000 5 10 0 0 270 0 1
device=RESISTOR
T 50900 61900 5 10 1 1 0 0 1
value=10k
T 51600 61900 5 10 1 1 0 0 1
refdes=R3a
}
N 51400 62400 51400 62800 4
N 49300 62800 51400 62800 4
N 49300 62800 49300 62400 4
N 49300 58900 49300 58400 4
N 49300 58400 51400 58400 4
N 51400 61100 51400 61500 4
N 49300 59800 49300 61500 4
C 50300 62800 1 0 0 vcc-1.sym
{
T 50400 63200 5 10 0 1 0 0 1
netname=vcc
}
C 51900 61100 1 0 0 capacitor-1.sym
{
T 52100 61800 5 10 0 0 0 0 1
device=CAPACITOR
T 52100 62000 5 10 0 0 0 0 1
symversion=0.1
T 52200 61600 5 10 1 1 0 0 1
refdes=C2a
T 52200 60900 5 10 1 1 0 0 1
value=1m
}
N 51900 61300 51400 61300 4
C 53100 60900 1 270 0 resistor-2.sym
{
T 53450 60500 5 10 0 0 270 0 1
device=RESISTOR
T 52700 60400 5 10 1 1 0 0 1
value=100k
T 53400 60400 5 10 1 1 0 0 1
refdes=R5a
}
N 53200 60900 53200 61300 4
N 53200 60000 53200 59900 4
N 52800 61300 53200 61300 4
C 47600 60400 1 0 0 capacitor-1.sym
{
T 47800 61100 5 10 0 0 0 0 1
device=CAPACITOR
T 47800 61300 5 10 0 0 0 0 1
symversion=0.1
T 47900 60900 5 10 1 1 0 0 1
refdes=C1a
T 47900 60200 5 10 1 1 0 0 1
value=1m
}
N 48500 60600 49300 60600 4
N 49300 60600 50800 60600 4
N 49900 60600 50400 61100 4
{
T 50200 60600 5 10 1 1 0 0 1
netname=Vba
}
C 51300 59700 1 270 0 resistor-2.sym
{
T 51650 59300 5 10 0 0 270 0 1
device=RESISTOR
T 50900 59200 5 10 1 1 0 0 1
value=1000
T 51600 59200 5 10 1 1 0 0 1
refdes=R4a
}
N 51400 59700 51400 60100 4
N 51400 58800 51400 58400 4
C 53100 59600 1 0 0 gnd-1.sym
{
T 53000 59600 5 10 1 1 0 0 1
netname=0
}
C 50500 58400 1 180 0 vee-1.sym
{
T 50500 58400 5 10 0 0 0 0 1
netname=vee
}
N 47600 60600 47400 60900 4
{
T 47200 61000 5 10 1 1 0 0 1
netname=Vp
}
N 53200 61300 53800 61500 4
{
T 53800 61500 5 10 1 1 0 0 1
netname=Voa
}
N 68600 61700 68600 62600 4
N 67000 61200 68000 61200 4
C 68000 60700 1 0 0 npn-3.sym
{
T 68900 61200 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 68000 60700 5 10 0 1 0 0 1
model-name=genericNPN
T 68000 60700 5 10 0 0 0 0 1
model=npn
T 68500 61100 5 10 1 1 0 0 1
refdes=Q1c
}
N 67000 61200 67200 60900 4
{
T 66900 60400 5 10 1 1 0 0 1
netname=Vp
}
N 68600 60000 68600 60700 4
C 67200 62300 1 0 0 capacitor-1.sym
{
T 67400 63000 5 10 0 0 0 0 1
device=CAPACITOR
T 67400 63200 5 10 0 0 0 0 1
symversion=0.1
T 67500 62800 5 10 1 1 0 0 1
refdes=C2c
T 67500 62100 5 10 1 1 0 0 1
value=1m
}
N 68100 62500 68600 62500 4
N 66100 62500 65700 62700 4
{
T 65700 62700 5 10 1 1 0 0 1
netname=Voc
}
C 66600 62500 1 270 0 resistor-2.sym
{
T 66950 62100 5 10 0 0 270 0 1
device=RESISTOR
T 66900 61800 5 10 1 1 0 0 1
value=5k
T 66900 62000 5 10 1 1 0 0 1
refdes=RLc1
}
C 66600 61300 1 0 0 gnd-1.sym
{
T 66500 61300 5 10 1 1 0 0 1
netname=0
}
N 66100 62500 67200 62500 4
C 68500 63500 1 270 0 resistor-2.sym
{
T 68800 63000 5 10 1 1 0 0 1
value=1200
T 68800 63200 5 10 1 1 0 0 1
refdes=Rc1c
T 68850 63100 5 10 0 0 270 0 1
device=RESISTOR
}
N 68600 63500 68600 63600 4
C 70800 63500 1 270 0 resistor-2.sym
{
T 71150 63100 5 10 0 0 270 0 1
device=RESISTOR
T 71100 63000 5 10 1 1 0 0 1
value=1200
T 71100 63200 5 10 1 1 0 0 1
refdes=Rc2c
}
N 70900 63500 70900 63600 4
N 71300 62500 70900 62500 4
C 69500 63600 1 0 0 vcc-1.sym
{
T 69600 64000 5 10 0 1 0 0 1
netname=vcc
}
N 68600 63600 70900 63600 4
C 72500 62100 1 270 0 resistor-2.sym
{
T 72850 61700 5 10 0 0 270 0 1
device=RESISTOR
T 72800 61400 5 10 1 1 0 0 1
value=5k
T 72800 61600 5 10 1 1 0 0 1
refdes=RLc
}
N 72600 62100 72600 62500 4
N 72600 62500 72200 62500 4
C 71300 62300 1 0 0 capacitor-1.sym
{
T 71500 63000 5 10 0 0 0 0 1
device=CAPACITOR
T 71500 63200 5 10 0 0 0 0 1
symversion=0.1
T 71600 62800 5 10 1 1 0 0 1
refdes=C1c
T 71600 62100 5 10 1 1 0 0 1
value=1m
}
N 70900 61700 70900 62600 4
C 71500 60700 1 0 1 npn-3.sym
{
T 70600 61200 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 71500 60700 5 10 0 1 0 6 1
model-name=genericNPN
T 71500 60700 5 10 0 0 0 6 1
model=npn
T 71000 61100 5 10 1 1 0 6 1
refdes=Q2c
}
N 72600 62500 73200 62700 4
{
T 73200 62700 5 10 1 1 0 0 1
netname=Voic
}
N 71500 61200 72600 61200 4
C 72500 60500 1 0 0 gnd-1.sym
{
T 72400 60500 5 10 1 1 0 0 1
netname=0
}
N 72600 60800 72600 61200 4
N 70900 60000 70900 60700 4
N 68600 60000 70900 60000 4
T 65500 63000 9 10 1 0 0 0 2
non inverted
output
T 72700 63000 9 10 1 0 0 0 2
inverted
output
C 68000 57500 1 0 1 npn-3.sym
{
T 67100 58000 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 68000 57500 5 10 0 1 0 6 1
model-name=genericNPN
T 68000 57500 5 10 0 0 0 6 1
model=npn
T 67500 57900 5 10 1 1 0 6 1
refdes=Q3c
}
C 67200 59800 1 0 0 vcc-1.sym
N 67400 57300 67400 57500 4
C 67500 59700 1 90 1 resistor-2.sym
{
T 67150 59300 5 10 0 0 90 6 1
device=RESISTOR
T 67600 59300 5 10 1 1 180 6 1
value=3000
T 67600 59100 5 10 1 1 180 6 1
refdes=Rmc
}
N 67400 59700 67400 59800 4
N 67400 58500 67400 58800 4
C 67600 57300 1 180 0 vee-1.sym
{
T 67600 57300 5 10 0 0 0 0 1
netname=vee
}
N 68000 58000 68300 58000 4
N 68300 58000 68300 58700 4
C 69200 58200 1 0 0 npn-3.sym
{
T 70100 58700 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 69200 58200 5 10 0 1 0 0 1
model-name=genericNPN
T 69200 58200 5 10 0 0 0 0 1
model=npn
T 69700 58600 5 10 1 1 0 0 1
refdes=Q4c
}
N 69800 58000 69800 58200 4
N 69200 58700 67400 58700 4
C 70000 58000 1 180 0 vee-1.sym
{
T 70000 58000 5 10 0 0 0 0 1
netname=vee
}
N 69800 59200 69800 60000 4
T 81700 64400 9 20 1 0 0 0 1
Step Ⓓ
N 81400 62400 81400 62700 4
N 79100 62400 79100 62700 4
N 79100 62700 81400 62700 4
C 59200 63100 1 270 0 resistor-2.sym
{
T 59550 62700 5 10 0 0 270 0 1
device=RESISTOR
T 59500 62600 5 10 1 1 0 0 1
value=10k
T 59500 62800 5 10 1 1 0 0 1
refdes=Rc1b
}
N 59300 61200 59300 62200 4
N 59300 63100 59300 63300 4
N 58400 60700 58700 60700 4
C 58700 60200 1 0 0 npn-3.sym
{
T 59600 60700 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 58700 60200 5 10 0 1 0 0 1
model-name=genericNPN
T 58700 60200 5 10 0 0 0 0 1
model=npn
T 59200 60600 5 10 1 1 0 0 1
refdes=Q1b
}
B 55700 56700 8800 8300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
N 58400 60700 58200 60400 4
{
T 58300 60300 5 10 1 1 0 0 1
netname=Vp
}
C 63200 61600 1 270 0 resistor-2.sym
{
T 63550 61200 5 10 0 0 270 0 1
device=RESISTOR
T 63500 60900 5 10 1 1 0 0 1
value=100k
T 63500 61100 5 10 1 1 0 0 1
refdes=RLb
}
N 63300 61600 63300 61800 4
N 63300 61800 62900 61800 4
C 62000 61600 1 0 0 capacitor-1.sym
{
T 62300 62100 5 10 1 1 0 0 1
refdes=C1b
T 62300 61400 5 10 1 1 0 0 1
value=1m
T 62200 62300 5 10 0 0 0 0 1
device=CAPACITOR
T 62200 62500 5 10 0 0 0 0 1
symversion=0.1
}
C 61500 63100 1 270 0 resistor-2.sym
{
T 61850 62700 5 10 0 0 270 0 1
device=RESISTOR
T 61800 62600 5 10 1 1 0 0 1
value=10k
T 61800 62800 5 10 1 1 0 0 1
refdes=Rc2b
}
N 61600 61200 61600 62200 4
N 61600 63100 61600 63300 4
C 62200 60200 1 0 1 npn-3.sym
{
T 61300 60700 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 62200 60200 5 10 0 1 0 6 1
model-name=genericNPN
T 62200 60200 5 10 0 0 0 6 1
model=npn
T 61700 60600 5 10 1 1 0 6 1
refdes=Q2b
}
N 62000 61800 61600 61800 4
C 60700 57700 1 180 0 vee-1.sym
{
T 60700 57700 5 10 0 0 0 0 1
netname=vee
}
C 60400 58600 1 270 0 resistor-2.sym
{
T 60750 58200 5 10 0 0 270 0 1
device=RESISTOR
T 60700 58000 5 10 1 1 0 0 1
value=5k
T 60700 58200 5 10 1 1 0 0 1
refdes=REb
}
N 59300 58600 61600 58600 4
C 60200 63300 1 0 0 vcc-1.sym
{
T 60300 63700 5 10 0 1 0 0 1
netname=vcc
}
N 59300 63300 61600 63300 4
N 63300 61800 63900 62000 4
{
T 63900 62000 5 10 1 1 0 0 1
netname=Voib
}
N 62200 60700 63300 60700 4
C 63200 60000 1 0 0 gnd-1.sym
{
T 63100 60000 5 10 1 1 0 0 1
netname=0
}
N 63300 60300 63300 60700 4
C 57900 61600 1 0 0 capacitor-1.sym
{
T 58200 62100 5 10 1 1 0 0 1
refdes=C2b
T 58200 61400 5 10 1 1 0 0 1
value=1m
T 58100 62300 5 10 0 0 0 0 1
device=CAPACITOR
T 58100 62500 5 10 0 0 0 0 1
symversion=0.1
}
N 58800 61800 59300 61800 4
N 56800 61800 56400 62000 4
{
T 56400 62000 5 10 1 1 0 0 1
netname=Vob
}
C 57300 61800 1 270 0 resistor-2.sym
{
T 57650 61400 5 10 0 0 270 0 1
device=RESISTOR
T 57600 61100 5 10 1 1 0 0 1
value=100k
T 57600 61300 5 10 1 1 0 0 1
refdes=RLb1
}
C 57300 60600 1 0 0 gnd-1.sym
{
T 57200 60600 5 10 1 1 0 0 1
netname=0
}
N 56800 61800 57900 61800 4
C 59200 59900 1 270 0 resistor-2.sym
{
T 59550 59500 5 10 0 0 270 0 1
device=RESISTOR
T 59500 59400 5 10 1 1 0 0 1
value=100
T 59500 59600 5 10 1 1 0 0 1
refdes=Re1b
}
N 59300 59900 59300 60200 4
N 59300 59000 59300 58600 4
C 61500 59900 1 270 0 resistor-2.sym
{
T 61850 59500 5 10 0 0 270 0 1
device=RESISTOR
T 61800 59400 5 10 1 1 0 0 1
value=100
T 61800 59600 5 10 1 1 0 0 1
refdes=Re2b
}
N 61600 59900 61600 60200 4
N 61600 59000 61600 58600 4
T 55900 63300 9 10 1 0 0 0 8
Two common emitters conjoined make a basic differential amplifier.
There is no need to bias the base of the transistors because even when Vp 
is zero, it still is way more positive than Vee.
For the same reason the C1a capacitor is gone too: there is no DC component
to filter.
Check out the improved gain:

plot vp vob viob
T 63100 64400 9 20 1 0 0 0 1
Step Ⓑ
T 56200 62300 9 10 1 0 0 0 2
non inverted
output
T 63400 62300 9 10 1 0 0 0 2
inverted
output
T 61300 57700 9 10 1 0 0 0 2
This is the "single input" configuration:
Q2b base is at ground
