Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  5 16:02:03 2020
| Host         : PC-LORENZO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SortingCell_timing_summary_routed.rpt -pb SortingCell_timing_summary_routed.pb -rpx SortingCell_timing_summary_routed.rpx -warn_on_violation
| Design       : SortingCell
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.571        0.000                      0                  403        0.165        0.000                      0                  403        2.306        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
PL_clock  {0.000 2.806}        5.612           178.190         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PL_clock            0.571        0.000                      0                  403        0.165        0.000                      0                  403        2.306        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PL_clock
  To Clock:  PL_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 actual_output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.612ns  (PL_clock rise@5.612ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.952ns (21.445%)  route 3.487ns (78.555%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 9.990 - 5.612 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     4.970    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.426 f  actual_output_reg[22]/Q
                         net (fo=2, routed)           0.857     6.283    sorting_pipeline[4].last_stage.last_stage/out[22]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.407 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           0.967     7.374    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.498 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.626     8.124    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.248 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.441     8.689    sorting_pipeline[2].normal_stage.regular_cells/actual_output_reg[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I0_O)        0.124     8.813 r  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0/O
                         net (fo=16, routed)          0.596     9.409    sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0_n_0
    SLICE_X35Y14         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      5.612     5.612 r  
    U14                                               0.000     5.612 r  clk (IN)
                         net (fo=0)                   0.000     5.612    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.524 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.404    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.495 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.495     9.990    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X35Y14         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[0]/C
                         clock pessimism              0.455    10.445    
                         clock uncertainty           -0.035    10.410    
    SLICE_X35Y14         FDRE (Setup_fdre_C_R)       -0.429     9.981    sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 actual_output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.612ns  (PL_clock rise@5.612ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.952ns (21.445%)  route 3.487ns (78.555%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 9.990 - 5.612 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     4.970    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.426 f  actual_output_reg[22]/Q
                         net (fo=2, routed)           0.857     6.283    sorting_pipeline[4].last_stage.last_stage/out[22]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.407 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           0.967     7.374    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.498 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.626     8.124    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.248 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.441     8.689    sorting_pipeline[2].normal_stage.regular_cells/actual_output_reg[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I0_O)        0.124     8.813 r  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0/O
                         net (fo=16, routed)          0.596     9.409    sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0_n_0
    SLICE_X35Y14         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      5.612     5.612 r  
    U14                                               0.000     5.612 r  clk (IN)
                         net (fo=0)                   0.000     5.612    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.524 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.404    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.495 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.495     9.990    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X35Y14         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[3]/C
                         clock pessimism              0.455    10.445    
                         clock uncertainty           -0.035    10.410    
    SLICE_X35Y14         FDRE (Setup_fdre_C_R)       -0.429     9.981    sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 actual_output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.612ns  (PL_clock rise@5.612ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.952ns (21.445%)  route 3.487ns (78.555%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 9.990 - 5.612 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     4.970    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.426 f  actual_output_reg[22]/Q
                         net (fo=2, routed)           0.857     6.283    sorting_pipeline[4].last_stage.last_stage/out[22]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.407 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           0.967     7.374    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.498 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.626     8.124    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.248 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.441     8.689    sorting_pipeline[2].normal_stage.regular_cells/actual_output_reg[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I0_O)        0.124     8.813 r  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0/O
                         net (fo=16, routed)          0.596     9.409    sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0_n_0
    SLICE_X35Y14         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      5.612     5.612 r  
    U14                                               0.000     5.612 r  clk (IN)
                         net (fo=0)                   0.000     5.612    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.524 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.404    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.495 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.495     9.990    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X35Y14         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[6]/C
                         clock pessimism              0.455    10.445    
                         clock uncertainty           -0.035    10.410    
    SLICE_X35Y14         FDRE (Setup_fdre_C_R)       -0.429     9.981    sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 actual_output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.612ns  (PL_clock rise@5.612ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.952ns (21.190%)  route 3.541ns (78.810%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 10.066 - 5.612 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     4.970    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.426 f  actual_output_reg[22]/Q
                         net (fo=2, routed)           0.857     6.283    sorting_pipeline[4].last_stage.last_stage/out[22]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.407 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           0.967     7.374    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.498 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.626     8.124    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.248 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.488     8.736    sorting_pipeline[3].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.860 r  sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1/O
                         net (fo=16, routed)          0.603     9.463    sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      5.612     5.612 r  
    U14                                               0.000     5.612 r  clk (IN)
                         net (fo=0)                   0.000     5.612    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.524 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.404    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.495 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.571    10.066    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X36Y12         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[1]/C
                         clock pessimism              0.455    10.521    
                         clock uncertainty           -0.035    10.486    
    SLICE_X36Y12         FDRE (Setup_fdre_C_R)       -0.429    10.057    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[1]
  -------------------------------------------------------------------
                         required time                         10.057    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 actual_output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.612ns  (PL_clock rise@5.612ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.952ns (21.190%)  route 3.541ns (78.810%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 10.066 - 5.612 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     4.970    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.426 f  actual_output_reg[22]/Q
                         net (fo=2, routed)           0.857     6.283    sorting_pipeline[4].last_stage.last_stage/out[22]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.407 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           0.967     7.374    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.498 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.626     8.124    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.248 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.488     8.736    sorting_pipeline[3].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.860 r  sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1/O
                         net (fo=16, routed)          0.603     9.463    sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1_n_0
    SLICE_X36Y12         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      5.612     5.612 r  
    U14                                               0.000     5.612 r  clk (IN)
                         net (fo=0)                   0.000     5.612    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.524 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.404    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.495 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.571    10.066    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X36Y12         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[6]/C
                         clock pessimism              0.455    10.521    
                         clock uncertainty           -0.035    10.486    
    SLICE_X36Y12         FDRE (Setup_fdre_C_R)       -0.429    10.057    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[6]
  -------------------------------------------------------------------
                         required time                         10.057    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 actual_output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.612ns  (PL_clock rise@5.612ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.952ns (21.851%)  route 3.405ns (78.149%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 10.064 - 5.612 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     4.970    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.426 f  actual_output_reg[22]/Q
                         net (fo=2, routed)           0.857     6.283    sorting_pipeline[4].last_stage.last_stage/out[22]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.407 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           0.967     7.374    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.498 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.626     8.124    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.248 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.441     8.689    sorting_pipeline[2].normal_stage.regular_cells/actual_output_reg[1]
    SLICE_X37Y14         LUT4 (Prop_lut4_I0_O)        0.124     8.813 r  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0/O
                         net (fo=16, routed)          0.513     9.327    sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0_n_0
    SLICE_X38Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      5.612     5.612 r  
    U14                                               0.000     5.612 r  clk (IN)
                         net (fo=0)                   0.000     5.612    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.524 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.404    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.495 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569    10.064    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X38Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[7]/C
                         clock pessimism              0.455    10.519    
                         clock uncertainty           -0.035    10.484    
    SLICE_X38Y15         FDRE (Setup_fdre_C_R)       -0.524     9.960    sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[7]
  -------------------------------------------------------------------
                         required time                          9.960    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 actual_output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.612ns  (PL_clock rise@5.612ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.952ns (21.381%)  route 3.501ns (78.619%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 10.065 - 5.612 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     4.970    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.426 f  actual_output_reg[22]/Q
                         net (fo=2, routed)           0.857     6.283    sorting_pipeline[4].last_stage.last_stage/out[22]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.407 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           0.967     7.374    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.498 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.626     8.124    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.248 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.488     8.736    sorting_pipeline[3].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.860 r  sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1/O
                         net (fo=16, routed)          0.563     9.423    sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      5.612     5.612 r  
    U14                                               0.000     5.612 r  clk (IN)
                         net (fo=0)                   0.000     5.612    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.524 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.404    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.495 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570    10.065    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X36Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[0]/C
                         clock pessimism              0.455    10.520    
                         clock uncertainty           -0.035    10.485    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.429    10.056    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[0]
  -------------------------------------------------------------------
                         required time                         10.056    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 actual_output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.612ns  (PL_clock rise@5.612ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.952ns (21.381%)  route 3.501ns (78.619%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 10.065 - 5.612 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     4.970    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.426 f  actual_output_reg[22]/Q
                         net (fo=2, routed)           0.857     6.283    sorting_pipeline[4].last_stage.last_stage/out[22]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.407 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           0.967     7.374    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.498 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.626     8.124    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.248 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.488     8.736    sorting_pipeline[3].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.860 r  sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1/O
                         net (fo=16, routed)          0.563     9.423    sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      5.612     5.612 r  
    U14                                               0.000     5.612 r  clk (IN)
                         net (fo=0)                   0.000     5.612    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.524 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.404    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.495 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570    10.065    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X36Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[3]/C
                         clock pessimism              0.455    10.520    
                         clock uncertainty           -0.035    10.485    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.429    10.056    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[3]
  -------------------------------------------------------------------
                         required time                         10.056    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 actual_output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.612ns  (PL_clock rise@5.612ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.952ns (21.381%)  route 3.501ns (78.619%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 10.065 - 5.612 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     4.970    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.426 f  actual_output_reg[22]/Q
                         net (fo=2, routed)           0.857     6.283    sorting_pipeline[4].last_stage.last_stage/out[22]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.407 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           0.967     7.374    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.498 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.626     8.124    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.248 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.488     8.736    sorting_pipeline[3].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.860 r  sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1/O
                         net (fo=16, routed)          0.563     9.423    sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      5.612     5.612 r  
    U14                                               0.000     5.612 r  clk (IN)
                         net (fo=0)                   0.000     5.612    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.524 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.404    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.495 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570    10.065    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X36Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[5]/C
                         clock pessimism              0.455    10.520    
                         clock uncertainty           -0.035    10.485    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.429    10.056    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[5]
  -------------------------------------------------------------------
                         required time                         10.056    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 actual_output_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.612ns  (PL_clock rise@5.612ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.952ns (21.381%)  route 3.501ns (78.619%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 10.065 - 5.612 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     4.970    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.426 f  actual_output_reg[22]/Q
                         net (fo=2, routed)           0.857     6.283    sorting_pipeline[4].last_stage.last_stage/out[22]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.407 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           0.967     7.374    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.498 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.626     8.124    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.248 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.488     8.736    sorting_pipeline[3].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.124     8.860 r  sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1/O
                         net (fo=16, routed)          0.563     9.423    sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      5.612     5.612 r  
    U14                                               0.000     5.612 r  clk (IN)
                         net (fo=0)                   0.000     5.612    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.524 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.404    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.495 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570    10.065    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X36Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[7]/C
                         clock pessimism              0.455    10.520    
                         clock uncertainty           -0.035    10.485    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.429    10.056    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[7]
  -------------------------------------------------------------------
                         required time                         10.056    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  0.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sorting_pipeline[4].last_stage.last_stage/current_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.937%)  route 0.114ns (38.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.587     1.514    sorting_pipeline[4].last_stage.last_stage/CLK
    SLICE_X37Y12         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/current_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sorting_pipeline[4].last_stage.last_stage/current_data_reg[1]/Q
                         net (fo=3, routed)           0.114     1.769    sorting_pipeline[4].last_stage.last_stage/Q[1]
    SLICE_X38Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.814 r  sorting_pipeline[4].last_stage.last_stage/forwarded_data[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.814    sorting_pipeline[4].last_stage.last_stage/forwarded_data[1]_i_1__3_n_0
    SLICE_X38Y12         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.855     2.031    sorting_pipeline[4].last_stage.last_stage/CLK
    SLICE_X38Y12         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[1]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.120     1.649    sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sorting_pipeline[4].last_stage.last_stage/current_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.588     1.515    sorting_pipeline[4].last_stage.last_stage/CLK
    SLICE_X38Y11         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/current_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  sorting_pipeline[4].last_stage.last_stage/current_data_reg[3]/Q
                         net (fo=3, routed)           0.062     1.741    sorting_pipeline[4].last_stage.last_stage/Q[3]
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.786 r  sorting_pipeline[4].last_stage.last_stage/forwarded_data[3]_i_1__3/O
                         net (fo=1, routed)           0.000     1.786    sorting_pipeline[4].last_stage.last_stage/forwarded_data[3]_i_1__3_n_0
    SLICE_X39Y11         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.857     2.033    sorting_pipeline[4].last_stage.last_stage/CLK
    SLICE_X39Y11         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[3]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.092     1.620    sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.542%)  route 0.138ns (49.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.586     1.513    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X36Y14         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[4]/Q
                         net (fo=5, routed)           0.138     1.792    sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[7]_0[4]
    SLICE_X37Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.854     2.030    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X37Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[4]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.075     1.603    sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 sorting_pipeline[4].last_stage.last_stage/current_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.587     1.514    sorting_pipeline[4].last_stage.last_stage/CLK
    SLICE_X37Y12         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/current_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sorting_pipeline[4].last_stage.last_stage/current_data_reg[5]/Q
                         net (fo=3, routed)           0.146     1.801    sorting_pipeline[4].last_stage.last_stage/Q[5]
    SLICE_X38Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.846 r  sorting_pipeline[4].last_stage.last_stage/forwarded_data[5]_i_1__3/O
                         net (fo=1, routed)           0.000     1.846    sorting_pipeline[4].last_stage.last_stage/forwarded_data[5]_i_1__3_n_0
    SLICE_X38Y12         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.855     2.031    sorting_pipeline[4].last_stage.last_stage/CLK
    SLICE_X38Y12         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[5]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.121     1.650    sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 sorting_pipeline[4].last_stage.last_stage/current_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.588     1.515    sorting_pipeline[4].last_stage.last_stage/CLK
    SLICE_X38Y11         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/current_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  sorting_pipeline[4].last_stage.last_stage/current_data_reg[4]/Q
                         net (fo=3, routed)           0.093     1.772    sorting_pipeline[4].last_stage.last_stage/Q[4]
    SLICE_X39Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.817 r  sorting_pipeline[4].last_stage.last_stage/forwarded_data[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.817    sorting_pipeline[4].last_stage.last_stage/forwarded_data[4]_i_1__3_n_0
    SLICE_X39Y11         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.857     2.033    sorting_pipeline[4].last_stage.last_stage/CLK
    SLICE_X39Y11         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[4]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.092     1.620    sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.586     1.513    sorting_pipeline[1].normal_stage.regular_cells/CLK
    SLICE_X39Y14         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[3]/Q
                         net (fo=5, routed)           0.140     1.794    sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[7]_0[3]
    SLICE_X38Y14         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.854     2.030    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X38Y14         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[3]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.063     1.589    sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.078%)  route 0.141ns (49.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.586     1.513    sorting_pipeline[1].normal_stage.regular_cells/CLK
    SLICE_X39Y14         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[1]/Q
                         net (fo=5, routed)           0.141     1.794    sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[7]_0[1]
    SLICE_X38Y14         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.854     2.030    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X38Y14         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[1]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.059     1.585    sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.926%)  route 0.130ns (41.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.587     1.514    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X36Y12         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[6]/Q
                         net (fo=5, routed)           0.130     1.784    sorting_pipeline[4].last_stage.last_stage/D[6]
    SLICE_X39Y12         LUT4 (Prop_lut4_I3_O)        0.045     1.829 r  sorting_pipeline[4].last_stage.last_stage/forwarded_data[6]_i_1__3/O
                         net (fo=1, routed)           0.000     1.829    sorting_pipeline[4].last_stage.last_stage/forwarded_data[6]_i_1__3_n_0
    SLICE_X39Y12         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.855     2.031    sorting_pipeline[4].last_stage.last_stage/CLK
    SLICE_X39Y12         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[6]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.091     1.620    sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.934%)  route 0.153ns (52.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.586     1.513    sorting_pipeline[1].normal_stage.regular_cells/CLK
    SLICE_X36Y15         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[5]/Q
                         net (fo=5, routed)           0.153     1.807    sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[7]_0[5]
    SLICE_X37Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.853     2.029    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X37Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[5]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.066     1.592    sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sorting_pipeline[4].last_stage.last_stage/current_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Destination:            sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@2.806ns period=5.612ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.552%)  route 0.155ns (45.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.589     1.516    sorting_pipeline[4].last_stage.last_stage/CLK
    SLICE_X40Y12         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/current_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  sorting_pipeline[4].last_stage.last_stage/current_data_reg[7]/Q
                         net (fo=3, routed)           0.155     1.812    sorting_pipeline[4].last_stage.last_stage/Q[7]
    SLICE_X39Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.857 r  sorting_pipeline[4].last_stage.last_stage/forwarded_data[7]_i_2__3/O
                         net (fo=1, routed)           0.000     1.857    sorting_pipeline[4].last_stage.last_stage/forwarded_data[7]_i_2__3_n_0
    SLICE_X39Y12         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.855     2.031    sorting_pipeline[4].last_stage.last_stage/CLK
    SLICE_X39Y12         FDRE                                         r  sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[7]/C
                         clock pessimism             -0.482     1.549    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.092     1.641    sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PL_clock
Waveform(ns):       { 0.000 2.806 }
Period(ns):         5.612
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.612       3.457      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.612       4.612      SLICE_X41Y10   actual_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.612       4.612      SLICE_X41Y12   actual_output_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.612       4.612      SLICE_X41Y12   actual_output_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.612       4.612      SLICE_X41Y13   actual_output_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.612       4.612      SLICE_X41Y13   actual_output_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.612       4.612      SLICE_X41Y13   actual_output_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.612       4.612      SLICE_X41Y13   actual_output_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.612       4.612      SLICE_X41Y14   actual_output_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.612       4.612      SLICE_X41Y14   actual_output_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y15   actual_output_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y15   actual_output_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y15   actual_output_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y15   actual_output_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y16   actual_output_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y16   actual_output_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y16   actual_output_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X37Y15   sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X38Y15   sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y16   actual_output_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y10   actual_output_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y10   actual_output_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y12   actual_output_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y12   actual_output_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y12   actual_output_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y12   actual_output_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y13   actual_output_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y13   actual_output_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y13   actual_output_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.806       2.306      SLICE_X41Y13   actual_output_reg[15]/C



