library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity OR_Gate is
Port(A: in STD_LOGIC;
	  B: in STD_LOGIC;
	  S: out STd_LOGIC);
end OR_Gate;

architecture dataflow of OR_Gate is

begin

	S <= A OR B;
	
end dataflow;