
Project2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000044  00800100  00000cda  00000d6e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000cda  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000ab  00800144  00800144  00000db2  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000db2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000de4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e0  00000000  00000000  00000e24  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000169e  00000000  00000000  00000f04  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a0f  00000000  00000000  000025a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000932  00000000  00000000  00002fb1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000364  00000000  00000000  000038e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000660  00000000  00000000  00003c48  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000edc  00000000  00000000  000042a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c8  00000000  00000000  00005184  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 40 04 	jmp	0x880	; 0x880 <__vector_16>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 1c 05 	jmp	0xa38	; 0xa38 <__vector_18>
  4c:	0c 94 4a 05 	jmp	0xa94	; 0xa94 <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ea ed       	ldi	r30, 0xDA	; 218
  7c:	fc e0       	ldi	r31, 0x0C	; 12
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a4 34       	cpi	r26, 0x44	; 68
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a4 e4       	ldi	r26, 0x44	; 68
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	af 3e       	cpi	r26, 0xEF	; 239
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
  9e:	0c 94 6b 06 	jmp	0xcd6	; 0xcd6 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:
    p = (((p<<31)-var2)*3125)/var1;
    var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
    var2 = (((int64_t)dig_P8) * p) >> 19;
    p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
    return (uint32_t)p;
}
  a6:	cf 93       	push	r28
  a8:	df 93       	push	r29
  aa:	cd b7       	in	r28, 0x3d	; 61
  ac:	de b7       	in	r29, 0x3e	; 62
  ae:	69 97       	sbiw	r28, 0x19	; 25
  b0:	0f b6       	in	r0, 0x3f	; 63
  b2:	f8 94       	cli
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	0f be       	out	0x3f, r0	; 63
  b8:	cd bf       	out	0x3d, r28	; 61
  ba:	0e 94 ca 04 	call	0x994	; 0x994 <twi_init>
  be:	87 e6       	ldi	r24, 0x67	; 103
  c0:	90 e0       	ldi	r25, 0x00	; 0
  c2:	0e 94 74 05 	call	0xae8	; 0xae8 <uart_init>
  c6:	e1 e8       	ldi	r30, 0x81	; 129
  c8:	f0 e0       	ldi	r31, 0x00	; 0
  ca:	80 81       	ld	r24, Z
  cc:	8a 7f       	andi	r24, 0xFA	; 250
  ce:	80 83       	st	Z, r24
  d0:	80 81       	ld	r24, Z
  d2:	82 60       	ori	r24, 0x02	; 2
  d4:	80 83       	st	Z, r24
  d6:	ef e6       	ldi	r30, 0x6F	; 111
  d8:	f0 e0       	ldi	r31, 0x00	; 0
  da:	80 81       	ld	r24, Z
  dc:	81 60       	ori	r24, 0x01	; 1
  de:	80 83       	st	Z, r24
  e0:	85 b5       	in	r24, 0x25	; 37
  e2:	8c 7f       	andi	r24, 0xFC	; 252
  e4:	85 bd       	out	0x25, r24	; 37
  e6:	85 b5       	in	r24, 0x25	; 37
  e8:	84 60       	ori	r24, 0x04	; 4
  ea:	85 bd       	out	0x25, r24	; 37
  ec:	ee e6       	ldi	r30, 0x6E	; 110
  ee:	f0 e0       	ldi	r31, 0x00	; 0
  f0:	80 81       	ld	r24, Z
  f2:	81 60       	ori	r24, 0x01	; 1
  f4:	80 83       	st	Z, r24
  f6:	78 94       	sei
  f8:	8c ee       	ldi	r24, 0xEC	; 236
  fa:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <twi_start>
  fe:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <result>
 102:	4a e0       	ldi	r20, 0x0A	; 10
 104:	61 e9       	ldi	r22, 0x91	; 145
 106:	71 e0       	ldi	r23, 0x01	; 1
 108:	90 e0       	ldi	r25, 0x00	; 0
 10a:	0e 94 05 06 	call	0xc0a	; 0xc0a <__itoa_ncheck>
 10e:	85 e0       	ldi	r24, 0x05	; 5
 110:	91 e0       	ldi	r25, 0x01	; 1
 112:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
 116:	81 e9       	ldi	r24, 0x91	; 145
 118:	91 e0       	ldi	r25, 0x01	; 1
 11a:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
 11e:	8e e0       	ldi	r24, 0x0E	; 14
 120:	91 e0       	ldi	r25, 0x01	; 1
 122:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
 126:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <result>
 12a:	81 11       	cpse	r24, r1
 12c:	94 c0       	rjmp	.+296    	; 0x256 <main+0x1b0>
 12e:	88 e8       	ldi	r24, 0x88	; 136
 130:	0e 94 f7 04 	call	0x9ee	; 0x9ee <twi_write>
 134:	8d ee       	ldi	r24, 0xED	; 237
 136:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <twi_start>
 13a:	8e 01       	movw	r16, r28
 13c:	0f 5f       	subi	r16, 0xFF	; 255
 13e:	1f 4f       	sbci	r17, 0xFF	; 255
 140:	7e 01       	movw	r14, r28
 142:	39 e1       	ldi	r19, 0x19	; 25
 144:	e3 0e       	add	r14, r19
 146:	f1 1c       	adc	r15, r1
 148:	0e 94 02 05 	call	0xa04	; 0xa04 <twi_read_ack>
 14c:	f8 01       	movw	r30, r16
 14e:	81 93       	st	Z+, r24
 150:	8f 01       	movw	r16, r30
 152:	ee 16       	cp	r14, r30
 154:	ff 06       	cpc	r15, r31
 156:	c1 f7       	brne	.-16     	; 0x148 <main+0xa2>
 158:	0e 94 0d 05 	call	0xa1a	; 0xa1a <twi_read_nack>
 15c:	18 2f       	mov	r17, r24
 15e:	0e 94 18 05 	call	0xa30	; 0xa30 <twi_stop>
 162:	8a 81       	ldd	r24, Y+2	; 0x02
 164:	90 e0       	ldi	r25, 0x00	; 0
 166:	98 2f       	mov	r25, r24
 168:	88 27       	eor	r24, r24
 16a:	29 81       	ldd	r18, Y+1	; 0x01
 16c:	82 2b       	or	r24, r18
 16e:	90 93 b5 01 	sts	0x01B5, r25	; 0x8001b5 <dig_T1+0x1>
 172:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <dig_T1>
 176:	8c 81       	ldd	r24, Y+4	; 0x04
 178:	90 e0       	ldi	r25, 0x00	; 0
 17a:	98 2f       	mov	r25, r24
 17c:	88 27       	eor	r24, r24
 17e:	2b 81       	ldd	r18, Y+3	; 0x03
 180:	82 2b       	or	r24, r18
 182:	90 93 b9 01 	sts	0x01B9, r25	; 0x8001b9 <dig_T2+0x1>
 186:	80 93 b8 01 	sts	0x01B8, r24	; 0x8001b8 <dig_T2>
 18a:	8e 81       	ldd	r24, Y+6	; 0x06
 18c:	90 e0       	ldi	r25, 0x00	; 0
 18e:	98 2f       	mov	r25, r24
 190:	88 27       	eor	r24, r24
 192:	2d 81       	ldd	r18, Y+5	; 0x05
 194:	82 2b       	or	r24, r18
 196:	90 93 e2 01 	sts	0x01E2, r25	; 0x8001e2 <dig_T3+0x1>
 19a:	80 93 e1 01 	sts	0x01E1, r24	; 0x8001e1 <dig_T3>
 19e:	88 85       	ldd	r24, Y+8	; 0x08
 1a0:	90 e0       	ldi	r25, 0x00	; 0
 1a2:	98 2f       	mov	r25, r24
 1a4:	88 27       	eor	r24, r24
 1a6:	2f 81       	ldd	r18, Y+7	; 0x07
 1a8:	82 2b       	or	r24, r18
 1aa:	90 93 cf 01 	sts	0x01CF, r25	; 0x8001cf <dig_P1+0x1>
 1ae:	80 93 ce 01 	sts	0x01CE, r24	; 0x8001ce <dig_P1>
 1b2:	8a 85       	ldd	r24, Y+10	; 0x0a
 1b4:	90 e0       	ldi	r25, 0x00	; 0
 1b6:	98 2f       	mov	r25, r24
 1b8:	88 27       	eor	r24, r24
 1ba:	29 85       	ldd	r18, Y+9	; 0x09
 1bc:	82 2b       	or	r24, r18
 1be:	90 93 c0 01 	sts	0x01C0, r25	; 0x8001c0 <dig_P2+0x1>
 1c2:	80 93 bf 01 	sts	0x01BF, r24	; 0x8001bf <dig_P2>
 1c6:	8c 85       	ldd	r24, Y+12	; 0x0c
 1c8:	90 e0       	ldi	r25, 0x00	; 0
 1ca:	98 2f       	mov	r25, r24
 1cc:	88 27       	eor	r24, r24
 1ce:	2b 85       	ldd	r18, Y+11	; 0x0b
 1d0:	82 2b       	or	r24, r18
 1d2:	90 93 d1 01 	sts	0x01D1, r25	; 0x8001d1 <dig_P3+0x1>
 1d6:	80 93 d0 01 	sts	0x01D0, r24	; 0x8001d0 <dig_P3>
 1da:	8e 85       	ldd	r24, Y+14	; 0x0e
 1dc:	90 e0       	ldi	r25, 0x00	; 0
 1de:	98 2f       	mov	r25, r24
 1e0:	88 27       	eor	r24, r24
 1e2:	2d 85       	ldd	r18, Y+13	; 0x0d
 1e4:	82 2b       	or	r24, r18
 1e6:	90 93 c2 01 	sts	0x01C2, r25	; 0x8001c2 <dig_P4+0x1>
 1ea:	80 93 c1 01 	sts	0x01C1, r24	; 0x8001c1 <dig_P4>
 1ee:	88 89       	ldd	r24, Y+16	; 0x10
 1f0:	90 e0       	ldi	r25, 0x00	; 0
 1f2:	98 2f       	mov	r25, r24
 1f4:	88 27       	eor	r24, r24
 1f6:	2f 85       	ldd	r18, Y+15	; 0x0f
 1f8:	82 2b       	or	r24, r18
 1fa:	90 93 c5 01 	sts	0x01C5, r25	; 0x8001c5 <dig_P5+0x1>
 1fe:	80 93 c4 01 	sts	0x01C4, r24	; 0x8001c4 <dig_P5>
 202:	8a 89       	ldd	r24, Y+18	; 0x12
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	98 2f       	mov	r25, r24
 208:	88 27       	eor	r24, r24
 20a:	29 89       	ldd	r18, Y+17	; 0x11
 20c:	82 2b       	or	r24, r18
 20e:	90 93 e4 01 	sts	0x01E4, r25	; 0x8001e4 <dig_P6+0x1>
 212:	80 93 e3 01 	sts	0x01E3, r24	; 0x8001e3 <dig_P6>
 216:	8c 89       	ldd	r24, Y+20	; 0x14
 218:	90 e0       	ldi	r25, 0x00	; 0
 21a:	98 2f       	mov	r25, r24
 21c:	88 27       	eor	r24, r24
 21e:	2b 89       	ldd	r18, Y+19	; 0x13
 220:	82 2b       	or	r24, r18
 222:	90 93 b3 01 	sts	0x01B3, r25	; 0x8001b3 <dig_P7+0x1>
 226:	80 93 b2 01 	sts	0x01B2, r24	; 0x8001b2 <dig_P7>
 22a:	8e 89       	ldd	r24, Y+22	; 0x16
 22c:	90 e0       	ldi	r25, 0x00	; 0
 22e:	98 2f       	mov	r25, r24
 230:	88 27       	eor	r24, r24
 232:	2d 89       	ldd	r18, Y+21	; 0x15
 234:	82 2b       	or	r24, r18
 236:	90 93 d3 01 	sts	0x01D3, r25	; 0x8001d3 <dig_P8+0x1>
 23a:	80 93 d2 01 	sts	0x01D2, r24	; 0x8001d2 <dig_P8>
 23e:	88 8d       	ldd	r24, Y+24	; 0x18
 240:	90 e0       	ldi	r25, 0x00	; 0
 242:	98 2f       	mov	r25, r24
 244:	88 27       	eor	r24, r24
 246:	2f 89       	ldd	r18, Y+23	; 0x17
 248:	82 2b       	or	r24, r18
 24a:	90 93 e0 01 	sts	0x01E0, r25	; 0x8001e0 <dig_P9+0x1>
 24e:	80 93 df 01 	sts	0x01DF, r24	; 0x8001df <dig_P9>
 252:	10 93 ba 01 	sts	0x01BA, r17	; 0x8001ba <dig_H1>
 256:	8c ee       	ldi	r24, 0xEC	; 236
 258:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <twi_start>
 25c:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <result>
 260:	4a e0       	ldi	r20, 0x0A	; 10
 262:	61 e9       	ldi	r22, 0x91	; 145
 264:	71 e0       	ldi	r23, 0x01	; 1
 266:	90 e0       	ldi	r25, 0x00	; 0
 268:	0e 94 05 06 	call	0xc0a	; 0xc0a <__itoa_ncheck>
 26c:	81 e1       	ldi	r24, 0x11	; 17
 26e:	91 e0       	ldi	r25, 0x01	; 1
 270:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
 274:	81 e9       	ldi	r24, 0x91	; 145
 276:	91 e0       	ldi	r25, 0x01	; 1
 278:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
 27c:	8e e0       	ldi	r24, 0x0E	; 14
 27e:	91 e0       	ldi	r25, 0x01	; 1
 280:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
 284:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <result>
 288:	81 11       	cpse	r24, r1
 28a:	3f c0       	rjmp	.+126    	; 0x30a <main+0x264>
 28c:	81 ee       	ldi	r24, 0xE1	; 225
 28e:	0e 94 f7 04 	call	0x9ee	; 0x9ee <twi_write>
 292:	8d ee       	ldi	r24, 0xED	; 237
 294:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <twi_start>
 298:	8e 01       	movw	r16, r28
 29a:	0f 5f       	subi	r16, 0xFF	; 255
 29c:	1f 4f       	sbci	r17, 0xFF	; 255
 29e:	7e 01       	movw	r14, r28
 2a0:	f7 e0       	ldi	r31, 0x07	; 7
 2a2:	ef 0e       	add	r14, r31
 2a4:	f1 1c       	adc	r15, r1
 2a6:	0e 94 02 05 	call	0xa04	; 0xa04 <twi_read_ack>
 2aa:	f8 01       	movw	r30, r16
 2ac:	81 93       	st	Z+, r24
 2ae:	8f 01       	movw	r16, r30
 2b0:	ee 16       	cp	r14, r30
 2b2:	ff 06       	cpc	r15, r31
 2b4:	c1 f7       	brne	.-16     	; 0x2a6 <main+0x200>
 2b6:	0e 94 0d 05 	call	0xa1a	; 0xa1a <twi_read_nack>
 2ba:	18 2f       	mov	r17, r24
 2bc:	0e 94 18 05 	call	0xa30	; 0xa30 <twi_stop>
 2c0:	8a 81       	ldd	r24, Y+2	; 0x02
 2c2:	90 e0       	ldi	r25, 0x00	; 0
 2c4:	98 2f       	mov	r25, r24
 2c6:	88 27       	eor	r24, r24
 2c8:	29 81       	ldd	r18, Y+1	; 0x01
 2ca:	82 2b       	or	r24, r18
 2cc:	90 93 e6 01 	sts	0x01E6, r25	; 0x8001e6 <dig_H2+0x1>
 2d0:	80 93 e5 01 	sts	0x01E5, r24	; 0x8001e5 <dig_H2>
 2d4:	8b 81       	ldd	r24, Y+3	; 0x03
 2d6:	80 93 de 01 	sts	0x01DE, r24	; 0x8001de <dig_H3>
 2da:	2d 81       	ldd	r18, Y+5	; 0x05
 2dc:	8c 81       	ldd	r24, Y+4	; 0x04
 2de:	f0 e1       	ldi	r31, 0x10	; 16
 2e0:	8f 9f       	mul	r24, r31
 2e2:	c0 01       	movw	r24, r0
 2e4:	11 24       	eor	r1, r1
 2e6:	90 93 b7 01 	sts	0x01B7, r25	; 0x8001b7 <dig_H4+0x1>
 2ea:	80 93 b6 01 	sts	0x01B6, r24	; 0x8001b6 <dig_H4>
 2ee:	8e 81       	ldd	r24, Y+6	; 0x06
 2f0:	30 e1       	ldi	r19, 0x10	; 16
 2f2:	83 9f       	mul	r24, r19
 2f4:	c0 01       	movw	r24, r0
 2f6:	11 24       	eor	r1, r1
 2f8:	22 95       	swap	r18
 2fa:	2f 70       	andi	r18, 0x0F	; 15
 2fc:	82 2b       	or	r24, r18
 2fe:	90 93 d9 01 	sts	0x01D9, r25	; 0x8001d9 <dig_H5+0x1>
 302:	80 93 d8 01 	sts	0x01D8, r24	; 0x8001d8 <dig_H5>
 306:	10 93 c3 01 	sts	0x01C3, r17	; 0x8001c3 <dig_H6>
 30a:	8c ee       	ldi	r24, 0xEC	; 236
 30c:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <twi_start>
 310:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <result>
 314:	4a e0       	ldi	r20, 0x0A	; 10
 316:	61 e9       	ldi	r22, 0x91	; 145
 318:	71 e0       	ldi	r23, 0x01	; 1
 31a:	90 e0       	ldi	r25, 0x00	; 0
 31c:	0e 94 05 06 	call	0xc0a	; 0xc0a <__itoa_ncheck>
 320:	8b e1       	ldi	r24, 0x1B	; 27
 322:	91 e0       	ldi	r25, 0x01	; 1
 324:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
 328:	81 e9       	ldi	r24, 0x91	; 145
 32a:	91 e0       	ldi	r25, 0x01	; 1
 32c:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
 330:	8e e0       	ldi	r24, 0x0E	; 14
 332:	91 e0       	ldi	r25, 0x01	; 1
 334:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
 338:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <result>
 33c:	81 11       	cpse	r24, r1
 33e:	14 c0       	rjmp	.+40     	; 0x368 <main+0x2c2>
 340:	85 ef       	ldi	r24, 0xF5	; 245
 342:	0e 94 f7 04 	call	0x9ee	; 0x9ee <twi_write>
 346:	80 eb       	ldi	r24, 0xB0	; 176
 348:	0e 94 f7 04 	call	0x9ee	; 0x9ee <twi_write>
 34c:	82 ef       	ldi	r24, 0xF2	; 242
 34e:	0e 94 f7 04 	call	0x9ee	; 0x9ee <twi_write>
 352:	85 e0       	ldi	r24, 0x05	; 5
 354:	0e 94 f7 04 	call	0x9ee	; 0x9ee <twi_write>
 358:	84 ef       	ldi	r24, 0xF4	; 244
 35a:	0e 94 f7 04 	call	0x9ee	; 0x9ee <twi_write>
 35e:	87 eb       	ldi	r24, 0xB7	; 183
 360:	0e 94 f7 04 	call	0x9ee	; 0x9ee <twi_write>
 364:	0e 94 18 05 	call	0xa30	; 0xa30 <twi_stop>
 368:	ff cf       	rjmp	.-2      	; 0x368 <main+0x2c2>

0000036a <__vector_13>:
 36a:	1f 92       	push	r1
 36c:	0f 92       	push	r0
 36e:	0f b6       	in	r0, 0x3f	; 63
 370:	0f 92       	push	r0
 372:	11 24       	eor	r1, r1
 374:	cf 92       	push	r12
 376:	df 92       	push	r13
 378:	ef 92       	push	r14
 37a:	ff 92       	push	r15
 37c:	0f 93       	push	r16
 37e:	1f 93       	push	r17
 380:	2f 93       	push	r18
 382:	3f 93       	push	r19
 384:	4f 93       	push	r20
 386:	5f 93       	push	r21
 388:	6f 93       	push	r22
 38a:	7f 93       	push	r23
 38c:	8f 93       	push	r24
 38e:	9f 93       	push	r25
 390:	af 93       	push	r26
 392:	bf 93       	push	r27
 394:	ef 93       	push	r30
 396:	ff 93       	push	r31
 398:	cf 93       	push	r28
 39a:	df 93       	push	r29
 39c:	cd b7       	in	r28, 0x3d	; 61
 39e:	de b7       	in	r29, 0x3e	; 62
 3a0:	28 97       	sbiw	r28, 0x08	; 8
 3a2:	de bf       	out	0x3e, r29	; 62
 3a4:	cd bf       	out	0x3d, r28	; 61
 3a6:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <i.2132>
 3aa:	90 91 47 01 	lds	r25, 0x0147	; 0x800147 <i.2132+0x1>
 3ae:	87 39       	cpi	r24, 0x97	; 151
 3b0:	91 05       	cpc	r25, r1
 3b2:	34 f4       	brge	.+12     	; 0x3c0 <__vector_13+0x56>
 3b4:	01 96       	adiw	r24, 0x01	; 1
 3b6:	90 93 47 01 	sts	0x0147, r25	; 0x800147 <i.2132+0x1>
 3ba:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <i.2132>
 3be:	b0 c0       	rjmp	.+352    	; 0x520 <__LOCK_REGION_LENGTH__+0x120>
 3c0:	10 92 47 01 	sts	0x0147, r1	; 0x800147 <i.2132+0x1>
 3c4:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <i.2132>
 3c8:	8c ee       	ldi	r24, 0xEC	; 236
 3ca:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <twi_start>
 3ce:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <result>
 3d2:	4a e0       	ldi	r20, 0x0A	; 10
 3d4:	61 e9       	ldi	r22, 0x91	; 145
 3d6:	71 e0       	ldi	r23, 0x01	; 1
 3d8:	90 e0       	ldi	r25, 0x00	; 0
 3da:	0e 94 05 06 	call	0xc0a	; 0xc0a <__itoa_ncheck>
 3de:	88 e2       	ldi	r24, 0x28	; 40
 3e0:	91 e0       	ldi	r25, 0x01	; 1
 3e2:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
 3e6:	81 e9       	ldi	r24, 0x91	; 145
 3e8:	91 e0       	ldi	r25, 0x01	; 1
 3ea:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
 3ee:	8e e0       	ldi	r24, 0x0E	; 14
 3f0:	91 e0       	ldi	r25, 0x01	; 1
 3f2:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
 3f6:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <result>
 3fa:	81 11       	cpse	r24, r1
 3fc:	91 c0       	rjmp	.+290    	; 0x520 <__LOCK_REGION_LENGTH__+0x120>
 3fe:	87 ef       	ldi	r24, 0xF7	; 247
 400:	0e 94 f7 04 	call	0x9ee	; 0x9ee <twi_write>
 404:	8d ee       	ldi	r24, 0xED	; 237
 406:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <twi_start>
 40a:	8e 01       	movw	r16, r28
 40c:	0f 5f       	subi	r16, 0xFF	; 255
 40e:	1f 4f       	sbci	r17, 0xFF	; 255
 410:	7e 01       	movw	r14, r28
 412:	89 e0       	ldi	r24, 0x09	; 9
 414:	e8 0e       	add	r14, r24
 416:	f1 1c       	adc	r15, r1
 418:	0e 94 02 05 	call	0xa04	; 0xa04 <twi_read_ack>
 41c:	f8 01       	movw	r30, r16
 41e:	81 93       	st	Z+, r24
 420:	8f 01       	movw	r16, r30
 422:	ee 15       	cp	r30, r14
 424:	ff 05       	cpc	r31, r15
 426:	c1 f7       	brne	.-16     	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
 428:	0e 94 18 05 	call	0xa30	; 0xa30 <twi_stop>
 42c:	8c 81       	ldd	r24, Y+4	; 0x04
 42e:	90 e0       	ldi	r25, 0x00	; 0
 430:	a0 e0       	ldi	r26, 0x00	; 0
 432:	b0 e0       	ldi	r27, 0x00	; 0
 434:	ac 01       	movw	r20, r24
 436:	bd 01       	movw	r22, r26
 438:	03 2e       	mov	r0, r19
 43a:	3c e0       	ldi	r19, 0x0C	; 12
 43c:	44 0f       	add	r20, r20
 43e:	55 1f       	adc	r21, r21
 440:	66 1f       	adc	r22, r22
 442:	77 1f       	adc	r23, r23
 444:	3a 95       	dec	r19
 446:	d1 f7       	brne	.-12     	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
 448:	30 2d       	mov	r19, r0
 44a:	9d 81       	ldd	r25, Y+5	; 0x05
 44c:	89 2f       	mov	r24, r25
 44e:	90 e0       	ldi	r25, 0x00	; 0
 450:	a0 e0       	ldi	r26, 0x00	; 0
 452:	b0 e0       	ldi	r27, 0x00	; 0
 454:	88 0f       	add	r24, r24
 456:	99 1f       	adc	r25, r25
 458:	aa 1f       	adc	r26, r26
 45a:	bb 1f       	adc	r27, r27
 45c:	88 0f       	add	r24, r24
 45e:	99 1f       	adc	r25, r25
 460:	aa 1f       	adc	r26, r26
 462:	bb 1f       	adc	r27, r27
 464:	88 0f       	add	r24, r24
 466:	99 1f       	adc	r25, r25
 468:	aa 1f       	adc	r26, r26
 46a:	bb 1f       	adc	r27, r27
 46c:	88 0f       	add	r24, r24
 46e:	99 1f       	adc	r25, r25
 470:	aa 1f       	adc	r26, r26
 472:	bb 1f       	adc	r27, r27
 474:	84 2b       	or	r24, r20
 476:	95 2b       	or	r25, r21
 478:	a6 2b       	or	r26, r22
 47a:	b7 2b       	or	r27, r23
 47c:	2e 81       	ldd	r18, Y+6	; 0x06
 47e:	22 95       	swap	r18
 480:	2f 70       	andi	r18, 0x0F	; 15
 482:	82 2b       	or	r24, r18
 484:	0f 81       	ldd	r16, Y+7	; 0x07
 486:	10 e0       	ldi	r17, 0x00	; 0
 488:	20 e0       	ldi	r18, 0x00	; 0
 48a:	30 e0       	ldi	r19, 0x00	; 0
 48c:	32 2f       	mov	r19, r18
 48e:	21 2f       	mov	r18, r17
 490:	10 2f       	mov	r17, r16
 492:	00 27       	eor	r16, r16
 494:	48 85       	ldd	r20, Y+8	; 0x08
 496:	04 2b       	or	r16, r20
 498:	49 81       	ldd	r20, Y+1	; 0x01
 49a:	50 e0       	ldi	r21, 0x00	; 0
 49c:	60 e0       	ldi	r22, 0x00	; 0
 49e:	70 e0       	ldi	r23, 0x00	; 0
 4a0:	6a 01       	movw	r12, r20
 4a2:	7b 01       	movw	r14, r22
 4a4:	0b 2e       	mov	r0, r27
 4a6:	bc e0       	ldi	r27, 0x0C	; 12
 4a8:	cc 0c       	add	r12, r12
 4aa:	dd 1c       	adc	r13, r13
 4ac:	ee 1c       	adc	r14, r14
 4ae:	ff 1c       	adc	r15, r15
 4b0:	ba 95       	dec	r27
 4b2:	d1 f7       	brne	.-12     	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
 4b4:	b0 2d       	mov	r27, r0
 4b6:	5a 81       	ldd	r21, Y+2	; 0x02
 4b8:	45 2f       	mov	r20, r21
 4ba:	50 e0       	ldi	r21, 0x00	; 0
 4bc:	60 e0       	ldi	r22, 0x00	; 0
 4be:	70 e0       	ldi	r23, 0x00	; 0
 4c0:	44 0f       	add	r20, r20
 4c2:	55 1f       	adc	r21, r21
 4c4:	66 1f       	adc	r22, r22
 4c6:	77 1f       	adc	r23, r23
 4c8:	44 0f       	add	r20, r20
 4ca:	55 1f       	adc	r21, r21
 4cc:	66 1f       	adc	r22, r22
 4ce:	77 1f       	adc	r23, r23
 4d0:	44 0f       	add	r20, r20
 4d2:	55 1f       	adc	r21, r21
 4d4:	66 1f       	adc	r22, r22
 4d6:	77 1f       	adc	r23, r23
 4d8:	44 0f       	add	r20, r20
 4da:	55 1f       	adc	r21, r21
 4dc:	66 1f       	adc	r22, r22
 4de:	77 1f       	adc	r23, r23
 4e0:	4c 29       	or	r20, r12
 4e2:	5d 29       	or	r21, r13
 4e4:	6e 29       	or	r22, r14
 4e6:	7f 29       	or	r23, r15
 4e8:	eb 81       	ldd	r30, Y+3	; 0x03
 4ea:	e2 95       	swap	r30
 4ec:	ef 70       	andi	r30, 0x0F	; 15
 4ee:	4e 2b       	or	r20, r30
 4f0:	40 93 da 01 	sts	0x01DA, r20	; 0x8001da <press>
 4f4:	50 93 db 01 	sts	0x01DB, r21	; 0x8001db <press+0x1>
 4f8:	60 93 dc 01 	sts	0x01DC, r22	; 0x8001dc <press+0x2>
 4fc:	70 93 dd 01 	sts	0x01DD, r23	; 0x8001dd <press+0x3>
 500:	80 93 bb 01 	sts	0x01BB, r24	; 0x8001bb <temp>
 504:	90 93 bc 01 	sts	0x01BC, r25	; 0x8001bc <temp+0x1>
 508:	a0 93 bd 01 	sts	0x01BD, r26	; 0x8001bd <temp+0x2>
 50c:	b0 93 be 01 	sts	0x01BE, r27	; 0x8001be <temp+0x3>
 510:	00 93 8d 01 	sts	0x018D, r16	; 0x80018d <hum>
 514:	10 93 8e 01 	sts	0x018E, r17	; 0x80018e <hum+0x1>
 518:	20 93 8f 01 	sts	0x018F, r18	; 0x80018f <hum+0x2>
 51c:	30 93 90 01 	sts	0x0190, r19	; 0x800190 <hum+0x3>
 520:	28 96       	adiw	r28, 0x08	; 8
 522:	0f b6       	in	r0, 0x3f	; 63
 524:	f8 94       	cli
 526:	de bf       	out	0x3e, r29	; 62
 528:	0f be       	out	0x3f, r0	; 63
 52a:	cd bf       	out	0x3d, r28	; 61
 52c:	df 91       	pop	r29
 52e:	cf 91       	pop	r28
 530:	ff 91       	pop	r31
 532:	ef 91       	pop	r30
 534:	bf 91       	pop	r27
 536:	af 91       	pop	r26
 538:	9f 91       	pop	r25
 53a:	8f 91       	pop	r24
 53c:	7f 91       	pop	r23
 53e:	6f 91       	pop	r22
 540:	5f 91       	pop	r21
 542:	4f 91       	pop	r20
 544:	3f 91       	pop	r19
 546:	2f 91       	pop	r18
 548:	1f 91       	pop	r17
 54a:	0f 91       	pop	r16
 54c:	ff 90       	pop	r15
 54e:	ef 90       	pop	r14
 550:	df 90       	pop	r13
 552:	cf 90       	pop	r12
 554:	0f 90       	pop	r0
 556:	0f be       	out	0x3f, r0	; 63
 558:	0f 90       	pop	r0
 55a:	1f 90       	pop	r1
 55c:	18 95       	reti

0000055e <comp_temp>:
 55e:	8f 92       	push	r8
 560:	9f 92       	push	r9
 562:	af 92       	push	r10
 564:	bf 92       	push	r11
 566:	cf 92       	push	r12
 568:	df 92       	push	r13
 56a:	ef 92       	push	r14
 56c:	ff 92       	push	r15
 56e:	0f 93       	push	r16
 570:	1f 93       	push	r17
 572:	00 91 b4 01 	lds	r16, 0x01B4	; 0x8001b4 <dig_T1>
 576:	10 91 b5 01 	lds	r17, 0x01B5	; 0x8001b5 <dig_T1+0x1>
 57a:	20 e0       	ldi	r18, 0x00	; 0
 57c:	30 e0       	ldi	r19, 0x00	; 0
 57e:	6b 01       	movw	r12, r22
 580:	7c 01       	movw	r14, r24
 582:	68 94       	set
 584:	13 f8       	bld	r1, 3
 586:	f5 94       	asr	r15
 588:	e7 94       	ror	r14
 58a:	d7 94       	ror	r13
 58c:	c7 94       	ror	r12
 58e:	16 94       	lsr	r1
 590:	d1 f7       	brne	.-12     	; 0x586 <comp_temp+0x28>
 592:	c0 1a       	sub	r12, r16
 594:	d1 0a       	sbc	r13, r17
 596:	e2 0a       	sbc	r14, r18
 598:	f3 0a       	sbc	r15, r19
 59a:	dc 01       	movw	r26, r24
 59c:	cb 01       	movw	r24, r22
 59e:	68 94       	set
 5a0:	12 f8       	bld	r1, 2
 5a2:	b5 95       	asr	r27
 5a4:	a7 95       	ror	r26
 5a6:	97 95       	ror	r25
 5a8:	87 95       	ror	r24
 5aa:	16 94       	lsr	r1
 5ac:	d1 f7       	brne	.-12     	; 0x5a2 <comp_temp+0x44>
 5ae:	00 0f       	add	r16, r16
 5b0:	11 1f       	adc	r17, r17
 5b2:	22 1f       	adc	r18, r18
 5b4:	33 1f       	adc	r19, r19
 5b6:	4c 01       	movw	r8, r24
 5b8:	5d 01       	movw	r10, r26
 5ba:	80 1a       	sub	r8, r16
 5bc:	91 0a       	sbc	r9, r17
 5be:	a2 0a       	sbc	r10, r18
 5c0:	b3 0a       	sbc	r11, r19
 5c2:	a5 01       	movw	r20, r10
 5c4:	94 01       	movw	r18, r8
 5c6:	a0 91 b8 01 	lds	r26, 0x01B8	; 0x8001b8 <dig_T2>
 5ca:	b0 91 b9 01 	lds	r27, 0x01B9	; 0x8001b9 <dig_T2+0x1>
 5ce:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__mulshisi3>
 5d2:	4b 01       	movw	r8, r22
 5d4:	5c 01       	movw	r10, r24
 5d6:	07 2e       	mov	r0, r23
 5d8:	7b e0       	ldi	r23, 0x0B	; 11
 5da:	b5 94       	asr	r11
 5dc:	a7 94       	ror	r10
 5de:	97 94       	ror	r9
 5e0:	87 94       	ror	r8
 5e2:	7a 95       	dec	r23
 5e4:	d1 f7       	brne	.-12     	; 0x5da <comp_temp+0x7c>
 5e6:	70 2d       	mov	r23, r0
 5e8:	a7 01       	movw	r20, r14
 5ea:	96 01       	movw	r18, r12
 5ec:	c7 01       	movw	r24, r14
 5ee:	b6 01       	movw	r22, r12
 5f0:	0e 94 b1 05 	call	0xb62	; 0xb62 <__mulsi3>
 5f4:	9b 01       	movw	r18, r22
 5f6:	ac 01       	movw	r20, r24
 5f8:	01 2e       	mov	r0, r17
 5fa:	1c e0       	ldi	r17, 0x0C	; 12
 5fc:	55 95       	asr	r21
 5fe:	47 95       	ror	r20
 600:	37 95       	ror	r19
 602:	27 95       	ror	r18
 604:	1a 95       	dec	r17
 606:	d1 f7       	brne	.-12     	; 0x5fc <comp_temp+0x9e>
 608:	10 2d       	mov	r17, r0
 60a:	a0 91 e1 01 	lds	r26, 0x01E1	; 0x8001e1 <dig_T3>
 60e:	b0 91 e2 01 	lds	r27, 0x01E2	; 0x8001e2 <dig_T3+0x1>
 612:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__mulshisi3>
 616:	dc 01       	movw	r26, r24
 618:	cb 01       	movw	r24, r22
 61a:	07 2e       	mov	r0, r23
 61c:	7e e0       	ldi	r23, 0x0E	; 14
 61e:	b5 95       	asr	r27
 620:	a7 95       	ror	r26
 622:	97 95       	ror	r25
 624:	87 95       	ror	r24
 626:	7a 95       	dec	r23
 628:	d1 f7       	brne	.-12     	; 0x61e <comp_temp+0xc0>
 62a:	70 2d       	mov	r23, r0
 62c:	88 0d       	add	r24, r8
 62e:	99 1d       	adc	r25, r9
 630:	aa 1d       	adc	r26, r10
 632:	bb 1d       	adc	r27, r11
 634:	80 93 e7 01 	sts	0x01E7, r24	; 0x8001e7 <t_fine>
 638:	90 93 e8 01 	sts	0x01E8, r25	; 0x8001e8 <t_fine+0x1>
 63c:	a0 93 e9 01 	sts	0x01E9, r26	; 0x8001e9 <t_fine+0x2>
 640:	b0 93 ea 01 	sts	0x01EA, r27	; 0x8001ea <t_fine+0x3>
 644:	8c 01       	movw	r16, r24
 646:	9d 01       	movw	r18, r26
 648:	00 0f       	add	r16, r16
 64a:	11 1f       	adc	r17, r17
 64c:	22 1f       	adc	r18, r18
 64e:	33 1f       	adc	r19, r19
 650:	00 0f       	add	r16, r16
 652:	11 1f       	adc	r17, r17
 654:	22 1f       	adc	r18, r18
 656:	33 1f       	adc	r19, r19
 658:	80 0f       	add	r24, r16
 65a:	91 1f       	adc	r25, r17
 65c:	a2 1f       	adc	r26, r18
 65e:	b3 1f       	adc	r27, r19
 660:	80 58       	subi	r24, 0x80	; 128
 662:	9f 4f       	sbci	r25, 0xFF	; 255
 664:	af 4f       	sbci	r26, 0xFF	; 255
 666:	bf 4f       	sbci	r27, 0xFF	; 255
 668:	69 2f       	mov	r22, r25
 66a:	7a 2f       	mov	r23, r26
 66c:	8b 2f       	mov	r24, r27
 66e:	99 27       	eor	r25, r25
 670:	87 fd       	sbrc	r24, 7
 672:	9a 95       	dec	r25
 674:	1f 91       	pop	r17
 676:	0f 91       	pop	r16
 678:	ff 90       	pop	r15
 67a:	ef 90       	pop	r14
 67c:	df 90       	pop	r13
 67e:	cf 90       	pop	r12
 680:	bf 90       	pop	r11
 682:	af 90       	pop	r10
 684:	9f 90       	pop	r9
 686:	8f 90       	pop	r8
 688:	08 95       	ret

0000068a <comp_hum>:

// Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format
// (22 integer and 10 fractional bits).
// Output value of “47445” represents 47445/1024 = 46.333 %RH
uint32_t comp_hum(int32_t hum)
{
 68a:	4f 92       	push	r4
 68c:	5f 92       	push	r5
 68e:	6f 92       	push	r6
 690:	7f 92       	push	r7
 692:	8f 92       	push	r8
 694:	9f 92       	push	r9
 696:	af 92       	push	r10
 698:	bf 92       	push	r11
 69a:	cf 92       	push	r12
 69c:	df 92       	push	r13
 69e:	ef 92       	push	r14
 6a0:	ff 92       	push	r15
    int32_t v_x1_u32r;
    
    v_x1_u32r = (t_fine - ((int32_t)76800));
 6a2:	80 90 e7 01 	lds	r8, 0x01E7	; 0x8001e7 <t_fine>
 6a6:	90 90 e8 01 	lds	r9, 0x01E8	; 0x8001e8 <t_fine+0x1>
 6aa:	a0 90 e9 01 	lds	r10, 0x01E9	; 0x8001e9 <t_fine+0x2>
 6ae:	b0 90 ea 01 	lds	r11, 0x01EA	; 0x8001ea <t_fine+0x3>
 6b2:	2c e2       	ldi	r18, 0x2C	; 44
 6b4:	92 1a       	sub	r9, r18
 6b6:	21 e0       	ldi	r18, 0x01	; 1
 6b8:	a2 0a       	sbc	r10, r18
 6ba:	b1 08       	sbc	r11, r1
    v_x1_u32r = (((((hum << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5)*
        v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *
 6bc:	6b 01       	movw	r12, r22
 6be:	7c 01       	movw	r14, r24
 6c0:	0b 2e       	mov	r0, r27
 6c2:	be e0       	ldi	r27, 0x0E	; 14
 6c4:	cc 0c       	add	r12, r12
 6c6:	dd 1c       	adc	r13, r13
 6c8:	ee 1c       	adc	r14, r14
 6ca:	ff 1c       	adc	r15, r15
 6cc:	ba 95       	dec	r27
 6ce:	d1 f7       	brne	.-12     	; 0x6c4 <comp_hum+0x3a>
 6d0:	b0 2d       	mov	r27, r0
 6d2:	80 91 b6 01 	lds	r24, 0x01B6	; 0x8001b6 <dig_H4>
 6d6:	90 91 b7 01 	lds	r25, 0x01B7	; 0x8001b7 <dig_H4+0x1>
 6da:	09 2e       	mov	r0, r25
 6dc:	00 0c       	add	r0, r0
 6de:	aa 0b       	sbc	r26, r26
 6e0:	bb 0b       	sbc	r27, r27
 6e2:	07 2e       	mov	r0, r23
 6e4:	74 e1       	ldi	r23, 0x14	; 20
 6e6:	88 0f       	add	r24, r24
 6e8:	99 1f       	adc	r25, r25
 6ea:	aa 1f       	adc	r26, r26
 6ec:	bb 1f       	adc	r27, r27
 6ee:	7a 95       	dec	r23
 6f0:	d1 f7       	brne	.-12     	; 0x6e6 <comp_hum+0x5c>
 6f2:	70 2d       	mov	r23, r0
 6f4:	c8 1a       	sub	r12, r24
 6f6:	d9 0a       	sbc	r13, r25
 6f8:	ea 0a       	sbc	r14, r26
 6fa:	fb 0a       	sbc	r15, r27
 6fc:	a0 91 d8 01 	lds	r26, 0x01D8	; 0x8001d8 <dig_H5>
 700:	b0 91 d9 01 	lds	r27, 0x01D9	; 0x8001d9 <dig_H5+0x1>
 704:	a5 01       	movw	r20, r10
 706:	94 01       	movw	r18, r8
 708:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__mulshisi3>
 70c:	c6 1a       	sub	r12, r22
 70e:	d7 0a       	sbc	r13, r23
 710:	e8 0a       	sbc	r14, r24
 712:	f9 0a       	sbc	r15, r25
 714:	30 e4       	ldi	r19, 0x40	; 64
 716:	d3 0e       	add	r13, r19
 718:	e1 1c       	adc	r14, r1
 71a:	f1 1c       	adc	r15, r1
 71c:	0b 2e       	mov	r0, r27
 71e:	bf e0       	ldi	r27, 0x0F	; 15
 720:	f5 94       	asr	r15
 722:	e7 94       	ror	r14
 724:	d7 94       	ror	r13
 726:	c7 94       	ror	r12
 728:	ba 95       	dec	r27
 72a:	d1 f7       	brne	.-12     	; 0x720 <comp_hum+0x96>
 72c:	b0 2d       	mov	r27, r0
        ((int32_t)dig_H6))>>10)*(((v_x1_u32r * ((int32_t)dig_H3)) >> 11) + 
        ((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)dig_H2)+
        8192) >> 14));
 72e:	a0 91 de 01 	lds	r26, 0x01DE	; 0x8001de <dig_H3>
 732:	b0 e0       	ldi	r27, 0x00	; 0
 734:	a5 01       	movw	r20, r10
 736:	94 01       	movw	r18, r8
 738:	0e 94 e3 05 	call	0xbc6	; 0xbc6 <__muluhisi3>
 73c:	2b 01       	movw	r4, r22
 73e:	3c 01       	movw	r6, r24
 740:	03 2e       	mov	r0, r19
 742:	3b e0       	ldi	r19, 0x0B	; 11
 744:	75 94       	asr	r7
 746:	67 94       	ror	r6
 748:	57 94       	ror	r5
 74a:	47 94       	ror	r4
 74c:	3a 95       	dec	r19
 74e:	d1 f7       	brne	.-12     	; 0x744 <comp_hum+0xba>
 750:	30 2d       	mov	r19, r0
 752:	40 e8       	ldi	r20, 0x80	; 128
 754:	54 0e       	add	r5, r20
 756:	61 1c       	adc	r6, r1
 758:	71 1c       	adc	r7, r1
 75a:	a0 91 c3 01 	lds	r26, 0x01C3	; 0x8001c3 <dig_H6>
 75e:	b0 e0       	ldi	r27, 0x00	; 0
 760:	a5 01       	movw	r20, r10
 762:	94 01       	movw	r18, r8
 764:	0e 94 e3 05 	call	0xbc6	; 0xbc6 <__muluhisi3>
 768:	05 2e       	mov	r0, r21
 76a:	5a e0       	ldi	r21, 0x0A	; 10
 76c:	95 95       	asr	r25
 76e:	87 95       	ror	r24
 770:	77 95       	ror	r23
 772:	67 95       	ror	r22
 774:	5a 95       	dec	r21
 776:	d1 f7       	brne	.-12     	; 0x76c <comp_hum+0xe2>
 778:	50 2d       	mov	r21, r0
 77a:	a3 01       	movw	r20, r6
 77c:	92 01       	movw	r18, r4
 77e:	0e 94 b1 05 	call	0xb62	; 0xb62 <__mulsi3>
 782:	dc 01       	movw	r26, r24
 784:	cb 01       	movw	r24, r22
 786:	07 2e       	mov	r0, r23
 788:	7a e0       	ldi	r23, 0x0A	; 10
 78a:	b5 95       	asr	r27
 78c:	a7 95       	ror	r26
 78e:	97 95       	ror	r25
 790:	87 95       	ror	r24
 792:	7a 95       	dec	r23
 794:	d1 f7       	brne	.-12     	; 0x78a <comp_hum+0x100>
 796:	70 2d       	mov	r23, r0
 798:	9c 01       	movw	r18, r24
 79a:	ad 01       	movw	r20, r26
 79c:	40 5e       	subi	r20, 0xE0	; 224
 79e:	5f 4f       	sbci	r21, 0xFF	; 255
 7a0:	a0 91 e5 01 	lds	r26, 0x01E5	; 0x8001e5 <dig_H2>
 7a4:	b0 91 e6 01 	lds	r27, 0x01E6	; 0x8001e6 <dig_H2+0x1>
 7a8:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__mulshisi3>
 7ac:	dc 01       	movw	r26, r24
 7ae:	cb 01       	movw	r24, r22
 7b0:	90 5e       	subi	r25, 0xE0	; 224
 7b2:	af 4f       	sbci	r26, 0xFF	; 255
 7b4:	bf 4f       	sbci	r27, 0xFF	; 255
 7b6:	bc 01       	movw	r22, r24
 7b8:	cd 01       	movw	r24, r26
 7ba:	05 2e       	mov	r0, r21
 7bc:	5e e0       	ldi	r21, 0x0E	; 14
 7be:	95 95       	asr	r25
 7c0:	87 95       	ror	r24
 7c2:	77 95       	ror	r23
 7c4:	67 95       	ror	r22
 7c6:	5a 95       	dec	r21
 7c8:	d1 f7       	brne	.-12     	; 0x7be <comp_hum+0x134>
 7ca:	50 2d       	mov	r21, r0
uint32_t comp_hum(int32_t hum)
{
    int32_t v_x1_u32r;
    
    v_x1_u32r = (t_fine - ((int32_t)76800));
    v_x1_u32r = (((((hum << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5)*
 7cc:	a7 01       	movw	r20, r14
 7ce:	96 01       	movw	r18, r12
 7d0:	0e 94 b1 05 	call	0xb62	; 0xb62 <__mulsi3>
 7d4:	6b 01       	movw	r12, r22
 7d6:	7c 01       	movw	r14, r24
        v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *
        ((int32_t)dig_H6))>>10)*(((v_x1_u32r * ((int32_t)dig_H3)) >> 11) + 
        ((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)dig_H2)+
        8192) >> 14));
    v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)*
 7d8:	05 2e       	mov	r0, r21
 7da:	5f e0       	ldi	r21, 0x0F	; 15
 7dc:	95 95       	asr	r25
 7de:	87 95       	ror	r24
 7e0:	77 95       	ror	r23
 7e2:	67 95       	ror	r22
 7e4:	5a 95       	dec	r21
 7e6:	d1 f7       	brne	.-12     	; 0x7dc <comp_hum+0x152>
 7e8:	50 2d       	mov	r21, r0
 7ea:	9b 01       	movw	r18, r22
 7ec:	ac 01       	movw	r20, r24
 7ee:	0e 94 b1 05 	call	0xb62	; 0xb62 <__mulsi3>
 7f2:	9b 01       	movw	r18, r22
 7f4:	ac 01       	movw	r20, r24
 7f6:	68 94       	set
 7f8:	16 f8       	bld	r1, 6
 7fa:	55 95       	asr	r21
 7fc:	47 95       	ror	r20
 7fe:	37 95       	ror	r19
 800:	27 95       	ror	r18
 802:	16 94       	lsr	r1
 804:	d1 f7       	brne	.-12     	; 0x7fa <comp_hum+0x170>
 806:	a0 91 ba 01 	lds	r26, 0x01BA	; 0x8001ba <dig_H1>
 80a:	b0 e0       	ldi	r27, 0x00	; 0
 80c:	0e 94 e3 05 	call	0xbc6	; 0xbc6 <__muluhisi3>
 810:	dc 01       	movw	r26, r24
 812:	cb 01       	movw	r24, r22
 814:	68 94       	set
 816:	13 f8       	bld	r1, 3
 818:	b5 95       	asr	r27
 81a:	a7 95       	ror	r26
 81c:	97 95       	ror	r25
 81e:	87 95       	ror	r24
 820:	16 94       	lsr	r1
 822:	d1 f7       	brne	.-12     	; 0x818 <comp_hum+0x18e>
        ((int32_t)dig_H1)) >> 4));
    v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 824:	a7 01       	movw	r20, r14
 826:	96 01       	movw	r18, r12
 828:	28 1b       	sub	r18, r24
 82a:	39 0b       	sbc	r19, r25
 82c:	4a 0b       	sbc	r20, r26
 82e:	5b 0b       	sbc	r21, r27
 830:	da 01       	movw	r26, r20
 832:	c9 01       	movw	r24, r18
 834:	1a f4       	brpl	.+6      	; 0x83c <comp_hum+0x1b2>
 836:	80 e0       	ldi	r24, 0x00	; 0
 838:	90 e0       	ldi	r25, 0x00	; 0
 83a:	dc 01       	movw	r26, r24
    v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
    
    return (uint32_t)(v_x1_u32r>>12);
 83c:	81 30       	cpi	r24, 0x01	; 1
 83e:	91 05       	cpc	r25, r1
 840:	a1 05       	cpc	r26, r1
 842:	39 e1       	ldi	r19, 0x19	; 25
 844:	b3 07       	cpc	r27, r19
 846:	24 f0       	brlt	.+8      	; 0x850 <comp_hum+0x1c6>
 848:	80 e0       	ldi	r24, 0x00	; 0
 84a:	90 e0       	ldi	r25, 0x00	; 0
 84c:	a0 e0       	ldi	r26, 0x00	; 0
 84e:	b9 e1       	ldi	r27, 0x19	; 25
 850:	bc 01       	movw	r22, r24
 852:	cd 01       	movw	r24, r26
 854:	05 2e       	mov	r0, r21
 856:	5c e0       	ldi	r21, 0x0C	; 12
 858:	95 95       	asr	r25
 85a:	87 95       	ror	r24
 85c:	77 95       	ror	r23
 85e:	67 95       	ror	r22
 860:	5a 95       	dec	r21
 862:	d1 f7       	brne	.-12     	; 0x858 <comp_hum+0x1ce>
 864:	50 2d       	mov	r21, r0
 866:	ff 90       	pop	r15
 868:	ef 90       	pop	r14
 86a:	df 90       	pop	r13
 86c:	cf 90       	pop	r12
 86e:	bf 90       	pop	r11
 870:	af 90       	pop	r10
 872:	9f 90       	pop	r9
 874:	8f 90       	pop	r8
 876:	7f 90       	pop	r7
 878:	6f 90       	pop	r6
 87a:	5f 90       	pop	r5
 87c:	4f 90       	pop	r4
 87e:	08 95       	ret

00000880 <__vector_16>:
        }
    }
}

ISR(TIMER0_OVF_vect)
{
 880:	1f 92       	push	r1
 882:	0f 92       	push	r0
 884:	0f b6       	in	r0, 0x3f	; 63
 886:	0f 92       	push	r0
 888:	11 24       	eor	r1, r1
 88a:	2f 93       	push	r18
 88c:	3f 93       	push	r19
 88e:	4f 93       	push	r20
 890:	5f 93       	push	r21
 892:	6f 93       	push	r22
 894:	7f 93       	push	r23
 896:	8f 93       	push	r24
 898:	9f 93       	push	r25
 89a:	af 93       	push	r26
 89c:	bf 93       	push	r27
 89e:	ef 93       	push	r30
 8a0:	ff 93       	push	r31
    static int i = 0;
        if (i <= 2000)//250=1s
 8a2:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <__data_end>
 8a6:	90 91 45 01 	lds	r25, 0x0145	; 0x800145 <__data_end+0x1>
 8aa:	81 3d       	cpi	r24, 0xD1	; 209
 8ac:	27 e0       	ldi	r18, 0x07	; 7
 8ae:	92 07       	cpc	r25, r18
 8b0:	34 f4       	brge	.+12     	; 0x8be <__vector_16+0x3e>
        {
            i++;
 8b2:	01 96       	adiw	r24, 0x01	; 1
 8b4:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <__data_end+0x1>
 8b8:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <__data_end>
 8bc:	5a c0       	rjmp	.+180    	; 0x972 <__stack+0x73>
        }
        else
        {
            i = 0;
 8be:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <__data_end+0x1>
 8c2:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <__data_end>
            uart_puts("\f");
 8c6:	84 e3       	ldi	r24, 0x34	; 52
 8c8:	91 e0       	ldi	r25, 0x01	; 1
 8ca:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
            
            c_temp = comp_temp(temp);
 8ce:	60 91 bb 01 	lds	r22, 0x01BB	; 0x8001bb <temp>
 8d2:	70 91 bc 01 	lds	r23, 0x01BC	; 0x8001bc <temp+0x1>
 8d6:	80 91 bd 01 	lds	r24, 0x01BD	; 0x8001bd <temp+0x2>
 8da:	90 91 be 01 	lds	r25, 0x01BE	; 0x8001be <temp+0x3>
 8de:	0e 94 af 02 	call	0x55e	; 0x55e <comp_temp>
 8e2:	60 93 c6 01 	sts	0x01C6, r22	; 0x8001c6 <c_temp>
 8e6:	70 93 c7 01 	sts	0x01C7, r23	; 0x8001c7 <c_temp+0x1>
 8ea:	80 93 c8 01 	sts	0x01C8, r24	; 0x8001c8 <c_temp+0x2>
 8ee:	90 93 c9 01 	sts	0x01C9, r25	; 0x8001c9 <c_temp+0x3>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__ltoa_ncheck (long, char *, unsigned char);
	return __ltoa_ncheck (__val, __s, __radix);
 8f2:	2a e0       	ldi	r18, 0x0A	; 10
 8f4:	41 e9       	ldi	r20, 0x91	; 145
 8f6:	51 e0       	ldi	r21, 0x01	; 1
 8f8:	0e 94 10 06 	call	0xc20	; 0xc20 <__ltoa_ncheck>
            ltoa(c_temp, uart_string, 10);
            uart_puts("temp: ");
 8fc:	86 e3       	ldi	r24, 0x36	; 54
 8fe:	91 e0       	ldi	r25, 0x01	; 1
 900:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
            uart_puts(uart_string);
 904:	81 e9       	ldi	r24, 0x91	; 145
 906:	91 e0       	ldi	r25, 0x01	; 1
 908:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
            uart_puts("\r\n");
 90c:	8e e0       	ldi	r24, 0x0E	; 14
 90e:	91 e0       	ldi	r25, 0x01	; 1
 910:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
            ltoa(c_press, uart_string, 10);
            uart_puts("press: ");
            uart_puts(uart_string);
            uart_puts("\r\n");*/
           
            c_hum = comp_hum(hum)/hum_frac;
 914:	60 91 8d 01 	lds	r22, 0x018D	; 0x80018d <hum>
 918:	70 91 8e 01 	lds	r23, 0x018E	; 0x80018e <hum+0x1>
 91c:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <hum+0x2>
 920:	90 91 90 01 	lds	r25, 0x0190	; 0x800190 <hum+0x3>
 924:	0e 94 45 03 	call	0x68a	; 0x68a <comp_hum>
 928:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
 92c:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
 930:	40 91 02 01 	lds	r20, 0x0102	; 0x800102 <__data_start+0x2>
 934:	50 91 03 01 	lds	r21, 0x0103	; 0x800103 <__data_start+0x3>
 938:	0e 94 c1 05 	call	0xb82	; 0xb82 <__udivmodsi4>
 93c:	ca 01       	movw	r24, r20
 93e:	b9 01       	movw	r22, r18
 940:	20 93 d4 01 	sts	0x01D4, r18	; 0x8001d4 <c_hum>
 944:	30 93 d5 01 	sts	0x01D5, r19	; 0x8001d5 <c_hum+0x1>
 948:	40 93 d6 01 	sts	0x01D6, r20	; 0x8001d6 <c_hum+0x2>
 94c:	50 93 d7 01 	sts	0x01D7, r21	; 0x8001d7 <c_hum+0x3>
 950:	2a e0       	ldi	r18, 0x0A	; 10
 952:	41 e9       	ldi	r20, 0x91	; 145
 954:	51 e0       	ldi	r21, 0x01	; 1
 956:	0e 94 10 06 	call	0xc20	; 0xc20 <__ltoa_ncheck>
            ltoa(c_hum, uart_string, 10);
            uart_puts("hum: ");
 95a:	8d e3       	ldi	r24, 0x3D	; 61
 95c:	91 e0       	ldi	r25, 0x01	; 1
 95e:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
            uart_puts(uart_string);
 962:	81 e9       	ldi	r24, 0x91	; 145
 964:	91 e0       	ldi	r25, 0x01	; 1
 966:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
            uart_puts("\r\n");
 96a:	8e e0       	ldi	r24, 0x0E	; 14
 96c:	91 e0       	ldi	r25, 0x01	; 1
 96e:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_puts>
            
        }
}
 972:	ff 91       	pop	r31
 974:	ef 91       	pop	r30
 976:	bf 91       	pop	r27
 978:	af 91       	pop	r26
 97a:	9f 91       	pop	r25
 97c:	8f 91       	pop	r24
 97e:	7f 91       	pop	r23
 980:	6f 91       	pop	r22
 982:	5f 91       	pop	r21
 984:	4f 91       	pop	r20
 986:	3f 91       	pop	r19
 988:	2f 91       	pop	r18
 98a:	0f 90       	pop	r0
 98c:	0f be       	out	0x3f, r0	; 63
 98e:	0f 90       	pop	r0
 990:	1f 90       	pop	r1
 992:	18 95       	reti

00000994 <twi_init>:
 * Returns:  none
 **********************************************************************/
void twi_init(void)
{
    /* Enable internal pull-up resistors */
    DDR(TWI_PORT) &= ~(_BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN));
 994:	87 b1       	in	r24, 0x07	; 7
 996:	8f 7c       	andi	r24, 0xCF	; 207
 998:	87 b9       	out	0x07, r24	; 7
    TWI_PORT |= _BV(TWI_SDA_PIN) | _BV(TWI_SCL_PIN);
 99a:	88 b1       	in	r24, 0x08	; 8
 99c:	80 63       	ori	r24, 0x30	; 48
 99e:	88 b9       	out	0x08, r24	; 8

    /* Set SCL frequency */
    TWSR &= ~(_BV(TWPS1) | _BV(TWPS0));
 9a0:	e9 eb       	ldi	r30, 0xB9	; 185
 9a2:	f0 e0       	ldi	r31, 0x00	; 0
 9a4:	80 81       	ld	r24, Z
 9a6:	8c 7f       	andi	r24, 0xFC	; 252
 9a8:	80 83       	st	Z, r24
    TWBR = TWI_BIT_RATE_REG;
 9aa:	88 e9       	ldi	r24, 0x98	; 152
 9ac:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
 9b0:	08 95       	ret

000009b2 <twi_start>:
uint8_t twi_start(uint8_t slave_address)
{
    uint8_t twi_response;

    /* Generate start condition on TWI bus */
    TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN);
 9b2:	94 ea       	ldi	r25, 0xA4	; 164
 9b4:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    while ((TWCR & _BV(TWINT)) == 0);
 9b8:	ec eb       	ldi	r30, 0xBC	; 188
 9ba:	f0 e0       	ldi	r31, 0x00	; 0
 9bc:	90 81       	ld	r25, Z
 9be:	99 23       	and	r25, r25
 9c0:	ec f7       	brge	.-6      	; 0x9bc <twi_start+0xa>

    /* Send SLA+R or SLA+W frame on TWI bus */
    TWDR = slave_address;
 9c2:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
    TWCR = _BV(TWINT) | _BV(TWEN);
 9c6:	84 e8       	ldi	r24, 0x84	; 132
 9c8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    while ((TWCR & _BV(TWINT)) == 0);
 9cc:	ec eb       	ldi	r30, 0xBC	; 188
 9ce:	f0 e0       	ldi	r31, 0x00	; 0
 9d0:	80 81       	ld	r24, Z
 9d2:	88 23       	and	r24, r24
 9d4:	ec f7       	brge	.-6      	; 0x9d0 <twi_start+0x1e>

    /* Check TWI Status Register and mask TWI prescaler bits */
    twi_response = TWSR & 0xf8;
 9d6:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 9da:	98 7f       	andi	r25, 0xF8	; 248

    /* Status Code 0x18: SLA+W has been transmitted and ACK received
                   0x40: SLA+R has been transmitted and ACK received */
    if (twi_response == 0x18 || twi_response == 0x40)
 9dc:	98 31       	cpi	r25, 0x18	; 24
 9de:	29 f0       	breq	.+10     	; 0x9ea <twi_start+0x38>
    {
        return 0;   /* Slave device accessible */
 9e0:	81 e0       	ldi	r24, 0x01	; 1
 9e2:	90 34       	cpi	r25, 0x40	; 64
 9e4:	19 f4       	brne	.+6      	; 0x9ec <twi_start+0x3a>
 9e6:	80 e0       	ldi	r24, 0x00	; 0
 9e8:	08 95       	ret
 9ea:	80 e0       	ldi	r24, 0x00	; 0
    }
    else
    {
        return 1;   /* Failed to access slave device */
    }
}
 9ec:	08 95       	ret

000009ee <twi_write>:
 * Input:    data Byte to be transmitted
 * Returns:  none
 **********************************************************************/
void twi_write(uint8_t data)
{
    TWDR = data;
 9ee:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
    TWCR = _BV(TWINT) | _BV(TWEN);
 9f2:	84 e8       	ldi	r24, 0x84	; 132
 9f4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

    while ((TWCR & _BV(TWINT)) == 0);
 9f8:	ec eb       	ldi	r30, 0xBC	; 188
 9fa:	f0 e0       	ldi	r31, 0x00	; 0
 9fc:	80 81       	ld	r24, Z
 9fe:	88 23       	and	r24, r24
 a00:	ec f7       	brge	.-6      	; 0x9fc <twi_write+0xe>
}
 a02:	08 95       	ret

00000a04 <twi_read_ack>:
 * Purpose:  Read one byte from TWI slave device and acknowledge it by ACK.
 * Returns:  Received data byte
 **********************************************************************/
uint8_t twi_read_ack(void)
{
    TWCR = _BV(TWINT) | _BV(TWEN) | _BV(TWEA);
 a04:	84 ec       	ldi	r24, 0xC4	; 196
 a06:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

    while ((TWCR & _BV(TWINT)) == 0);
 a0a:	ec eb       	ldi	r30, 0xBC	; 188
 a0c:	f0 e0       	ldi	r31, 0x00	; 0
 a0e:	80 81       	ld	r24, Z
 a10:	88 23       	and	r24, r24
 a12:	ec f7       	brge	.-6      	; 0xa0e <twi_read_ack+0xa>
    return (TWDR);
 a14:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
}
 a18:	08 95       	ret

00000a1a <twi_read_nack>:
 * Purpose:  Read one byte from TWI slave device and acknowledge it by NACK.
 * Returns:  Received data byte
 **********************************************************************/
uint8_t twi_read_nack(void)
{
    TWCR = _BV(TWINT) | _BV(TWEN);
 a1a:	84 e8       	ldi	r24, 0x84	; 132
 a1c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

    while ((TWCR & _BV(TWINT)) == 0);
 a20:	ec eb       	ldi	r30, 0xBC	; 188
 a22:	f0 e0       	ldi	r31, 0x00	; 0
 a24:	80 81       	ld	r24, Z
 a26:	88 23       	and	r24, r24
 a28:	ec f7       	brge	.-6      	; 0xa24 <twi_read_nack+0xa>
    return (TWDR);
 a2a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
}
 a2e:	08 95       	ret

00000a30 <twi_stop>:
 * Purpose:  Generates stop condition on TWI bus.
 * Returns:  none
 **********************************************************************/
void twi_stop(void)
{
    TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN);
 a30:	84 e9       	ldi	r24, 0x94	; 148
 a32:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 a36:	08 95       	ret

00000a38 <__vector_18>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
 a38:	1f 92       	push	r1
 a3a:	0f 92       	push	r0
 a3c:	0f b6       	in	r0, 0x3f	; 63
 a3e:	0f 92       	push	r0
 a40:	11 24       	eor	r1, r1
 a42:	2f 93       	push	r18
 a44:	8f 93       	push	r24
 a46:	9f 93       	push	r25
 a48:	ef 93       	push	r30
 a4a:	ff 93       	push	r31
 a4c:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 a50:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 a54:	8c 71       	andi	r24, 0x1C	; 28
 a56:	e0 91 4a 01 	lds	r30, 0x014A	; 0x80014a <UART_RxHead>
 a5a:	ef 5f       	subi	r30, 0xFF	; 255
 a5c:	ef 71       	andi	r30, 0x1F	; 31
 a5e:	90 91 49 01 	lds	r25, 0x0149	; 0x800149 <UART_RxTail>
 a62:	e9 17       	cp	r30, r25
 a64:	39 f0       	breq	.+14     	; 0xa74 <__vector_18+0x3c>
 a66:	e0 93 4a 01 	sts	0x014A, r30	; 0x80014a <UART_RxHead>
 a6a:	f0 e0       	ldi	r31, 0x00	; 0
 a6c:	e3 5b       	subi	r30, 0xB3	; 179
 a6e:	fe 4f       	sbci	r31, 0xFE	; 254
 a70:	20 83       	st	Z, r18
 a72:	01 c0       	rjmp	.+2      	; 0xa76 <__vector_18+0x3e>
 a74:	82 e0       	ldi	r24, 0x02	; 2
 a76:	90 91 48 01 	lds	r25, 0x0148	; 0x800148 <UART_LastRxError>
 a7a:	89 2b       	or	r24, r25
 a7c:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <UART_LastRxError>
 a80:	ff 91       	pop	r31
 a82:	ef 91       	pop	r30
 a84:	9f 91       	pop	r25
 a86:	8f 91       	pop	r24
 a88:	2f 91       	pop	r18
 a8a:	0f 90       	pop	r0
 a8c:	0f be       	out	0x3f, r0	; 63
 a8e:	0f 90       	pop	r0
 a90:	1f 90       	pop	r1
 a92:	18 95       	reti

00000a94 <__vector_19>:
 a94:	1f 92       	push	r1
 a96:	0f 92       	push	r0
 a98:	0f b6       	in	r0, 0x3f	; 63
 a9a:	0f 92       	push	r0
 a9c:	11 24       	eor	r1, r1
 a9e:	8f 93       	push	r24
 aa0:	9f 93       	push	r25
 aa2:	ef 93       	push	r30
 aa4:	ff 93       	push	r31
 aa6:	90 91 4c 01 	lds	r25, 0x014C	; 0x80014c <UART_TxHead>
 aaa:	80 91 4b 01 	lds	r24, 0x014B	; 0x80014b <UART_TxTail>
 aae:	98 17       	cp	r25, r24
 ab0:	69 f0       	breq	.+26     	; 0xacc <__vector_19+0x38>
 ab2:	e0 91 4b 01 	lds	r30, 0x014B	; 0x80014b <UART_TxTail>
 ab6:	ef 5f       	subi	r30, 0xFF	; 255
 ab8:	ef 71       	andi	r30, 0x1F	; 31
 aba:	e0 93 4b 01 	sts	0x014B, r30	; 0x80014b <UART_TxTail>
 abe:	f0 e0       	ldi	r31, 0x00	; 0
 ac0:	e3 59       	subi	r30, 0x93	; 147
 ac2:	fe 4f       	sbci	r31, 0xFE	; 254
 ac4:	80 81       	ld	r24, Z
 ac6:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 aca:	05 c0       	rjmp	.+10     	; 0xad6 <__vector_19+0x42>
 acc:	e1 ec       	ldi	r30, 0xC1	; 193
 ace:	f0 e0       	ldi	r31, 0x00	; 0
 ad0:	80 81       	ld	r24, Z
 ad2:	8f 7d       	andi	r24, 0xDF	; 223
 ad4:	80 83       	st	Z, r24
 ad6:	ff 91       	pop	r31
 ad8:	ef 91       	pop	r30
 ada:	9f 91       	pop	r25
 adc:	8f 91       	pop	r24
 ade:	0f 90       	pop	r0
 ae0:	0f be       	out	0x3f, r0	; 63
 ae2:	0f 90       	pop	r0
 ae4:	1f 90       	pop	r1
 ae6:	18 95       	reti

00000ae8 <uart_init>:
 ae8:	10 92 4c 01 	sts	0x014C, r1	; 0x80014c <UART_TxHead>
 aec:	10 92 4b 01 	sts	0x014B, r1	; 0x80014b <UART_TxTail>
 af0:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <UART_RxHead>
 af4:	10 92 49 01 	sts	0x0149, r1	; 0x800149 <UART_RxTail>
 af8:	99 23       	and	r25, r25
 afa:	1c f4       	brge	.+6      	; 0xb02 <uart_init+0x1a>
 afc:	22 e0       	ldi	r18, 0x02	; 2
 afe:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 b02:	90 78       	andi	r25, 0x80	; 128
 b04:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 b08:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 b0c:	88 e9       	ldi	r24, 0x98	; 152
 b0e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 b12:	86 e0       	ldi	r24, 0x06	; 6
 b14:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
 b18:	08 95       	ret

00000b1a <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 b1a:	20 91 4c 01 	lds	r18, 0x014C	; 0x80014c <UART_TxHead>
 b1e:	2f 5f       	subi	r18, 0xFF	; 255
 b20:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
 b22:	90 91 4b 01 	lds	r25, 0x014B	; 0x80014b <UART_TxTail>
 b26:	29 17       	cp	r18, r25
 b28:	e1 f3       	breq	.-8      	; 0xb22 <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
 b2a:	e2 2f       	mov	r30, r18
 b2c:	f0 e0       	ldi	r31, 0x00	; 0
 b2e:	e3 59       	subi	r30, 0x93	; 147
 b30:	fe 4f       	sbci	r31, 0xFE	; 254
 b32:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
 b34:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
 b38:	e1 ec       	ldi	r30, 0xC1	; 193
 b3a:	f0 e0       	ldi	r31, 0x00	; 0
 b3c:	80 81       	ld	r24, Z
 b3e:	80 62       	ori	r24, 0x20	; 32
 b40:	80 83       	st	Z, r24
 b42:	08 95       	ret

00000b44 <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
 b44:	cf 93       	push	r28
 b46:	df 93       	push	r29
 b48:	ec 01       	movw	r28, r24
    while (*s)
 b4a:	88 81       	ld	r24, Y
 b4c:	88 23       	and	r24, r24
 b4e:	31 f0       	breq	.+12     	; 0xb5c <uart_puts+0x18>
 b50:	21 96       	adiw	r28, 0x01	; 1
        uart_putc(*s++);
 b52:	0e 94 8d 05 	call	0xb1a	; 0xb1a <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
 b56:	89 91       	ld	r24, Y+
 b58:	81 11       	cpse	r24, r1
 b5a:	fb cf       	rjmp	.-10     	; 0xb52 <uart_puts+0xe>
        uart_putc(*s++);
}/* uart_puts */
 b5c:	df 91       	pop	r29
 b5e:	cf 91       	pop	r28
 b60:	08 95       	ret

00000b62 <__mulsi3>:
 b62:	db 01       	movw	r26, r22
 b64:	8f 93       	push	r24
 b66:	9f 93       	push	r25
 b68:	0e 94 e3 05 	call	0xbc6	; 0xbc6 <__muluhisi3>
 b6c:	bf 91       	pop	r27
 b6e:	af 91       	pop	r26
 b70:	a2 9f       	mul	r26, r18
 b72:	80 0d       	add	r24, r0
 b74:	91 1d       	adc	r25, r1
 b76:	a3 9f       	mul	r26, r19
 b78:	90 0d       	add	r25, r0
 b7a:	b2 9f       	mul	r27, r18
 b7c:	90 0d       	add	r25, r0
 b7e:	11 24       	eor	r1, r1
 b80:	08 95       	ret

00000b82 <__udivmodsi4>:
 b82:	a1 e2       	ldi	r26, 0x21	; 33
 b84:	1a 2e       	mov	r1, r26
 b86:	aa 1b       	sub	r26, r26
 b88:	bb 1b       	sub	r27, r27
 b8a:	fd 01       	movw	r30, r26
 b8c:	0d c0       	rjmp	.+26     	; 0xba8 <__udivmodsi4_ep>

00000b8e <__udivmodsi4_loop>:
 b8e:	aa 1f       	adc	r26, r26
 b90:	bb 1f       	adc	r27, r27
 b92:	ee 1f       	adc	r30, r30
 b94:	ff 1f       	adc	r31, r31
 b96:	a2 17       	cp	r26, r18
 b98:	b3 07       	cpc	r27, r19
 b9a:	e4 07       	cpc	r30, r20
 b9c:	f5 07       	cpc	r31, r21
 b9e:	20 f0       	brcs	.+8      	; 0xba8 <__udivmodsi4_ep>
 ba0:	a2 1b       	sub	r26, r18
 ba2:	b3 0b       	sbc	r27, r19
 ba4:	e4 0b       	sbc	r30, r20
 ba6:	f5 0b       	sbc	r31, r21

00000ba8 <__udivmodsi4_ep>:
 ba8:	66 1f       	adc	r22, r22
 baa:	77 1f       	adc	r23, r23
 bac:	88 1f       	adc	r24, r24
 bae:	99 1f       	adc	r25, r25
 bb0:	1a 94       	dec	r1
 bb2:	69 f7       	brne	.-38     	; 0xb8e <__udivmodsi4_loop>
 bb4:	60 95       	com	r22
 bb6:	70 95       	com	r23
 bb8:	80 95       	com	r24
 bba:	90 95       	com	r25
 bbc:	9b 01       	movw	r18, r22
 bbe:	ac 01       	movw	r20, r24
 bc0:	bd 01       	movw	r22, r26
 bc2:	cf 01       	movw	r24, r30
 bc4:	08 95       	ret

00000bc6 <__muluhisi3>:
 bc6:	0e 94 f6 05 	call	0xbec	; 0xbec <__umulhisi3>
 bca:	a5 9f       	mul	r26, r21
 bcc:	90 0d       	add	r25, r0
 bce:	b4 9f       	mul	r27, r20
 bd0:	90 0d       	add	r25, r0
 bd2:	a4 9f       	mul	r26, r20
 bd4:	80 0d       	add	r24, r0
 bd6:	91 1d       	adc	r25, r1
 bd8:	11 24       	eor	r1, r1
 bda:	08 95       	ret

00000bdc <__mulshisi3>:
 bdc:	b7 ff       	sbrs	r27, 7
 bde:	0c 94 e3 05 	jmp	0xbc6	; 0xbc6 <__muluhisi3>

00000be2 <__mulohisi3>:
 be2:	0e 94 e3 05 	call	0xbc6	; 0xbc6 <__muluhisi3>
 be6:	82 1b       	sub	r24, r18
 be8:	93 0b       	sbc	r25, r19
 bea:	08 95       	ret

00000bec <__umulhisi3>:
 bec:	a2 9f       	mul	r26, r18
 bee:	b0 01       	movw	r22, r0
 bf0:	b3 9f       	mul	r27, r19
 bf2:	c0 01       	movw	r24, r0
 bf4:	a3 9f       	mul	r26, r19
 bf6:	70 0d       	add	r23, r0
 bf8:	81 1d       	adc	r24, r1
 bfa:	11 24       	eor	r1, r1
 bfc:	91 1d       	adc	r25, r1
 bfe:	b2 9f       	mul	r27, r18
 c00:	70 0d       	add	r23, r0
 c02:	81 1d       	adc	r24, r1
 c04:	11 24       	eor	r1, r1
 c06:	91 1d       	adc	r25, r1
 c08:	08 95       	ret

00000c0a <__itoa_ncheck>:
 c0a:	bb 27       	eor	r27, r27
 c0c:	4a 30       	cpi	r20, 0x0A	; 10
 c0e:	31 f4       	brne	.+12     	; 0xc1c <__itoa_ncheck+0x12>
 c10:	99 23       	and	r25, r25
 c12:	22 f4       	brpl	.+8      	; 0xc1c <__itoa_ncheck+0x12>
 c14:	bd e2       	ldi	r27, 0x2D	; 45
 c16:	90 95       	com	r25
 c18:	81 95       	neg	r24
 c1a:	9f 4f       	sbci	r25, 0xFF	; 255
 c1c:	0c 94 42 06 	jmp	0xc84	; 0xc84 <__utoa_common>

00000c20 <__ltoa_ncheck>:
 c20:	bb 27       	eor	r27, r27
 c22:	2a 30       	cpi	r18, 0x0A	; 10
 c24:	51 f4       	brne	.+20     	; 0xc3a <__ltoa_ncheck+0x1a>
 c26:	99 23       	and	r25, r25
 c28:	42 f4       	brpl	.+16     	; 0xc3a <__ltoa_ncheck+0x1a>
 c2a:	bd e2       	ldi	r27, 0x2D	; 45
 c2c:	90 95       	com	r25
 c2e:	80 95       	com	r24
 c30:	70 95       	com	r23
 c32:	61 95       	neg	r22
 c34:	7f 4f       	sbci	r23, 0xFF	; 255
 c36:	8f 4f       	sbci	r24, 0xFF	; 255
 c38:	9f 4f       	sbci	r25, 0xFF	; 255
 c3a:	0c 94 20 06 	jmp	0xc40	; 0xc40 <__ultoa_common>

00000c3e <__ultoa_ncheck>:
 c3e:	bb 27       	eor	r27, r27

00000c40 <__ultoa_common>:
 c40:	fa 01       	movw	r30, r20
 c42:	a6 2f       	mov	r26, r22
 c44:	62 17       	cp	r22, r18
 c46:	71 05       	cpc	r23, r1
 c48:	81 05       	cpc	r24, r1
 c4a:	91 05       	cpc	r25, r1
 c4c:	33 0b       	sbc	r19, r19
 c4e:	30 fb       	bst	r19, 0
 c50:	66 f0       	brts	.+24     	; 0xc6a <__ultoa_common+0x2a>
 c52:	aa 27       	eor	r26, r26
 c54:	66 0f       	add	r22, r22
 c56:	77 1f       	adc	r23, r23
 c58:	88 1f       	adc	r24, r24
 c5a:	99 1f       	adc	r25, r25
 c5c:	aa 1f       	adc	r26, r26
 c5e:	a2 17       	cp	r26, r18
 c60:	10 f0       	brcs	.+4      	; 0xc66 <__ultoa_common+0x26>
 c62:	a2 1b       	sub	r26, r18
 c64:	63 95       	inc	r22
 c66:	38 50       	subi	r19, 0x08	; 8
 c68:	a9 f7       	brne	.-22     	; 0xc54 <__ultoa_common+0x14>
 c6a:	a0 5d       	subi	r26, 0xD0	; 208
 c6c:	aa 33       	cpi	r26, 0x3A	; 58
 c6e:	08 f0       	brcs	.+2      	; 0xc72 <__ultoa_common+0x32>
 c70:	a9 5d       	subi	r26, 0xD9	; 217
 c72:	a1 93       	st	Z+, r26
 c74:	36 f7       	brtc	.-52     	; 0xc42 <__ultoa_common+0x2>
 c76:	b1 11       	cpse	r27, r1
 c78:	b1 93       	st	Z+, r27
 c7a:	10 82       	st	Z, r1
 c7c:	ca 01       	movw	r24, r20
 c7e:	0c 94 5b 06 	jmp	0xcb6	; 0xcb6 <strrev>

00000c82 <__utoa_ncheck>:
 c82:	bb 27       	eor	r27, r27

00000c84 <__utoa_common>:
 c84:	fb 01       	movw	r30, r22
 c86:	55 27       	eor	r21, r21
 c88:	aa 27       	eor	r26, r26
 c8a:	88 0f       	add	r24, r24
 c8c:	99 1f       	adc	r25, r25
 c8e:	aa 1f       	adc	r26, r26
 c90:	a4 17       	cp	r26, r20
 c92:	10 f0       	brcs	.+4      	; 0xc98 <__utoa_common+0x14>
 c94:	a4 1b       	sub	r26, r20
 c96:	83 95       	inc	r24
 c98:	50 51       	subi	r21, 0x10	; 16
 c9a:	b9 f7       	brne	.-18     	; 0xc8a <__utoa_common+0x6>
 c9c:	a0 5d       	subi	r26, 0xD0	; 208
 c9e:	aa 33       	cpi	r26, 0x3A	; 58
 ca0:	08 f0       	brcs	.+2      	; 0xca4 <__utoa_common+0x20>
 ca2:	a9 5d       	subi	r26, 0xD9	; 217
 ca4:	a1 93       	st	Z+, r26
 ca6:	00 97       	sbiw	r24, 0x00	; 0
 ca8:	79 f7       	brne	.-34     	; 0xc88 <__utoa_common+0x4>
 caa:	b1 11       	cpse	r27, r1
 cac:	b1 93       	st	Z+, r27
 cae:	11 92       	st	Z+, r1
 cb0:	cb 01       	movw	r24, r22
 cb2:	0c 94 5b 06 	jmp	0xcb6	; 0xcb6 <strrev>

00000cb6 <strrev>:
 cb6:	dc 01       	movw	r26, r24
 cb8:	fc 01       	movw	r30, r24
 cba:	67 2f       	mov	r22, r23
 cbc:	71 91       	ld	r23, Z+
 cbe:	77 23       	and	r23, r23
 cc0:	e1 f7       	brne	.-8      	; 0xcba <strrev+0x4>
 cc2:	32 97       	sbiw	r30, 0x02	; 2
 cc4:	04 c0       	rjmp	.+8      	; 0xcce <strrev+0x18>
 cc6:	7c 91       	ld	r23, X
 cc8:	6d 93       	st	X+, r22
 cca:	70 83       	st	Z, r23
 ccc:	62 91       	ld	r22, -Z
 cce:	ae 17       	cp	r26, r30
 cd0:	bf 07       	cpc	r27, r31
 cd2:	c8 f3       	brcs	.-14     	; 0xcc6 <strrev+0x10>
 cd4:	08 95       	ret

00000cd6 <_exit>:
 cd6:	f8 94       	cli

00000cd8 <__stop_program>:
 cd8:	ff cf       	rjmp	.-2      	; 0xcd8 <__stop_program>
