{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581447392684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581447392687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 13:56:32 2020 " "Processing started: Tue Feb 11 13:56:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581447392687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581447392687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581447392687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581447393089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab2_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab2_top-SimpleCircuit" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405451 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab2_top " "Found entity 1: LogicalStep_Lab2_top" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581447405451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab2/segment7_mux.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405457 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab2/segment7_mux.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581447405457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab2/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405462 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab2/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581447405462 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "hex_,mux.vhd " "Can't analyze file -- file hex_,mux.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1581447405465 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "hex_mux.vhd " "Can't analyze file -- file hex_mux.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1581447405470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_output-led_logic " "Found design unit 1: led_output-led_logic" {  } { { "led_output.vhd" "" { Text "N:/ECE124/Lab2/led_output.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405475 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_output " "Found entity 1: led_output" {  } { { "led_output.vhd" "" { Text "N:/ECE124/Lab2/led_output.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581447405475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder_logic " "Found design unit 1: adder-adder_logic" {  } { { "adder.vhd" "" { Text "N:/ECE124/Lab2/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405480 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "N:/ECE124/Lab2/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581447405480 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "switch.vhd " "Can't analyze file -- file switch.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1581447405485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenator-concatenator_logic " "Found design unit 1: concatenator-concatenator_logic" {  } { { "concatenator.vhd" "" { Text "N:/ECE124/Lab2/concatenator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405491 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenator " "Found entity 1: concatenator" {  } { { "concatenator.vhd" "" { Text "N:/ECE124/Lab2/concatenator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581447405491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab2_top " "Elaborating entity \"LogicalStep_Lab2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581447405549 ""}
{ "Warning" "WSGN_SEARCH_FILE" "switch_input.vhd 2 1 " "Using design file switch_input.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_input-switch_logic " "Found design unit 1: switch_input-switch_logic" {  } { { "switch_input.vhd" "" { Text "N:/ECE124/Lab2/switch_input.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405583 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_input " "Found entity 1: switch_input" {  } { { "switch_input.vhd" "" { Text "N:/ECE124/Lab2/switch_input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405583 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581447405583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_input switch_input:INST1 " "Elaborating entity \"switch_input\" for hierarchy \"switch_input:INST1\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST1" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581447405585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenator concatenator:INST2 " "Elaborating entity \"concatenator\" for hierarchy \"concatenator:INST2\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST2" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581447405615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:INST3 " "Elaborating entity \"adder\" for hierarchy \"adder:INST3\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST3" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581447405648 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add_mux.vhd 2 1 " "Using design file add_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_mux-mux_logic " "Found design unit 1: add_mux-mux_logic" {  } { { "add_mux.vhd" "" { Text "N:/ECE124/Lab2/add_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405677 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_mux " "Found entity 1: add_mux" {  } { { "add_mux.vhd" "" { Text "N:/ECE124/Lab2/add_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581447405677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1581447405677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_mux add_mux:INST4 " "Elaborating entity \"add_mux\" for hierarchy \"add_mux:INST4\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST4" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581447405677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST5 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST5\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST5" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581447405695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST7 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST7\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST7" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581447405709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_output led_output:INST8 " "Elaborating entity \"led_output\" for hierarchy \"led_output:INST8\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST8" { Text "N:/ECE124/Lab2/LogicalStep_Lab2_top.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581447405743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581447406306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581447407569 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581447407569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581447407805 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581447407805 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581447407805 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581447407805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581447407890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 13:56:47 2020 " "Processing ended: Tue Feb 11 13:56:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581447407890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581447407890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581447407890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581447407890 ""}
