Fitter report for spm
Mon Aug 17 11:43:50 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. Routing Usage Summary
 24. LAB Logic Elements
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. I/O Rules Summary
 29. I/O Rules Details
 30. I/O Rules Matrix
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Aug 17 11:43:50 2020           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; spm                                             ;
; Top-level Entity Name              ; spm                                             ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE15F23C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2 / 15,408 ( < 1 % )                            ;
;     Total combinational functions  ; 2 / 15,408 ( < 1 % )                            ;
;     Dedicated logic registers      ; 0 / 15,408 ( 0 % )                              ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 157 / 344 ( 46 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 131,072 / 516,096 ( 25 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE15F23C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 360 ) ; 0.00 % ( 0 / 360 )         ; 0.00 % ( 0 / 360 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 360 ) ; 0.00 % ( 0 / 360 )         ; 0.00 % ( 0 / 360 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 350 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/output_files/spm.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2 / 15,408 ( < 1 % )       ;
;     -- Combinational with no register       ; 2                          ;
;     -- Register only                        ; 0                          ;
;     -- Combinational with a register        ; 0                          ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 0                          ;
;     -- 3 input functions                    ; 0                          ;
;     -- <=2 input functions                  ; 2                          ;
;     -- Register only                        ; 0                          ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2                          ;
;     -- arithmetic mode                      ; 0                          ;
;                                             ;                            ;
; Total registers*                            ; 0 / 17,056 ( 0 % )         ;
;     -- Dedicated logic registers            ; 0 / 15,408 ( 0 % )         ;
;     -- I/O registers                        ; 0 / 1,648 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 2 / 963 ( < 1 % )          ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 157 / 344 ( 46 % )         ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 16 / 56 ( 29 % )           ;
; Total block memory bits                     ; 131,072 / 516,096 ( 25 % ) ;
; Total block memory implementation bits      ; 147,456 / 516,096 ( 29 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global signals                              ; 1                          ;
;     -- Global clocks                        ; 1 / 20 ( 5 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 1.7% / 1.6% / 1.8%         ;
; Peak interconnect usage (total/H/V)         ; 3.8% / 3.4% / 4.5%         ;
; Maximum fan-out                             ; 32                         ;
; Highest non-global fan-out                  ; 32                         ;
; Total fan-out                               ; 727                        ;
; Average fan-out                             ; 2.12                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 2 / 15408 ( < 1 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 2                   ; 0                              ;
;     -- Register only                        ; 0                   ; 0                              ;
;     -- Combinational with a register        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 0                   ; 0                              ;
;     -- 3 input functions                    ; 0                   ; 0                              ;
;     -- <=2 input functions                  ; 2                   ; 0                              ;
;     -- Register only                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 2                   ; 0                              ;
;     -- arithmetic mode                      ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 0                   ; 0                              ;
;     -- Dedicated logic registers            ; 0 / 15408 ( 0 % )   ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 2 / 963 ( < 1 % )   ; 0 / 963 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 157                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )     ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 131072              ; 0                              ;
; Total RAM block bits                        ; 147456              ; 0                              ;
; M9K                                         ; 16 / 56 ( 28 % )    ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )      ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 754                 ; 5                              ;
;     -- Registered Connections               ; 64                  ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 93                  ; 0                              ;
;     -- Output Ports                         ; 64                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                           ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk                 ; G1    ; 1        ; 0            ; 14           ; 7            ; 16                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_addr[0]      ; A8    ; 8        ; 14           ; 29           ; 21           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_addr[10]     ; G11   ; 8        ; 14           ; 29           ; 14           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_addr[11]     ; E11   ; 7        ; 21           ; 29           ; 21           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_addr[1]      ; B8    ; 8        ; 14           ; 29           ; 28           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_addr[2]      ; E13   ; 7        ; 23           ; 29           ; 14           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_addr[3]      ; J6    ; 1        ; 0            ; 24           ; 0            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_addr[4]      ; C13   ; 7        ; 23           ; 29           ; 0            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_addr[5]      ; M8    ; 2        ; 0            ; 7            ; 0            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_addr[6]      ; C10   ; 8        ; 14           ; 29           ; 7            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_addr[7]      ; B10   ; 8        ; 16           ; 29           ; 21           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_addr[8]      ; U11   ; 3        ; 19           ; 0            ; 28           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_addr[9]      ; R1    ; 2        ; 0            ; 10           ; 7            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_as_          ; T1    ; 2        ; 0            ; 14           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_rw           ; T2    ; 2        ; 0            ; 14           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[0]   ; B16   ; 7        ; 28           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[10]  ; A17   ; 7        ; 30           ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[11]  ; H12   ; 7        ; 26           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[12]  ; W13   ; 4        ; 26           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[13]  ; W15   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[14]  ; H22   ; 6        ; 41           ; 20           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[15]  ; A19   ; 7        ; 32           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[16]  ; R21   ; 5        ; 41           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[17]  ; V22   ; 5        ; 41           ; 7            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[18]  ; F8    ; 8        ; 5            ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[19]  ; A10   ; 8        ; 16           ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[1]   ; G13   ; 7        ; 30           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[20]  ; V14   ; 4        ; 30           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[21]  ; T12   ; 4        ; 28           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[22]  ; AA13  ; 4        ; 23           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[23]  ; AB10  ; 3        ; 21           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[24]  ; F9    ; 8        ; 7            ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[25]  ; G10   ; 8        ; 9            ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[26]  ; V9    ; 3        ; 14           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[27]  ; T10   ; 3        ; 14           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[28]  ; B15   ; 7        ; 26           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[29]  ; C17   ; 7        ; 35           ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[2]   ; B4    ; 8        ; 5            ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[30]  ; L22   ; 6        ; 41           ; 18           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[31]  ; AB11  ; 3        ; 21           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[3]   ; L8    ; 1        ; 0            ; 22           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[4]   ; H15   ; 7        ; 35           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[5]   ; J17   ; 6        ; 41           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[6]   ; L7    ; 2        ; 0            ; 11           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[7]   ; N2    ; 2        ; 0            ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[8]   ; M7    ; 2        ; 0            ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; if_spm_wr_data[9]   ; V8    ; 3        ; 11           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_addr[0]     ; E10   ; 8        ; 16           ; 29           ; 7            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_addr[10]    ; F11   ; 7        ; 21           ; 29           ; 28           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_addr[11]    ; H11   ; 8        ; 19           ; 29           ; 28           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_addr[1]     ; E12   ; 7        ; 21           ; 29           ; 14           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_addr[2]     ; A13   ; 7        ; 21           ; 29           ; 0            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_addr[3]     ; L6    ; 2        ; 0            ; 13           ; 0            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_addr[4]     ; A9    ; 8        ; 16           ; 29           ; 28           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_addr[5]     ; B13   ; 7        ; 21           ; 29           ; 7            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_addr[6]     ; P5    ; 2        ; 0            ; 8            ; 7            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_addr[7]     ; B6    ; 8        ; 11           ; 29           ; 21           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_addr[8]     ; B9    ; 8        ; 14           ; 29           ; 0            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_addr[9]     ; D10   ; 8        ; 16           ; 29           ; 0            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_as_         ; T11   ; 3        ; 16           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_rw          ; AA8   ; 3        ; 16           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[0]  ; H14   ; 7        ; 35           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[10] ; A18   ; 7        ; 32           ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[11] ; G12   ; 7        ; 26           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[12] ; Y13   ; 4        ; 26           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[13] ; AA15  ; 4        ; 26           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[14] ; K17   ; 6        ; 41           ; 21           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[15] ; J18   ; 6        ; 41           ; 21           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[16] ; R19   ; 5        ; 41           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[17] ; N16   ; 5        ; 41           ; 10           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[18] ; B5    ; 8        ; 7            ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[19] ; E9    ; 8        ; 11           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[1]  ; F12   ; 7        ; 28           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[20] ; P22   ; 5        ; 41           ; 11           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[21] ; AA17  ; 4        ; 28           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[22] ; AB15  ; 4        ; 26           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[23] ; AB17  ; 4        ; 28           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[24] ; E3    ; 1        ; 0            ; 26           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[25] ; A5    ; 8        ; 7            ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[26] ; AB8   ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[27] ; V2    ; 2        ; 0            ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[28] ; B19   ; 7        ; 32           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[29] ; E15   ; 7        ; 30           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[2]  ; A7    ; 8        ; 11           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[30] ; AA11  ; 3        ; 21           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[31] ; K19   ; 6        ; 41           ; 18           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[3]  ; G7    ; 8        ; 1            ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[4]  ; F13   ; 7        ; 26           ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[5]  ; D21   ; 6        ; 41           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[6]  ; P2    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[7]  ; M5    ; 2        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[8]  ; AA9   ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; mem_spm_wr_data[9]  ; V10   ; 3        ; 14           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; if_spm_rd_data[0]   ; A16   ; 7        ; 30           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[10]  ; F21   ; 6        ; 41           ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[11]  ; B17   ; 7        ; 30           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[12]  ; AB13  ; 4        ; 23           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[13]  ; AA10  ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[14]  ; H21   ; 6        ; 41           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[15]  ; J16   ; 6        ; 41           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[16]  ; V12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[17]  ; R22   ; 5        ; 41           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[18]  ; H9    ; 8        ; 7            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[19]  ; C7    ; 8        ; 9            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[1]   ; B22   ; 6        ; 41           ; 26           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[20]  ; N20   ; 5        ; 41           ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[21]  ; U12   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[22]  ; R13   ; 4        ; 30           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[23]  ; R18   ; 5        ; 41           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[24]  ; F10   ; 8        ; 7            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[25]  ; A6    ; 8        ; 11           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[26]  ; U1    ; 2        ; 0            ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[27]  ; V7    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[28]  ; D13   ; 7        ; 23           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[29]  ; A14   ; 7        ; 23           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[2]   ; C8    ; 8        ; 9            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[30]  ; K21   ; 6        ; 41           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[31]  ; G15   ; 7        ; 39           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[3]   ; H10   ; 8        ; 9            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[4]   ; H16   ; 6        ; 41           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[5]   ; D15   ; 7        ; 32           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[6]   ; M4    ; 2        ; 0            ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[7]   ; M3    ; 2        ; 0            ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[8]   ; Y7    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; if_spm_rd_data[9]   ; AA7   ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[0]  ; H13   ; 7        ; 28           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[10] ; C15   ; 7        ; 28           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[11] ; B18   ; 7        ; 32           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[12] ; V15   ; 4        ; 32           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[13] ; AB14  ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[14] ; K16   ; 6        ; 41           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[15] ; K18   ; 6        ; 41           ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[16] ; P20   ; 5        ; 41           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[17] ; AA16  ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[18] ; G9    ; 8        ; 9            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[19] ; B7    ; 8        ; 11           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[1]  ; A20   ; 7        ; 35           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[20] ; U21   ; 5        ; 41           ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[21] ; AB16  ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[22] ; AA14  ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[23] ; V13   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[24] ; A4    ; 8        ; 5            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[25] ; C6    ; 8        ; 5            ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[26] ; P3    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[27] ; AB7   ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[28] ; E14   ; 7        ; 28           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[29] ; H17   ; 6        ; 41           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[2]  ; J7    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[30] ; K15   ; 6        ; 41           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[31] ; L21   ; 6        ; 41           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[3]  ; G8    ; 8        ; 5            ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[4]  ; A15   ; 7        ; 26           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[5]  ; B14   ; 7        ; 23           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[6]  ; N5    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[7]  ; N1    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[8]  ; W7    ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; mem_spm_rd_data[9]  ; Y8    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L4n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L22      ; DIFFIO_R17n, INIT_DONE                   ; Use as regular IO        ; if_spm_wr_data[30]      ; Dual Purpose Pin          ;
; L21      ; DIFFIO_R17p, CRC_ERROR                   ; Use as regular IO        ; mem_spm_rd_data[31]     ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R16n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; K21      ; DIFFIO_R16p, CLKUSR                      ; Use as regular IO        ; if_spm_rd_data[30]      ; Dual Purpose Pin          ;
; B22      ; DIFFIO_R3n, PADD22                       ; Use as regular IO        ; if_spm_rd_data[1]       ; Dual Purpose Pin          ;
; B18      ; DIFFIO_T27p, PADD0                       ; Use as regular IO        ; mem_spm_rd_data[11]     ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T25n, PADD1                       ; Use as regular IO        ; if_spm_wr_data[10]      ; Dual Purpose Pin          ;
; B17      ; DIFFIO_T25p, PADD2                       ; Use as regular IO        ; if_spm_rd_data[11]      ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T23n, PADD3                       ; Use as regular IO        ; mem_spm_rd_data[28]     ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T21p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; mem_spm_wr_data[4]      ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T20n, PADD5                       ; Use as regular IO        ; mem_spm_rd_data[4]      ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T20p, PADD6                       ; Use as regular IO        ; if_spm_wr_data[28]      ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T19n, PADD7                       ; Use as regular IO        ; if_spm_addr[4]          ; Dual Purpose Pin          ;
; D13      ; DIFFIO_T19p, PADD8                       ; Use as regular IO        ; if_spm_rd_data[28]      ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T18n, PADD9                       ; Use as regular IO        ; if_spm_rd_data[29]      ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T18p, PADD10                      ; Use as regular IO        ; mem_spm_rd_data[5]      ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T17n, PADD11                      ; Use as regular IO        ; mem_spm_addr[2]         ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; mem_spm_addr[5]         ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T16n, PADD13                      ; Use as regular IO        ; if_spm_addr[11]         ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T16p, PADD14                      ; Use as regular IO        ; mem_spm_addr[10]        ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T14p, PADD15                      ; Use as regular IO        ; if_spm_addr[7]          ; Dual Purpose Pin          ;
; A9       ; DIFFIO_T13n, PADD16                      ; Use as regular IO        ; mem_spm_addr[4]         ; Dual Purpose Pin          ;
; B9       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; mem_spm_addr[8]         ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T12n, DATA2                       ; Use as regular IO        ; if_spm_addr[0]          ; Dual Purpose Pin          ;
; B8       ; DIFFIO_T12p, DATA3                       ; Use as regular IO        ; if_spm_addr[1]          ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO        ; mem_spm_wr_data[2]      ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO        ; mem_spm_rd_data[19]     ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T10n, PADD19                      ; Use as regular IO        ; if_spm_rd_data[25]      ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T10p, DATA15                      ; Use as regular IO        ; mem_spm_addr[7]         ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; if_spm_rd_data[2]       ; Dual Purpose Pin          ;
; C7       ; DIFFIO_T9p, DATA13                       ; Use as regular IO        ; if_spm_rd_data[19]      ; Dual Purpose Pin          ;
; A5       ; DATA5                                    ; Use as regular IO        ; mem_spm_wr_data[25]     ; Dual Purpose Pin          ;
; F10      ; DIFFIO_T6p, DATA6                        ; Use as regular IO        ; if_spm_rd_data[24]      ; Dual Purpose Pin          ;
; C6       ; DATA7                                    ; Use as regular IO        ; mem_spm_rd_data[25]     ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T5p, DATA8                        ; Use as regular IO        ; if_spm_wr_data[2]       ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T4n, DATA9                        ; Use as regular IO        ; if_spm_wr_data[18]      ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 9 / 32 ( 28 % )  ; 2.5V          ; --           ;
; 2        ; 18 / 47 ( 38 % ) ; 2.5V          ; --           ;
; 3        ; 19 / 46 ( 41 % ) ; 2.5V          ; --           ;
; 4        ; 20 / 41 ( 49 % ) ; 2.5V          ; --           ;
; 5        ; 10 / 45 ( 22 % ) ; 2.5V          ; --           ;
; 6        ; 19 / 43 ( 44 % ) ; 2.5V          ; --           ;
; 7        ; 35 / 47 ( 74 % ) ; 2.5V          ; --           ;
; 8        ; 32 / 43 ( 74 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 350        ; 8        ; mem_spm_rd_data[24]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 345        ; 8        ; mem_spm_wr_data[25]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 336        ; 8        ; if_spm_rd_data[25]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 334        ; 8        ; mem_spm_wr_data[2]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 332        ; 8        ; if_spm_addr[0]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 328        ; 8        ; mem_spm_addr[4]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 326        ; 8        ; if_spm_wr_data[19]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; mem_spm_addr[2]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 312        ; 7        ; if_spm_rd_data[29]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 307        ; 7        ; mem_spm_rd_data[4]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 298        ; 7        ; if_spm_rd_data[0]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 296        ; 7        ; if_spm_wr_data[10]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 291        ; 7        ; mem_spm_wr_data[10]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 290        ; 7        ; if_spm_wr_data[15]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 284        ; 7        ; mem_spm_rd_data[1]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; if_spm_rd_data[9]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ; 123        ; 3        ; mem_spm_rw                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 126        ; 3        ; mem_spm_wr_data[8]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 132        ; 3        ; if_spm_rd_data[13]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 134        ; 3        ; mem_spm_wr_data[30]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; if_spm_wr_data[22]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 140        ; 4        ; mem_spm_rd_data[22]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 145        ; 4        ; mem_spm_wr_data[13]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 149        ; 4        ; mem_spm_rd_data[17]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 151        ; 4        ; mem_spm_wr_data[21]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA18     ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; mem_spm_rd_data[27]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 124        ; 3        ; mem_spm_wr_data[26]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 133        ; 3        ; if_spm_wr_data[23]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 135        ; 3        ; if_spm_wr_data[31]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; if_spm_rd_data[12]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 141        ; 4        ; mem_spm_rd_data[13]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 146        ; 4        ; mem_spm_wr_data[22]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 150        ; 4        ; mem_spm_rd_data[21]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 152        ; 4        ; mem_spm_wr_data[23]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 162        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 351        ; 8        ; if_spm_wr_data[2]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 346        ; 8        ; mem_spm_wr_data[18]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 337        ; 8        ; mem_spm_addr[7]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 335        ; 8        ; mem_spm_rd_data[19]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 333        ; 8        ; if_spm_addr[1]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 329        ; 8        ; mem_spm_addr[8]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 327        ; 8        ; if_spm_addr[7]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; mem_spm_addr[5]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 313        ; 7        ; mem_spm_rd_data[5]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 308        ; 7        ; if_spm_wr_data[28]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 299        ; 7        ; if_spm_wr_data[0]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 297        ; 7        ; if_spm_rd_data[11]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 292        ; 7        ; mem_spm_rd_data[11]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 289        ; 7        ; mem_spm_wr_data[28]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; if_spm_rd_data[1]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; mem_spm_rd_data[25]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 340        ; 8        ; if_spm_rd_data[19]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 339        ; 8        ; if_spm_rd_data[2]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; if_spm_addr[6]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; if_spm_addr[4]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; mem_spm_rd_data[10]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; if_spm_wr_data[29]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; mem_spm_addr[9]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; if_spm_rd_data[28]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; if_spm_rd_data[5]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; mem_spm_wr_data[5]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; mem_spm_wr_data[24]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; mem_spm_wr_data[19]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 325        ; 8        ; mem_spm_addr[0]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 317        ; 7        ; if_spm_addr[11]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 316        ; 7        ; mem_spm_addr[1]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 311        ; 7        ; if_spm_addr[2]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 301        ; 7        ; mem_spm_rd_data[28]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E15      ; 294        ; 7        ; mem_spm_wr_data[29]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 352        ; 8        ; if_spm_wr_data[18]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 347        ; 8        ; if_spm_wr_data[24]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 348        ; 8        ; if_spm_rd_data[24]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 318        ; 7        ; mem_spm_addr[10]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 302        ; 7        ; mem_spm_wr_data[1]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 306        ; 7        ; mem_spm_wr_data[4]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; if_spm_rd_data[10]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; mem_spm_wr_data[3]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G8       ; 353        ; 8        ; mem_spm_rd_data[3]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G9       ; 342        ; 8        ; mem_spm_rd_data[18]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ; 341        ; 8        ; if_spm_wr_data[25]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 331        ; 8        ; if_spm_addr[10]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 305        ; 7        ; mem_spm_wr_data[11]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 295        ; 7        ; if_spm_wr_data[1]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; if_spm_rd_data[31]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; if_spm_rd_data[18]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 343        ; 8        ; if_spm_rd_data[3]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 323        ; 8        ; mem_spm_addr[11]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 304        ; 7        ; if_spm_wr_data[11]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 303        ; 7        ; mem_spm_rd_data[0]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 288        ; 7        ; mem_spm_wr_data[0]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H15      ; 287        ; 7        ; if_spm_wr_data[4]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H16      ; 259        ; 6        ; if_spm_rd_data[4]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H17      ; 265        ; 6        ; mem_spm_rd_data[29]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 246        ; 6        ; if_spm_rd_data[14]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 245        ; 6        ; if_spm_wr_data[14]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; if_spm_addr[3]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ; 22         ; 1        ; mem_spm_rd_data[2]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; if_spm_rd_data[15]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 258        ; 6        ; if_spm_wr_data[5]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 249        ; 6        ; mem_spm_wr_data[15]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; mem_spm_rd_data[30]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 244        ; 6        ; mem_spm_rd_data[14]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 247        ; 6        ; mem_spm_wr_data[14]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K18      ; 248        ; 6        ; mem_spm_rd_data[15]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K19      ; 237        ; 6        ; mem_spm_wr_data[31]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; if_spm_rd_data[30]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 42         ; 2        ; mem_spm_addr[3]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ; 50         ; 2        ; if_spm_wr_data[6]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L8       ; 20         ; 1        ; if_spm_wr_data[3]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; mem_spm_rd_data[31]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ; 234        ; 6        ; if_spm_wr_data[30]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 47         ; 2        ; if_spm_rd_data[7]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M4       ; 46         ; 2        ; if_spm_rd_data[6]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M5       ; 51         ; 2        ; mem_spm_wr_data[7]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 65         ; 2        ; if_spm_wr_data[8]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M8       ; 66         ; 2        ; if_spm_addr[5]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 49         ; 2        ; mem_spm_rd_data[7]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 48         ; 2        ; if_spm_wr_data[7]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; mem_spm_rd_data[6]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; mem_spm_wr_data[17]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 213        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 212        ; 5        ; if_spm_rd_data[20]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 2        ; mem_spm_wr_data[6]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 58         ; 2        ; mem_spm_rd_data[26]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; mem_spm_addr[6]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P6       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; mem_spm_rd_data[16]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 210        ; 5        ; mem_spm_wr_data[20]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 55         ; 2        ; if_spm_addr[9]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 153        ; 4        ; if_spm_rd_data[22]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 203        ; 5        ; if_spm_rd_data[23]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R19      ; 204        ; 5        ; mem_spm_wr_data[16]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; if_spm_wr_data[16]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 206        ; 5        ; if_spm_rd_data[17]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 41         ; 2        ; if_spm_as_                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T2       ; 40         ; 2        ; if_spm_rw                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 121        ; 3        ; if_spm_wr_data[27]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 125        ; 3        ; mem_spm_as_                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 148        ; 4        ; if_spm_wr_data[21]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 161        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; if_spm_rd_data[26]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 128        ; 3        ; if_spm_addr[8]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U12      ; 147        ; 4        ; if_spm_rd_data[21]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; mem_spm_rd_data[20]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; mem_spm_wr_data[27]                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 105        ; 3        ; if_spm_rd_data[27]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V8       ; 113        ; 3        ; if_spm_wr_data[9]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 119        ; 3        ; if_spm_wr_data[26]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 120        ; 3        ; mem_spm_wr_data[9]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 142        ; 4        ; if_spm_rd_data[16]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 154        ; 4        ; mem_spm_rd_data[23]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 157        ; 4        ; if_spm_wr_data[20]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 158        ; 4        ; mem_spm_rd_data[12]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 198        ; 5        ; if_spm_wr_data[17]                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 110        ; 3        ; mem_spm_rd_data[8]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; if_spm_wr_data[12]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W15      ; 159        ; 4        ; if_spm_wr_data[13]                                        ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; if_spm_rd_data[8]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y8       ; 117        ; 3        ; mem_spm_rd_data[9]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; mem_spm_wr_data[12]                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+---------------------+-------------------------------+
; Pin Name            ; Reason                        ;
+---------------------+-------------------------------+
; if_spm_rd_data[0]   ; Incomplete set of assignments ;
; if_spm_rd_data[1]   ; Incomplete set of assignments ;
; if_spm_rd_data[2]   ; Incomplete set of assignments ;
; if_spm_rd_data[3]   ; Incomplete set of assignments ;
; if_spm_rd_data[4]   ; Incomplete set of assignments ;
; if_spm_rd_data[5]   ; Incomplete set of assignments ;
; if_spm_rd_data[6]   ; Incomplete set of assignments ;
; if_spm_rd_data[7]   ; Incomplete set of assignments ;
; if_spm_rd_data[8]   ; Incomplete set of assignments ;
; if_spm_rd_data[9]   ; Incomplete set of assignments ;
; if_spm_rd_data[10]  ; Incomplete set of assignments ;
; if_spm_rd_data[11]  ; Incomplete set of assignments ;
; if_spm_rd_data[12]  ; Incomplete set of assignments ;
; if_spm_rd_data[13]  ; Incomplete set of assignments ;
; if_spm_rd_data[14]  ; Incomplete set of assignments ;
; if_spm_rd_data[15]  ; Incomplete set of assignments ;
; if_spm_rd_data[16]  ; Incomplete set of assignments ;
; if_spm_rd_data[17]  ; Incomplete set of assignments ;
; if_spm_rd_data[18]  ; Incomplete set of assignments ;
; if_spm_rd_data[19]  ; Incomplete set of assignments ;
; if_spm_rd_data[20]  ; Incomplete set of assignments ;
; if_spm_rd_data[21]  ; Incomplete set of assignments ;
; if_spm_rd_data[22]  ; Incomplete set of assignments ;
; if_spm_rd_data[23]  ; Incomplete set of assignments ;
; if_spm_rd_data[24]  ; Incomplete set of assignments ;
; if_spm_rd_data[25]  ; Incomplete set of assignments ;
; if_spm_rd_data[26]  ; Incomplete set of assignments ;
; if_spm_rd_data[27]  ; Incomplete set of assignments ;
; if_spm_rd_data[28]  ; Incomplete set of assignments ;
; if_spm_rd_data[29]  ; Incomplete set of assignments ;
; if_spm_rd_data[30]  ; Incomplete set of assignments ;
; if_spm_rd_data[31]  ; Incomplete set of assignments ;
; mem_spm_rd_data[0]  ; Incomplete set of assignments ;
; mem_spm_rd_data[1]  ; Incomplete set of assignments ;
; mem_spm_rd_data[2]  ; Incomplete set of assignments ;
; mem_spm_rd_data[3]  ; Incomplete set of assignments ;
; mem_spm_rd_data[4]  ; Incomplete set of assignments ;
; mem_spm_rd_data[5]  ; Incomplete set of assignments ;
; mem_spm_rd_data[6]  ; Incomplete set of assignments ;
; mem_spm_rd_data[7]  ; Incomplete set of assignments ;
; mem_spm_rd_data[8]  ; Incomplete set of assignments ;
; mem_spm_rd_data[9]  ; Incomplete set of assignments ;
; mem_spm_rd_data[10] ; Incomplete set of assignments ;
; mem_spm_rd_data[11] ; Incomplete set of assignments ;
; mem_spm_rd_data[12] ; Incomplete set of assignments ;
; mem_spm_rd_data[13] ; Incomplete set of assignments ;
; mem_spm_rd_data[14] ; Incomplete set of assignments ;
; mem_spm_rd_data[15] ; Incomplete set of assignments ;
; mem_spm_rd_data[16] ; Incomplete set of assignments ;
; mem_spm_rd_data[17] ; Incomplete set of assignments ;
; mem_spm_rd_data[18] ; Incomplete set of assignments ;
; mem_spm_rd_data[19] ; Incomplete set of assignments ;
; mem_spm_rd_data[20] ; Incomplete set of assignments ;
; mem_spm_rd_data[21] ; Incomplete set of assignments ;
; mem_spm_rd_data[22] ; Incomplete set of assignments ;
; mem_spm_rd_data[23] ; Incomplete set of assignments ;
; mem_spm_rd_data[24] ; Incomplete set of assignments ;
; mem_spm_rd_data[25] ; Incomplete set of assignments ;
; mem_spm_rd_data[26] ; Incomplete set of assignments ;
; mem_spm_rd_data[27] ; Incomplete set of assignments ;
; mem_spm_rd_data[28] ; Incomplete set of assignments ;
; mem_spm_rd_data[29] ; Incomplete set of assignments ;
; mem_spm_rd_data[30] ; Incomplete set of assignments ;
; mem_spm_rd_data[31] ; Incomplete set of assignments ;
; if_spm_rw           ; Incomplete set of assignments ;
; if_spm_as_          ; Incomplete set of assignments ;
; mem_spm_rw          ; Incomplete set of assignments ;
; mem_spm_as_         ; Incomplete set of assignments ;
; clk                 ; Incomplete set of assignments ;
; if_spm_wr_data[0]   ; Incomplete set of assignments ;
; if_spm_addr[0]      ; Incomplete set of assignments ;
; if_spm_addr[1]      ; Incomplete set of assignments ;
; if_spm_addr[2]      ; Incomplete set of assignments ;
; if_spm_addr[3]      ; Incomplete set of assignments ;
; if_spm_addr[4]      ; Incomplete set of assignments ;
; if_spm_addr[5]      ; Incomplete set of assignments ;
; if_spm_addr[6]      ; Incomplete set of assignments ;
; if_spm_addr[7]      ; Incomplete set of assignments ;
; if_spm_addr[8]      ; Incomplete set of assignments ;
; if_spm_addr[9]      ; Incomplete set of assignments ;
; if_spm_addr[10]     ; Incomplete set of assignments ;
; if_spm_addr[11]     ; Incomplete set of assignments ;
; mem_spm_wr_data[0]  ; Incomplete set of assignments ;
; mem_spm_addr[0]     ; Incomplete set of assignments ;
; mem_spm_addr[1]     ; Incomplete set of assignments ;
; mem_spm_addr[2]     ; Incomplete set of assignments ;
; mem_spm_addr[3]     ; Incomplete set of assignments ;
; mem_spm_addr[4]     ; Incomplete set of assignments ;
; mem_spm_addr[5]     ; Incomplete set of assignments ;
; mem_spm_addr[6]     ; Incomplete set of assignments ;
; mem_spm_addr[7]     ; Incomplete set of assignments ;
; mem_spm_addr[8]     ; Incomplete set of assignments ;
; mem_spm_addr[9]     ; Incomplete set of assignments ;
; mem_spm_addr[10]    ; Incomplete set of assignments ;
; mem_spm_addr[11]    ; Incomplete set of assignments ;
; if_spm_wr_data[1]   ; Incomplete set of assignments ;
; mem_spm_wr_data[1]  ; Incomplete set of assignments ;
; if_spm_wr_data[2]   ; Incomplete set of assignments ;
; mem_spm_wr_data[2]  ; Incomplete set of assignments ;
; if_spm_wr_data[3]   ; Incomplete set of assignments ;
; mem_spm_wr_data[3]  ; Incomplete set of assignments ;
; if_spm_wr_data[4]   ; Incomplete set of assignments ;
; mem_spm_wr_data[4]  ; Incomplete set of assignments ;
; if_spm_wr_data[5]   ; Incomplete set of assignments ;
; mem_spm_wr_data[5]  ; Incomplete set of assignments ;
; if_spm_wr_data[6]   ; Incomplete set of assignments ;
; mem_spm_wr_data[6]  ; Incomplete set of assignments ;
; if_spm_wr_data[7]   ; Incomplete set of assignments ;
; mem_spm_wr_data[7]  ; Incomplete set of assignments ;
; if_spm_wr_data[8]   ; Incomplete set of assignments ;
; mem_spm_wr_data[8]  ; Incomplete set of assignments ;
; if_spm_wr_data[9]   ; Incomplete set of assignments ;
; mem_spm_wr_data[9]  ; Incomplete set of assignments ;
; if_spm_wr_data[10]  ; Incomplete set of assignments ;
; mem_spm_wr_data[10] ; Incomplete set of assignments ;
; if_spm_wr_data[11]  ; Incomplete set of assignments ;
; mem_spm_wr_data[11] ; Incomplete set of assignments ;
; if_spm_wr_data[12]  ; Incomplete set of assignments ;
; mem_spm_wr_data[12] ; Incomplete set of assignments ;
; if_spm_wr_data[13]  ; Incomplete set of assignments ;
; mem_spm_wr_data[13] ; Incomplete set of assignments ;
; if_spm_wr_data[14]  ; Incomplete set of assignments ;
; mem_spm_wr_data[14] ; Incomplete set of assignments ;
; if_spm_wr_data[15]  ; Incomplete set of assignments ;
; mem_spm_wr_data[15] ; Incomplete set of assignments ;
; if_spm_wr_data[16]  ; Incomplete set of assignments ;
; mem_spm_wr_data[16] ; Incomplete set of assignments ;
; if_spm_wr_data[17]  ; Incomplete set of assignments ;
; mem_spm_wr_data[17] ; Incomplete set of assignments ;
; if_spm_wr_data[18]  ; Incomplete set of assignments ;
; mem_spm_wr_data[18] ; Incomplete set of assignments ;
; if_spm_wr_data[19]  ; Incomplete set of assignments ;
; mem_spm_wr_data[19] ; Incomplete set of assignments ;
; if_spm_wr_data[20]  ; Incomplete set of assignments ;
; mem_spm_wr_data[20] ; Incomplete set of assignments ;
; if_spm_wr_data[21]  ; Incomplete set of assignments ;
; mem_spm_wr_data[21] ; Incomplete set of assignments ;
; if_spm_wr_data[22]  ; Incomplete set of assignments ;
; mem_spm_wr_data[22] ; Incomplete set of assignments ;
; if_spm_wr_data[23]  ; Incomplete set of assignments ;
; mem_spm_wr_data[23] ; Incomplete set of assignments ;
; if_spm_wr_data[24]  ; Incomplete set of assignments ;
; mem_spm_wr_data[24] ; Incomplete set of assignments ;
; if_spm_wr_data[25]  ; Incomplete set of assignments ;
; mem_spm_wr_data[25] ; Incomplete set of assignments ;
; if_spm_wr_data[26]  ; Incomplete set of assignments ;
; mem_spm_wr_data[26] ; Incomplete set of assignments ;
; if_spm_wr_data[27]  ; Incomplete set of assignments ;
; mem_spm_wr_data[27] ; Incomplete set of assignments ;
; if_spm_wr_data[28]  ; Incomplete set of assignments ;
; mem_spm_wr_data[28] ; Incomplete set of assignments ;
; if_spm_wr_data[29]  ; Incomplete set of assignments ;
; mem_spm_wr_data[29] ; Incomplete set of assignments ;
; if_spm_wr_data[30]  ; Incomplete set of assignments ;
; mem_spm_wr_data[30] ; Incomplete set of assignments ;
; if_spm_wr_data[31]  ; Incomplete set of assignments ;
; mem_spm_wr_data[31] ; Incomplete set of assignments ;
; if_spm_rd_data[0]   ; Missing location assignment   ;
; if_spm_rd_data[1]   ; Missing location assignment   ;
; if_spm_rd_data[2]   ; Missing location assignment   ;
; if_spm_rd_data[3]   ; Missing location assignment   ;
; if_spm_rd_data[4]   ; Missing location assignment   ;
; if_spm_rd_data[5]   ; Missing location assignment   ;
; if_spm_rd_data[6]   ; Missing location assignment   ;
; if_spm_rd_data[7]   ; Missing location assignment   ;
; if_spm_rd_data[8]   ; Missing location assignment   ;
; if_spm_rd_data[9]   ; Missing location assignment   ;
; if_spm_rd_data[10]  ; Missing location assignment   ;
; if_spm_rd_data[11]  ; Missing location assignment   ;
; if_spm_rd_data[12]  ; Missing location assignment   ;
; if_spm_rd_data[13]  ; Missing location assignment   ;
; if_spm_rd_data[14]  ; Missing location assignment   ;
; if_spm_rd_data[15]  ; Missing location assignment   ;
; if_spm_rd_data[16]  ; Missing location assignment   ;
; if_spm_rd_data[17]  ; Missing location assignment   ;
; if_spm_rd_data[18]  ; Missing location assignment   ;
; if_spm_rd_data[19]  ; Missing location assignment   ;
; if_spm_rd_data[20]  ; Missing location assignment   ;
; if_spm_rd_data[21]  ; Missing location assignment   ;
; if_spm_rd_data[22]  ; Missing location assignment   ;
; if_spm_rd_data[23]  ; Missing location assignment   ;
; if_spm_rd_data[24]  ; Missing location assignment   ;
; if_spm_rd_data[25]  ; Missing location assignment   ;
; if_spm_rd_data[26]  ; Missing location assignment   ;
; if_spm_rd_data[27]  ; Missing location assignment   ;
; if_spm_rd_data[28]  ; Missing location assignment   ;
; if_spm_rd_data[29]  ; Missing location assignment   ;
; if_spm_rd_data[30]  ; Missing location assignment   ;
; if_spm_rd_data[31]  ; Missing location assignment   ;
; mem_spm_rd_data[0]  ; Missing location assignment   ;
; mem_spm_rd_data[1]  ; Missing location assignment   ;
; mem_spm_rd_data[2]  ; Missing location assignment   ;
; mem_spm_rd_data[3]  ; Missing location assignment   ;
; mem_spm_rd_data[4]  ; Missing location assignment   ;
; mem_spm_rd_data[5]  ; Missing location assignment   ;
; mem_spm_rd_data[6]  ; Missing location assignment   ;
; mem_spm_rd_data[7]  ; Missing location assignment   ;
; mem_spm_rd_data[8]  ; Missing location assignment   ;
; mem_spm_rd_data[9]  ; Missing location assignment   ;
; mem_spm_rd_data[10] ; Missing location assignment   ;
; mem_spm_rd_data[11] ; Missing location assignment   ;
; mem_spm_rd_data[12] ; Missing location assignment   ;
; mem_spm_rd_data[13] ; Missing location assignment   ;
; mem_spm_rd_data[14] ; Missing location assignment   ;
; mem_spm_rd_data[15] ; Missing location assignment   ;
; mem_spm_rd_data[16] ; Missing location assignment   ;
; mem_spm_rd_data[17] ; Missing location assignment   ;
; mem_spm_rd_data[18] ; Missing location assignment   ;
; mem_spm_rd_data[19] ; Missing location assignment   ;
; mem_spm_rd_data[20] ; Missing location assignment   ;
; mem_spm_rd_data[21] ; Missing location assignment   ;
; mem_spm_rd_data[22] ; Missing location assignment   ;
; mem_spm_rd_data[23] ; Missing location assignment   ;
; mem_spm_rd_data[24] ; Missing location assignment   ;
; mem_spm_rd_data[25] ; Missing location assignment   ;
; mem_spm_rd_data[26] ; Missing location assignment   ;
; mem_spm_rd_data[27] ; Missing location assignment   ;
; mem_spm_rd_data[28] ; Missing location assignment   ;
; mem_spm_rd_data[29] ; Missing location assignment   ;
; mem_spm_rd_data[30] ; Missing location assignment   ;
; mem_spm_rd_data[31] ; Missing location assignment   ;
; if_spm_rw           ; Missing location assignment   ;
; if_spm_as_          ; Missing location assignment   ;
; mem_spm_rw          ; Missing location assignment   ;
; mem_spm_as_         ; Missing location assignment   ;
; clk                 ; Missing location assignment   ;
; if_spm_wr_data[0]   ; Missing location assignment   ;
; if_spm_addr[0]      ; Missing location assignment   ;
; if_spm_addr[1]      ; Missing location assignment   ;
; if_spm_addr[2]      ; Missing location assignment   ;
; if_spm_addr[3]      ; Missing location assignment   ;
; if_spm_addr[4]      ; Missing location assignment   ;
; if_spm_addr[5]      ; Missing location assignment   ;
; if_spm_addr[6]      ; Missing location assignment   ;
; if_spm_addr[7]      ; Missing location assignment   ;
; if_spm_addr[8]      ; Missing location assignment   ;
; if_spm_addr[9]      ; Missing location assignment   ;
; if_spm_addr[10]     ; Missing location assignment   ;
; if_spm_addr[11]     ; Missing location assignment   ;
; mem_spm_wr_data[0]  ; Missing location assignment   ;
; mem_spm_addr[0]     ; Missing location assignment   ;
; mem_spm_addr[1]     ; Missing location assignment   ;
; mem_spm_addr[2]     ; Missing location assignment   ;
; mem_spm_addr[3]     ; Missing location assignment   ;
; mem_spm_addr[4]     ; Missing location assignment   ;
; mem_spm_addr[5]     ; Missing location assignment   ;
; mem_spm_addr[6]     ; Missing location assignment   ;
; mem_spm_addr[7]     ; Missing location assignment   ;
; mem_spm_addr[8]     ; Missing location assignment   ;
; mem_spm_addr[9]     ; Missing location assignment   ;
; mem_spm_addr[10]    ; Missing location assignment   ;
; mem_spm_addr[11]    ; Missing location assignment   ;
; if_spm_wr_data[1]   ; Missing location assignment   ;
; mem_spm_wr_data[1]  ; Missing location assignment   ;
; if_spm_wr_data[2]   ; Missing location assignment   ;
; mem_spm_wr_data[2]  ; Missing location assignment   ;
; if_spm_wr_data[3]   ; Missing location assignment   ;
; mem_spm_wr_data[3]  ; Missing location assignment   ;
; if_spm_wr_data[4]   ; Missing location assignment   ;
; mem_spm_wr_data[4]  ; Missing location assignment   ;
; if_spm_wr_data[5]   ; Missing location assignment   ;
; mem_spm_wr_data[5]  ; Missing location assignment   ;
; if_spm_wr_data[6]   ; Missing location assignment   ;
; mem_spm_wr_data[6]  ; Missing location assignment   ;
; if_spm_wr_data[7]   ; Missing location assignment   ;
; mem_spm_wr_data[7]  ; Missing location assignment   ;
; if_spm_wr_data[8]   ; Missing location assignment   ;
; mem_spm_wr_data[8]  ; Missing location assignment   ;
; if_spm_wr_data[9]   ; Missing location assignment   ;
; mem_spm_wr_data[9]  ; Missing location assignment   ;
; if_spm_wr_data[10]  ; Missing location assignment   ;
; mem_spm_wr_data[10] ; Missing location assignment   ;
; if_spm_wr_data[11]  ; Missing location assignment   ;
; mem_spm_wr_data[11] ; Missing location assignment   ;
; if_spm_wr_data[12]  ; Missing location assignment   ;
; mem_spm_wr_data[12] ; Missing location assignment   ;
; if_spm_wr_data[13]  ; Missing location assignment   ;
; mem_spm_wr_data[13] ; Missing location assignment   ;
; if_spm_wr_data[14]  ; Missing location assignment   ;
; mem_spm_wr_data[14] ; Missing location assignment   ;
; if_spm_wr_data[15]  ; Missing location assignment   ;
; mem_spm_wr_data[15] ; Missing location assignment   ;
; if_spm_wr_data[16]  ; Missing location assignment   ;
; mem_spm_wr_data[16] ; Missing location assignment   ;
; if_spm_wr_data[17]  ; Missing location assignment   ;
; mem_spm_wr_data[17] ; Missing location assignment   ;
; if_spm_wr_data[18]  ; Missing location assignment   ;
; mem_spm_wr_data[18] ; Missing location assignment   ;
; if_spm_wr_data[19]  ; Missing location assignment   ;
; mem_spm_wr_data[19] ; Missing location assignment   ;
; if_spm_wr_data[20]  ; Missing location assignment   ;
; mem_spm_wr_data[20] ; Missing location assignment   ;
; if_spm_wr_data[21]  ; Missing location assignment   ;
; mem_spm_wr_data[21] ; Missing location assignment   ;
; if_spm_wr_data[22]  ; Missing location assignment   ;
; mem_spm_wr_data[22] ; Missing location assignment   ;
; if_spm_wr_data[23]  ; Missing location assignment   ;
; mem_spm_wr_data[23] ; Missing location assignment   ;
; if_spm_wr_data[24]  ; Missing location assignment   ;
; mem_spm_wr_data[24] ; Missing location assignment   ;
; if_spm_wr_data[25]  ; Missing location assignment   ;
; mem_spm_wr_data[25] ; Missing location assignment   ;
; if_spm_wr_data[26]  ; Missing location assignment   ;
; mem_spm_wr_data[26] ; Missing location assignment   ;
; if_spm_wr_data[27]  ; Missing location assignment   ;
; mem_spm_wr_data[27] ; Missing location assignment   ;
; if_spm_wr_data[28]  ; Missing location assignment   ;
; mem_spm_wr_data[28] ; Missing location assignment   ;
; if_spm_wr_data[29]  ; Missing location assignment   ;
; mem_spm_wr_data[29] ; Missing location assignment   ;
; if_spm_wr_data[30]  ; Missing location assignment   ;
; mem_spm_wr_data[30] ; Missing location assignment   ;
; if_spm_wr_data[31]  ; Missing location assignment   ;
; mem_spm_wr_data[31] ; Missing location assignment   ;
+---------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                   ; Entity Name     ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; |spm                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 157  ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |spm                                                                                  ; dual_port_ram   ; work         ;
;    |dual_port_ram:spm|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |spm|dual_port_ram:spm                                                                ; dual_port_ram   ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |spm|dual_port_ram:spm|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_9uh2:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |spm|dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated ; altsyncram_9uh2 ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                 ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; if_spm_rd_data[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[12]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[13]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[14]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[15]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[16]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[17]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[18]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[19]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[20]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[21]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[22]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[23]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[24]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[25]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[26]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[27]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[28]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[29]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[30]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rd_data[31]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[25] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[26] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[27] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[28] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[29] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[30] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_spm_rd_data[31] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; if_spm_rw           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; if_spm_as_          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; mem_spm_rw          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_as_         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk                 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_addr[0]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_addr[1]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; if_spm_addr[2]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; if_spm_addr[3]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; if_spm_addr[4]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; if_spm_addr[5]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_addr[6]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_addr[7]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_addr[8]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_addr[9]      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; if_spm_addr[10]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; if_spm_addr[11]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_wr_data[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_addr[0]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_addr[1]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_addr[2]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_addr[3]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_addr[4]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_addr[5]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_addr[6]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_addr[7]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_addr[8]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_addr[9]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_addr[10]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_addr[11]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[1]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; if_spm_wr_data[2]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_wr_data[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[3]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; if_spm_wr_data[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[5]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_wr_data[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[8]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[8]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[9]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[9]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[10]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[10] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[11]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[11] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[12]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_wr_data[12] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[13]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[13] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[14]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_wr_data[14] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[15]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_wr_data[15] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[16]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_wr_data[16] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[17]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_wr_data[17] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; if_spm_wr_data[18]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[18] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; if_spm_wr_data[19]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[19] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; if_spm_wr_data[20]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[20] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[21]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[21] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[22]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_wr_data[22] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[23]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_wr_data[23] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[24]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_wr_data[24] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; if_spm_wr_data[25]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[25] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[26]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[26] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[27]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[27] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[28]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[28] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; if_spm_wr_data[29]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_wr_data[29] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[30]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; mem_spm_wr_data[30] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; if_spm_wr_data[31]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; mem_spm_wr_data[31] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                      ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+
; if_spm_rw                                                                                             ;                   ;         ;
; if_spm_as_                                                                                            ;                   ;         ;
; mem_spm_rw                                                                                            ;                   ;         ;
;      - web                                                                                            ; 1                 ; 6       ;
; mem_spm_as_                                                                                           ;                   ;         ;
;      - web                                                                                            ; 0                 ; 6       ;
; clk                                                                                                   ;                   ;         ;
; if_spm_wr_data[0]                                                                                     ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
; if_spm_addr[0]                                                                                        ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; if_spm_addr[1]                                                                                        ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 1                 ; 6       ;
; if_spm_addr[2]                                                                                        ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 1                 ; 6       ;
; if_spm_addr[3]                                                                                        ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 1                 ; 6       ;
; if_spm_addr[4]                                                                                        ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 1                 ; 6       ;
; if_spm_addr[5]                                                                                        ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; if_spm_addr[6]                                                                                        ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; if_spm_addr[7]                                                                                        ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; if_spm_addr[8]                                                                                        ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; if_spm_addr[9]                                                                                        ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 1                 ; 6       ;
; if_spm_addr[10]                                                                                       ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 1                 ; 6       ;
; if_spm_addr[11]                                                                                       ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 1                 ; 6       ;
; mem_spm_wr_data[0]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
; mem_spm_addr[0]                                                                                       ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; mem_spm_addr[1]                                                                                       ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 1                 ; 6       ;
; mem_spm_addr[2]                                                                                       ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; mem_spm_addr[3]                                                                                       ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; mem_spm_addr[4]                                                                                       ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; mem_spm_addr[5]                                                                                       ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 1                 ; 6       ;
; mem_spm_addr[6]                                                                                       ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 1                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 1                 ; 6       ;
; mem_spm_addr[7]                                                                                       ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; mem_spm_addr[8]                                                                                       ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; mem_spm_addr[9]                                                                                       ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; mem_spm_addr[10]                                                                                      ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; mem_spm_addr[11]                                                                                      ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
; if_spm_wr_data[1]                                                                                     ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 0                 ; 6       ;
; mem_spm_wr_data[1]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a0  ; 1                 ; 6       ;
; if_spm_wr_data[2]                                                                                     ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 1                 ; 6       ;
; mem_spm_wr_data[2]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
; if_spm_wr_data[3]                                                                                     ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 0                 ; 6       ;
; mem_spm_wr_data[3]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a2  ; 1                 ; 6       ;
; if_spm_wr_data[4]                                                                                     ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
; mem_spm_wr_data[4]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
; if_spm_wr_data[5]                                                                                     ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 1                 ; 6       ;
; mem_spm_wr_data[5]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a4  ; 0                 ; 6       ;
; if_spm_wr_data[6]                                                                                     ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
; mem_spm_wr_data[6]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
; if_spm_wr_data[7]                                                                                     ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
; mem_spm_wr_data[7]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a6  ; 0                 ; 6       ;
; if_spm_wr_data[8]                                                                                     ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
; mem_spm_wr_data[8]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
; if_spm_wr_data[9]                                                                                     ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
; mem_spm_wr_data[9]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a8  ; 0                 ; 6       ;
; if_spm_wr_data[10]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
; mem_spm_wr_data[10]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
; if_spm_wr_data[11]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
; mem_spm_wr_data[11]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a10 ; 0                 ; 6       ;
; if_spm_wr_data[12]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 1                 ; 6       ;
; mem_spm_wr_data[12]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
; if_spm_wr_data[13]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
; mem_spm_wr_data[13]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a12 ; 0                 ; 6       ;
; if_spm_wr_data[14]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 1                 ; 6       ;
; mem_spm_wr_data[14]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
; if_spm_wr_data[15]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 1                 ; 6       ;
; mem_spm_wr_data[15]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a14 ; 0                 ; 6       ;
; if_spm_wr_data[16]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 1                 ; 6       ;
; mem_spm_wr_data[16]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 0                 ; 6       ;
; if_spm_wr_data[17]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 1                 ; 6       ;
; mem_spm_wr_data[17]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a16 ; 1                 ; 6       ;
; if_spm_wr_data[18]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
; mem_spm_wr_data[18]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 1                 ; 6       ;
; if_spm_wr_data[19]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 0                 ; 6       ;
; mem_spm_wr_data[19]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a18 ; 1                 ; 6       ;
; if_spm_wr_data[20]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
; mem_spm_wr_data[20]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
; if_spm_wr_data[21]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
; mem_spm_wr_data[21]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a20 ; 0                 ; 6       ;
; if_spm_wr_data[22]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 1                 ; 6       ;
; mem_spm_wr_data[22]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
; if_spm_wr_data[23]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 1                 ; 6       ;
; mem_spm_wr_data[23]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a22 ; 0                 ; 6       ;
; if_spm_wr_data[24]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 1                 ; 6       ;
; mem_spm_wr_data[24]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 1                 ; 6       ;
; if_spm_wr_data[25]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
; mem_spm_wr_data[25]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a24 ; 0                 ; 6       ;
; if_spm_wr_data[26]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
; mem_spm_wr_data[26]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
; if_spm_wr_data[27]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
; mem_spm_wr_data[27]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a26 ; 0                 ; 6       ;
; if_spm_wr_data[28]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
; mem_spm_wr_data[28]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 1                 ; 6       ;
; if_spm_wr_data[29]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 1                 ; 6       ;
; mem_spm_wr_data[29]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a28 ; 0                 ; 6       ;
; if_spm_wr_data[30]                                                                                    ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 1                 ; 6       ;
; mem_spm_wr_data[30]                                                                                   ;                   ;         ;
; if_spm_wr_data[31]                                                                                    ;                   ;         ;
; mem_spm_wr_data[31]                                                                                   ;                   ;         ;
;      - dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ram_block1a30 ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                               ;
+------+-------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name ; Location          ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+-------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; clk  ; PIN_G1            ; 16      ; Clock                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; wea  ; LCCOMB_X1_Y14_N24 ; 16      ; Read enable, Write enable ; no     ; --                   ; --               ; --                        ;
; web  ; LCCOMB_X17_Y4_N16 ; 16      ; Read enable, Write enable ; no     ; --                   ; --               ; --                        ;
+------+-------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_G1   ; 16      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                        ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                   ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; dual_port_ram:spm|altsyncram:altsyncram_component|altsyncram_9uh2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; yes                     ; yes                    ; yes                     ; 131072 ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 16   ; None ; M9K_X25_Y26_N0, M9K_X13_Y22_N0, M9K_X25_Y24_N0, M9K_X13_Y12_N0, M9K_X13_Y8_N0, M9K_X25_Y22_N0, M9K_X25_Y8_N0, M9K_X25_Y21_N0, M9K_X25_Y10_N0, M9K_X13_Y25_N0, M9K_X25_Y11_N0, M9K_X25_Y9_N0, M9K_X13_Y26_N0, M9K_X13_Y9_N0, M9K_X25_Y25_N0, M9K_X25_Y18_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+---------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 564 / 47,787 ( 1 % )   ;
; C16 interconnects     ; 105 / 1,804 ( 6 % )    ;
; C4 interconnects      ; 318 / 31,272 ( 1 % )   ;
; Direct links          ; 0 / 47,787 ( 0 % )     ;
; Global clocks         ; 1 / 20 ( 5 % )         ;
; Local interconnects   ; 0 / 15,408 ( 0 % )     ;
; R24 interconnects     ; 69 / 1,775 ( 4 % )     ;
; R4 interconnects      ; 385 / 41,310 ( < 1 % ) ;
+-----------------------+------------------------+


+--------------------------------------------------------------------------+
; LAB Logic Elements                                                       ;
+--------------------------------------------+-----------------------------+
; Number of Logic Elements  (Average = 1.00) ; Number of LABs  (Total = 2) ;
+--------------------------------------------+-----------------------------+
; 1                                          ; 2                           ;
; 2                                          ; 0                           ;
; 3                                          ; 0                           ;
; 4                                          ; 0                           ;
; 5                                          ; 0                           ;
; 6                                          ; 0                           ;
; 7                                          ; 0                           ;
; 8                                          ; 0                           ;
; 9                                          ; 0                           ;
; 10                                         ; 0                           ;
; 11                                         ; 0                           ;
; 12                                         ; 0                           ;
; 13                                         ; 0                           ;
; 14                                         ; 0                           ;
; 15                                         ; 0                           ;
; 16                                         ; 0                           ;
+--------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------+
; LAB Signals Sourced                                                       ;
+---------------------------------------------+-----------------------------+
; Number of Signals Sourced  (Average = 1.00) ; Number of LABs  (Total = 2) ;
+---------------------------------------------+-----------------------------+
; 0                                           ; 0                           ;
; 1                                           ; 2                           ;
+---------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                       ;
+-------------------------------------------------+-----------------------------+
; Number of Signals Sourced Out  (Average = 1.00) ; Number of LABs  (Total = 2) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 0                           ;
; 1                                               ; 2                           ;
+-------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------+
; LAB Distinct Inputs                                                       ;
+---------------------------------------------+-----------------------------+
; Number of Distinct Inputs  (Average = 2.00) ; Number of LABs  (Total = 2) ;
+---------------------------------------------+-----------------------------+
; 0                                           ; 0                           ;
; 1                                           ; 0                           ;
; 2                                           ; 2                           ;
+---------------------------------------------+-----------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 157       ; 0            ; 0            ; 157       ; 157       ; 0            ; 64           ; 0            ; 0            ; 93           ; 0            ; 64           ; 93           ; 0            ; 0            ; 0            ; 64           ; 0            ; 0            ; 0            ; 0            ; 0            ; 157       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 157          ; 157          ; 157          ; 157          ; 157          ; 0         ; 157          ; 157          ; 0         ; 0         ; 157          ; 93           ; 157          ; 157          ; 64           ; 157          ; 93           ; 64           ; 157          ; 157          ; 157          ; 93           ; 157          ; 157          ; 157          ; 157          ; 157          ; 0         ; 157          ; 157          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; if_spm_rd_data[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[8]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[9]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[10]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[11]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[12]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[13]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[14]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[15]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[16]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[17]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[18]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[19]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[20]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[21]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[22]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[23]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[24]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[25]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[26]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[27]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[28]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[29]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[30]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rd_data[31]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[14] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[15] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[16] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[17] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[18] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[19] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[20] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[21] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[22] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[23] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[24] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[25] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[26] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[27] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[28] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[29] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[30] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rd_data[31] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_rw           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_as_          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_rw          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_as_         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_addr[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_addr[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_addr[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_addr[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_addr[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_addr[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_addr[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_addr[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_addr[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_addr[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_addr[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_addr[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_addr[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_addr[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_addr[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_addr[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_addr[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_addr[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_addr[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_addr[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_addr[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_addr[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_addr[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_addr[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[8]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[9]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[10]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[11]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[12]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[13]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[14]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[14] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[15]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[15] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[16]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[16] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[17]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[17] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[18]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[18] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[19]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[19] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[20]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[20] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[21]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[21] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[22]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[22] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[23]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[23] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[24]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[24] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[25]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[25] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[26]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[26] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[27]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[27] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[28]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[28] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[29]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[29] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[30]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[30] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; if_spm_wr_data[31]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_spm_wr_data[31] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE15F23C8 for design "spm"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE30F23C8 is compatible
    Info (176445): Device EP4CE55F23C8 is compatible
    Info (176445): Device EP4CE75F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 157 pins of 157 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'spm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) File: E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 156 (unused VREF, 2.5V VCCIO, 92 input, 64 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.07 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/output_files/spm.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5668 megabytes
    Info: Processing ended: Mon Aug 17 11:43:51 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/output_files/spm.fit.smsg.


