m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC
Ealu
Z1 w1593808612
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd
Z5 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd
l0
L10
VCgDo1OkY>DLmEYFkHVGNL1
!s100 M`5Q2UfF7QWlz:ZZ7SWEZ3
Z6 OV;C;10.3d;59
32
Z7 !s110 1593814432
!i10b 1
Z8 !s108 1593814432.945000
Z9 !s90 -reportprogress|300|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd|
Z10 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd|
!i113 1
Z11 o-work work
Z12 tExplicit 1
Aaluarch
Z13 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z14 DPx6 altera 11 dffeas_pack 0 22 UnfbeWGEe]KW7:DTn;?VS1
Z15 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z16 DPx6 altera 28 altera_primitives_components 0 22 ]KYk:P<?aKG^=ZNSeb8Pf3
Z17 DEx4 work 10 mulcounter 0 22 P:H3VoBMYIO^^9mS?cozB3
R2
R3
Z18 DEx4 work 3 alu 0 22 CgDo1OkY>DLmEYFkHVGNL1
l216
L67
VafSoU:EVc5j4Wg0X=CCg33
!s100 L99CB[<CCgV1l7PW_[0Yh1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Earithmeticshiftright
Z19 w1593034854
R2
R3
R0
Z20 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd
Z21 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd
l0
L9
V66B9oH^aT:FJoY@kHz:T00
!s100 1;LVfA3`G1IoUOVKdhHgM1
R6
32
Z22 !s110 1593814433
!i10b 1
Z23 !s108 1593814433.531000
Z24 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd|
Z25 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd|
!i113 1
R11
R12
Aarithmeticshiftrightarch
R2
R3
DEx4 work 20 arithmeticshiftright 0 22 66B9oH^aT:FJoY@kHz:T00
l52
L38
VO7k<GNDGT5OdgNjo7Z2162
!s100 _Y0=81[??;6_N`m?^Gm953
R6
32
R22
!i10b 1
R23
R24
R25
!i113 1
R11
R12
Eblockand
Z26 w1590721899
R2
R3
R0
Z27 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd
Z28 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd
l0
L9
V<?e8aD7Imb48m^95M9PQA1
!s100 a]C;aJ>Ja5ZPJ95@kWcMd3
R6
32
Z29 !s110 1593814434
!i10b 1
Z30 !s108 1593814434.047000
Z31 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd|
Z32 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd|
!i113 1
R11
R12
Ablockandarch
R2
R3
DEx4 work 8 blockand 0 22 <?e8aD7Imb48m^95M9PQA1
l40
L31
V>TH4Yi[V=24L;Ch[H7`0A1
!s100 ol2DlAnmbgoRP:[l`RDiD3
R6
32
R29
!i10b 1
R30
R31
R32
!i113 1
R11
R12
Eblockor
R26
R2
R3
R0
Z33 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd
Z34 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd
l0
L9
VOmU6f>]a:aDRBG4:f5aG20
!s100 mUH[OGcXei[A==c_hCXPC3
R6
32
R29
!i10b 1
Z35 !s108 1593814434.541000
Z36 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd|
Z37 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd|
!i113 1
R11
R12
Ablockorarch
R2
R3
DEx4 work 7 blockor 0 22 OmU6f>]a:aDRBG4:f5aG20
l42
L31
V4dmK?j^WaYES`YB9<330B2
!s100 <zGjdU7B7?6_`FB9`3o9l1
R6
32
R29
!i10b 1
R35
R36
R37
!i113 1
R11
R12
Eblockxor
R26
R2
R3
R0
Z38 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd
Z39 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd
l0
L9
Vnd[2zXnNo;h]1nLX[al621
!s100 NXG^z3^[L[Jf5O><Kl67I2
R6
32
Z40 !s110 1593814435
!i10b 1
Z41 !s108 1593814435.065000
Z42 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd|
Z43 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd|
!i113 1
R11
R12
Ablockxorarch
R2
R3
DEx4 work 8 blockxor 0 22 nd[2zXnNo;h]1nLX[al621
l42
L31
V=IRVPhYfRZmLadkLfcRMG0
!s100 FZKfd?J9@AV6D3>bT[`UT0
R6
32
R40
!i10b 1
R41
R42
R43
!i113 1
R11
R12
Eboothdecoder
Z44 w1590348989
R2
R3
R0
Z45 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd
Z46 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd
l0
L9
V>X_;Z:CF4:G3@E<m4WSZd2
!s100 zl_VTgY<O3I9zzgm8Y[3n2
R6
32
R40
!i10b 1
Z47 !s108 1593814435.606000
Z48 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd|
Z49 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd|
!i113 1
R11
R12
Aboothdecoderarch
R2
R3
DEx4 work 12 boothdecoder 0 22 >X_;Z:CF4:G3@E<m4WSZd2
l46
L37
V6d6z?[?bXha1H`I9aOZ?:2
!s100 =?z^:bY0:Ubk:aL8RPD1l2
R6
32
R40
!i10b 1
R47
R48
R49
!i113 1
R11
R12
Econtrolunit
Z50 w1593545834
R13
R14
R15
R16
R2
R3
R0
Z51 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd
Z52 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd
l0
L21
VWY>Pa;7?1iZ4Io8;S12eZ0
!s100 >@0K33SGoCUAIKkFj_a1U3
R6
32
Z53 !s110 1593814436
!i10b 1
Z54 !s108 1593814436.153000
Z55 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd|
Z56 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd|
!i113 1
R11
R12
Acontrolunitarch
R13
R14
R15
R16
R2
R3
Z57 DEx4 work 11 controlunit 0 22 WY>Pa;7?1iZ4Io8;S12eZ0
l72
L47
VG4mV<5WEPzn=kLY6V?nDY2
!s100 El]XNd2EcfN0=JPSkCD6D2
R6
32
R53
!i10b 1
R54
R55
R56
!i113 1
R11
R12
Ecounter
Z58 w1593546283
R13
R14
R15
R16
R2
R3
R0
Z59 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd
Z60 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd
l0
L11
VMg^Sz6Rh=`]PYN:@24]i71
!s100 ihKATfgbbAzXo42IGe49c0
R6
32
R53
!i10b 1
Z61 !s108 1593814436.890000
Z62 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd|
Z63 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd|
!i113 1
R11
R12
Acounterarch
R13
R14
R15
R16
R2
R3
Z64 DEx4 work 7 counter 0 22 Mg^Sz6Rh=`]PYN:@24]i71
l44
L34
VMdJ@551DzQ]_@GEFH>jD<2
!s100 EH<3kC[h`VbJFUfOoacJL3
R6
32
R53
!i10b 1
R61
R62
R63
!i113 1
R11
R12
Ecraadder10
R26
R2
R3
R0
Z65 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd
Z66 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd
l0
L9
Vi>@iTO@?CF8PdbULJkkJb3
!s100 6>^O9>>HQh:FTm]W5zgJe2
R6
32
Z67 !s110 1593814438
!i10b 1
Z68 !s108 1593814438.089000
Z69 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd|
Z70 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd|
!i113 1
R11
R12
Acraadder10arch
R2
R3
DEx4 work 10 craadder10 0 22 i>@iTO@?CF8PdbULJkkJb3
l46
L35
VC<L>jf@S]dZSMfc5JjS^T0
!s100 ?MQn]bDB8MT1ki>]g6gHj3
R6
32
R67
!i10b 1
R68
R69
R70
!i113 1
R11
R12
Ecraadder14
R26
R2
R3
R0
Z71 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd
Z72 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd
l0
L9
V=Xc1CeNIAz1cOV1@o@NXz2
!s100 c^8D7?UA2S<_1VZAKzZ3j3
R6
32
R67
!i10b 1
Z73 !s108 1593814438.692000
Z74 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd|
Z75 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd|
!i113 1
R11
R12
Acraadder14arch
R2
R3
DEx4 work 10 craadder14 0 22 =Xc1CeNIAz1cOV1@o@NXz2
l46
L35
V]ZkKC4QKXN=kAh2gIjSIb3
!s100 DWR4cQT4Ue1GbAOSEKh;[2
R6
32
R67
!i10b 1
R73
R74
R75
!i113 1
R11
R12
Ecraadder18
R26
R2
R3
R0
Z76 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd
Z77 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd
l0
L9
V?7n:`14WY0a4I1aPQo@DU1
!s100 JlH897ZEQ?z@]de9n6fT00
R6
32
Z78 !s110 1593814439
!i10b 1
Z79 !s108 1593814439.207000
Z80 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd|
Z81 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd|
!i113 1
R11
R12
Acraadder18arch
R2
R3
DEx4 work 10 craadder18 0 22 ?7n:`14WY0a4I1aPQo@DU1
l46
L35
VmX8Wedl1Te6l:SgeZYhak3
!s100 Z<37O`_=`I@YD5eoNSH9^0
R6
32
R78
!i10b 1
R79
R80
R81
!i113 1
R11
R12
Ecraadder22
R26
R2
R3
R0
Z82 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd
Z83 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd
l0
L9
VTok89BE=m^8UES2ONIDzl1
!s100 fm<FQIAX6HE<XkFhjnnMM0
R6
32
R78
!i10b 1
Z84 !s108 1593814439.709000
Z85 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd|
Z86 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd|
!i113 1
R11
R12
Acraadder22arch
R2
R3
DEx4 work 10 craadder22 0 22 Tok89BE=m^8UES2ONIDzl1
l46
L35
VGgKD]>o1Y9;Cbk12`diL03
!s100 nh4VzfEN3F7QN7VaQMjOF0
R6
32
R78
!i10b 1
R84
R85
R86
!i113 1
R11
R12
Ecraadder26
R26
R2
R3
R0
Z87 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd
Z88 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd
l0
L9
V0>PGczWCeYW17?K6OkXF50
!s100 SAjNo]GbQXmRST_MHT`8h2
R6
32
Z89 !s110 1593814440
!i10b 1
Z90 !s108 1593814440.253000
Z91 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd|
Z92 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd|
!i113 1
R11
R12
Acraadder26arch
R2
R3
DEx4 work 10 craadder26 0 22 0>PGczWCeYW17?K6OkXF50
l46
L35
VOS:kfg[1cATdDX9d^:jDB3
!s100 Ic<Ja<J0BJ@J0_5X;ijk:0
R6
32
R89
!i10b 1
R90
R91
R92
!i113 1
R11
R12
Ecraadder30
R26
R2
R3
R0
Z93 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd
Z94 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd
l0
L9
VlK1D;^bWTIFK22oX;@a?m0
!s100 ;C`HBg4MkQj9nmHfBOz8c3
R6
32
R89
!i10b 1
Z95 !s108 1593814440.770000
Z96 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd|
Z97 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd|
!i113 1
R11
R12
Acraadder30arch
R2
R3
DEx4 work 10 craadder30 0 22 lK1D;^bWTIFK22oX;@a?m0
l46
L35
VHDo5GUV6XFZl4Z?dk>U<Y0
!s100 O1c6fRi7S[@T<H0bfCW@Y1
R6
32
R89
!i10b 1
R95
R96
R97
!i113 1
R11
R12
Ecraadder32
Z98 w1593814246
R2
R3
R0
Z99 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd
Z100 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd
l0
L9
V:6N:4Yni^J>86QAzz:@fA3
!s100 GBb]HL0NJ_nf?]e2T1Pel0
R6
32
Z101 !s110 1593814441
!i10b 1
Z102 !s108 1593814441.403000
Z103 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd|
Z104 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd|
!i113 1
R11
R12
Acraadder32arch
R2
R3
DEx4 work 10 craadder32 0 22 :6N:4Yni^J>86QAzz:@fA3
l46
L35
VNz5bMRzzlZLYB?CBkDl[<1
!s100 cWI?:[P0CIMLAE]?Wg4o22
R6
32
R101
!i10b 1
R102
R103
R104
!i113 1
R11
R12
Ecraadder6
R26
R2
R3
R0
Z105 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd
Z106 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd
l0
L9
VgHHjRfN>0M2WFmi0Vl_WI1
!s100 ?C9]fhFS[O7eC9nAC]ISC3
R6
32
Z107 !s110 1593814437
!i10b 1
Z108 !s108 1593814437.488000
Z109 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd|
Z110 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd|
!i113 1
R11
R12
Acraadder6arch
R2
R3
DEx4 work 9 craadder6 0 22 gHHjRfN>0M2WFmi0Vl_WI1
l46
L35
VPQ4H?oAX4abHRDnF;1mnz1
!s100 DihDb^OdfWf8a]TDXA<`?0
R6
32
R107
!i10b 1
R108
R109
R110
!i113 1
R11
R12
Ecsr
Z111 w1590442980
R13
R14
R15
R16
R2
R3
R0
Z112 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd
Z113 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd
l0
L36
V9K?j?VIX853<zNej4gagm0
!s100 XO;NBF>l96AFnZ5=6`OaX2
R6
32
Z114 !s110 1593814442
!i10b 1
Z115 !s108 1593814441.984000
Z116 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd|
Z117 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd|
!i113 1
R11
R12
Acsrarch
R13
R14
R15
R16
R2
R3
Z118 DEx4 work 3 csr 0 22 9K?j?VIX853<zNej4gagm0
l96
L53
V]I9T8f?M7U@iTife90eD13
!s100 9o[JX=WOj2^Df<2l7BNaS0
R6
32
R114
!i10b 1
R115
R116
R117
!i113 1
R11
R12
Efullpartialproduct
R44
R2
R3
R0
Z119 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd
Z120 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd
l0
L9
VaHIIUNMb`Ib=QJiAFmQR?1
!s100 =_YdA>`LnhEDE:Od`PdmI3
R6
32
R114
!i10b 1
Z121 !s108 1593814442.593000
Z122 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd|
Z123 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd|
!i113 1
R11
R12
Afullpartialproductarch
R2
R3
DEx4 work 18 fullpartialproduct 0 22 aHIIUNMb`Ib=QJiAFmQR?1
l56
L37
Vd3IDb9o>jYJzPOYaaezbX0
!s100 QAmF92SKFNOPadAEKJbg30
R6
32
R114
!i10b 1
R121
R122
R123
!i113 1
R11
R12
Einputmanager
Z124 w1593666694
Z125 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z126 DPx4 work 16 registerspackage 0 22 [Q92`fMdha;PcL[ZDfbN_3
R2
R3
R0
Z127 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd
Z128 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd
l0
L20
V>99joeOV>fOmUz3MzL=RF0
!s100 dQ>PN9dZN_5B97GV8WcJ91
R6
32
Z129 !s110 1593814443
!i10b 1
Z130 !s108 1593814443.188000
Z131 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd|
Z132 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd|
!i113 1
R11
R12
Ainputmanagerarch
R125
R126
R2
R3
Z133 DEx4 work 12 inputmanager 0 22 >99joeOV>fOmUz3MzL=RF0
l58
L34
Vn>11]81BA9c0HLdXfK1W?1
!s100 k`[;GOSBMQRohWW74>7zX1
R6
32
R129
!i10b 1
R130
R131
R132
!i113 1
R11
R12
Eir
Z134 w1593035928
R2
R3
R0
Z135 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd
Z136 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd
l0
L10
V:EO@7dNk6cmU6?3UT20TW3
!s100 <JXTj5e185eTP437K]0Ab3
R6
32
R129
!i10b 1
Z137 !s108 1593814443.803000
Z138 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd|
Z139 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd|
!i113 1
R11
R12
Airarch
R2
R3
Z140 DEx4 work 2 ir 0 22 :EO@7dNk6cmU6?3UT20TW3
l55
L41
V0WZBK6O:F8zaEceQ1m3Sh0
!s100 gHc1EjUDCe>@^0VYBia:c3
R6
32
R129
!i10b 1
R137
R138
R139
!i113 1
R11
R12
Eleftshift
Z141 w1593034826
R2
R3
R0
Z142 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd
Z143 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd
l0
L9
VMof_YgoF]H@Q@`OmJhb5d1
!s100 ;n:eTg>P12PGGD[ATZ8d@3
R6
32
Z144 !s110 1593814444
!i10b 1
Z145 !s108 1593814444.362000
Z146 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd|
Z147 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd|
!i113 1
R11
R12
Aleftshiftarch
R2
R3
DEx4 work 9 leftshift 0 22 Mof_YgoF]H@Q@`OmJhb5d1
l52
L38
V>M031[Z^TZnB9b8?5d`VY2
!s100 O;Y@R7;mG_]b7mVADgjXa0
R6
32
R144
!i10b 1
R145
R146
R147
!i113 1
R11
R12
Elogicalshiftright
Z148 w1593034832
R2
R3
R0
Z149 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd
Z150 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd
l0
L9
VJ_S<5SQe0@n`EP3?GZjgR3
!s100 zOCAk2=Go>2EiBWN`Y[3T2
R6
32
R144
!i10b 1
Z151 !s108 1593814444.919000
Z152 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd|
Z153 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd|
!i113 1
R11
R12
Alogicalshiftrightarch
R2
R3
DEx4 work 17 logicalshiftright 0 22 J_S<5SQe0@n`EP3?GZjgR3
l52
L38
V_Mz=AGfP12`n;=Nmi5e5C3
!s100 ii<4Q7m5:Cc=KahXWNZ@z1
R6
32
R144
!i10b 1
R151
R152
R153
!i113 1
R11
R12
Emar
Z154 w1593031838
R13
R14
R15
R16
R2
R3
R0
Z155 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd
Z156 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd
l0
L11
Vg9M]TFV1XmQccE]hTM[:@0
!s100 ;eT`3LKTmj[<YoG2h]Pa;2
R6
32
Z157 !s110 1593814445
!i10b 1
Z158 !s108 1593814445.521000
Z159 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd|
Z160 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd|
!i113 1
R11
R12
Amararch
R13
R14
R15
R16
R2
R3
Z161 DEx4 work 3 mar 0 22 g9M]TFV1XmQccE]hTM[:@0
l41
L33
VQ8W=>cSY9LnJMc@Z``]O@3
!s100 <9:_1[b?:H>bnN5WW35KP0
R6
32
R157
!i10b 1
R158
R159
R160
!i113 1
R11
R12
Emulcounter
Z162 w1593539416
R13
R14
R15
R16
R2
R3
R0
Z163 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd
Z164 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd
l0
L11
VP:H3VoBMYIO^^9mS?cozB3
!s100 2^RKnaB0D]ghS[5fodc^P3
R6
32
Z165 !s110 1593814446
!i10b 1
Z166 !s108 1593814446.134000
Z167 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd|
Z168 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd|
!i113 1
R11
R12
Amulcounterarch
R13
R14
R15
R16
R2
R3
R17
l30
L23
VAAFILEF<[`5_[3am]2:m=2
!s100 >DbXoZBQlemBhBCfP^^890
R6
32
R165
!i10b 1
R166
R167
R168
!i113 1
R11
R12
Emultiplier32bits
R26
R2
R3
R0
Z169 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd
Z170 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd
l0
L9
VGB3`PF2XHbeNOXCaomgZG2
!s100 T_m@cjgYIjT>_]lGlR32V1
R6
32
R165
!i10b 1
Z171 !s108 1593814446.683000
Z172 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd|
Z173 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd|
!i113 1
R11
R12
Amultiplier32bitsarch
R2
R3
DEx4 work 16 multiplier32bits 0 22 GB3`PF2XHbeNOXCaomgZG2
l222
L30
VXO@Z3g^0lc?bCenSZL07A2
!s100 99?Dl@<9^1WXRPbICM6KL3
R6
32
R165
!i10b 1
R171
R172
R173
!i113 1
R11
R12
Emymemory
Z174 w1593630882
Z175 DPx9 altera_mf 20 altera_mf_components 0 22 :zX8E]9f?PCk8X:Y[X97:1
R2
R3
R0
Z176 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd
Z177 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd
l0
L43
Vk11F=J6kkEo=VmXC]W[LV2
!s100 BAf2e29eGWNG;@DZ3B>CP2
R6
32
Z178 !s110 1593814447
!i10b 1
Z179 !s108 1593814447.336000
Z180 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd|
Z181 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd|
!i113 1
R11
R12
Asyn
R175
R2
R3
Z182 DEx4 work 8 mymemory 0 22 k11F=J6kkEo=VmXC]W[LV2
l59
L55
Vjke[UW?2OI;[2W;lcTYLR1
!s100 3m^KJh[]m84_8bEF:]8[71
R6
32
R178
!i10b 1
R179
R180
R181
!i113 1
R11
R12
Poutputcontrolpackage
R125
R2
R3
Z183 w1593197521
R0
Z184 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd
Z185 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd
l0
L18
VE>U^<XfLI[9GdeJ9C2Y_c3
!s100 Jc8Z53U`ToodEgbiQTD5L2
R6
32
R178
!i10b 1
Z186 !s108 1593814447.914000
Z187 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd|
Z188 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd|
!i113 1
R11
R12
Bbody
Z189 DPx4 work 20 outputcontrolpackage 0 22 E>U^<XfLI[9GdeJ9C2Y_c3
R125
R2
R3
l0
L48
VADSK[LcjPM6jKgCTz_[=<2
!s100 ?3BP]VR8diM05_OgZAkc_1
R6
32
R178
!i10b 1
R186
R187
R188
!i113 1
R11
R12
Z190 nbody
Eoutputmanager
Z191 w1593361833
R125
R126
R2
R3
R0
Z192 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd
Z193 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd
l0
L20
V>?@4X>DfUF_foBJ?Pc4ED3
!s100 :H=J>@[lgW<>PkKCShIbD3
R6
32
Z194 !s110 1593814448
!i10b 1
Z195 !s108 1593814448.044000
Z196 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd|
Z197 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd|
!i113 1
R11
R12
Aoutputmanagerarch
R125
R126
R2
R3
Z198 DEx4 work 13 outputmanager 0 22 >?@4X>DfUF_foBJ?Pc4ED3
l55
L36
VJ^^>>>K<0EE[OgNHMm]0=0
!s100 CRCH]JKZQf@`DW<eVMH@62
R6
32
R194
!i10b 1
R195
R196
R197
!i113 1
R11
R12
Epc
Z199 w1593803195
R125
R2
R3
R0
Z200 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd
Z201 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd
l0
L20
V>c^bnP:hSB52;5JQ]@C<m2
!s100 6oc0QM=mdbX12M8YD_[6T2
R6
32
R194
!i10b 1
Z202 !s108 1593814448.655000
Z203 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd|
Z204 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd|
!i113 1
R11
R12
Apcarch
R125
R2
R3
Z205 DEx4 work 2 pc 0 22 >c^bnP:hSB52;5JQ]@C<m2
l46
L35
VB6<Ngcm4S?G1c72Bzl8cN2
!s100 8Y=FOVm4Q;nTlVBgDBGWB2
R6
32
R194
!i10b 1
R202
R203
R204
!i113 1
R11
R12
Eperiphericcircuit
Z206 w1593197021
R2
R3
R0
Z207 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd
Z208 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd
l0
L22
VJhzfKIa5Izi4^IHhj;V]L1
!s100 N5jBA?S2XJce=>N43H:W20
R6
32
Z209 !s110 1593814449
!i10b 1
Z210 !s108 1593814449.212000
Z211 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd|
Z212 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd|
!i113 1
R11
R12
Aperiphericcircuitarch
R2
R3
Z213 DEx4 work 17 periphericcircuit 0 22 JhzfKIa5Izi4^IHhj;V]L1
l49
L36
Vgz;efd2eE<nF4DRhBfm>O0
!s100 oOXVMl>IZl`N]bbgnF>S]2
R6
32
R209
!i10b 1
R210
R211
R212
!i113 1
R11
R12
Eregisters
Z214 w1592761482
R125
R126
R2
R3
R0
Z215 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd
Z216 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd
l0
L20
V>k^WW6VeKb1CPh<HZ_f902
!s100 Jh5WjNG^^]R50[icf9_C_3
R6
32
R209
!i10b 1
Z217 !s108 1593814449.782000
Z218 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd|
Z219 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd|
!i113 1
R11
R12
Aregistersarch
R198
Z220 DEx4 work 14 registersblock 0 22 PkGAj3ChmB8=27z;eBjnV3
R133
R125
R126
R2
R3
Z221 DEx4 work 9 registers 0 22 >k^WW6VeKb1CPh<HZ_f902
l49
L41
VO[Ue5Am9^X@c>VgN3M7kT3
!s100 [l3]J^c0=Oh33NSVL66@z3
R6
32
R209
!i10b 1
R217
R218
R219
!i113 1
R11
R12
Eregistersblock
Z222 w1592598173
R125
R126
R2
R3
R0
Z223 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd
Z224 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd
l0
L20
VPkGAj3ChmB8=27z;eBjnV3
!s100 P_VBRlKkAM]=5]n_D`bPQ0
R6
32
Z225 !s110 1593814450
!i10b 1
Z226 !s108 1593814450.432000
Z227 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd|
Z228 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd|
!i113 1
R11
R12
Aregistersblockarch
Z229 DEx4 work 2 sp 0 22 MZ=`9IEXj?`mTl9jCALYD3
Z230 DEx4 work 4 word 0 22 MXc_JWUzI^=T^>]nVX]OT0
R125
R126
R2
R3
R220
l37
L33
VeZ4oJ<>X5Og5J^<b?]1D43
!s100 6LG60caaVabLkJdnYlC[C1
R6
32
R225
!i10b 1
R226
R227
R228
!i113 1
R11
R12
Pregisterspackage
R125
R2
R3
Z231 w1592599722
R0
Z232 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd
Z233 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd
l0
L18
V[Q92`fMdha;PcL[ZDfbN_3
!s100 SI?jToFj5Hm@FH_6zjQ>53
R6
32
b1
Z234 !s110 1593814451
!i10b 1
Z235 !s108 1593814450.970000
Z236 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd|
Z237 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd|
!i113 1
R11
R12
Bbody
R126
R125
R2
R3
l0
L61
V7nLW@c8^cXBSNM:I<k[1S3
!s100 Z?UzTb8e9:eB<e6C78i3N2
R6
32
R234
!i10b 1
R235
R236
R237
!i113 1
R11
R12
R190
Eriscv
Z238 w1593803194
R125
R189
R2
R3
R0
Z239 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd
Z240 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd
l0
L21
V1lmWnWN1:PO^E^`J0X@oC1
!s100 dX]8QNPFPK^@BnAF:faK;0
R6
32
R234
!i10b 1
Z241 !s108 1593814451.093000
Z242 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd|
Z243 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd|
!i113 1
R11
R12
Ariscvarch
R18
R161
R64
R205
R140
R118
R126
R221
R13
R14
R15
R16
R57
R125
R189
R2
R3
Z244 DEx4 work 5 riscv 0 22 1lmWnWN1:PO^E^`J0X@oC1
l77
L39
ViT44UVVLWLVEQ7TZ98GBJ3
!s100 SU7d?oANEQ[[0=DCBYVgG2
R6
32
R234
!i10b 1
R241
R242
R243
!i113 1
R11
R12
Esinglepartialproduct
R44
R2
R3
R0
Z245 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd
Z246 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd
l0
L9
VB`LgYBbfCemVK;<^[mc]^0
!s100 KSOX1<P_F5oXEzY:2<I0f3
R6
32
R234
!i10b 1
Z247 !s108 1593814451.712000
Z248 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd|
Z249 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd|
!i113 1
R11
R12
Asinglepartialproductarch
R2
R3
DEx4 work 20 singlepartialproduct 0 22 B`LgYBbfCemVK;<^[mc]^0
l50
L41
VcdEzKjGL`b<B`5gbozjA[1
!s100 >6nIhezEFJ9J9m>_SE>i32
R6
32
R234
!i10b 1
R247
R248
R249
!i113 1
R11
R12
Esoc
Z250 w1593630912
R125
R189
R2
R3
R0
Z251 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd
Z252 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd
l0
L21
VgTCfE6lPn=CzFkbk<hh]60
!s100 z=L:mQZ>8ifKLN8J8HL^I2
R6
32
Z253 !s110 1593814452
!i10b 1
Z254 !s108 1593814452.214000
Z255 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd|
Z256 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd|
!i113 1
R11
R12
Asocarch
R213
R175
R182
R244
R125
R189
R2
R3
Z257 DEx4 work 3 soc 0 22 gTCfE6lPn=CzFkbk<hh]60
l43
L33
VhYM?LZlgNFLM0z>BGdm1:0
!s100 a@e6Dg04jaKVX4mn`I=;U1
R6
32
R253
!i10b 1
R254
R255
R256
!i113 1
R11
R12
Esp
Z258 w1592253000
R125
R2
R3
R0
Z259 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd
Z260 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd
l0
L20
VMZ=`9IEXj?`mTl9jCALYD3
!s100 =keGzCh]AAAS5[MRC6a[?1
R6
32
R253
!i10b 1
Z261 !s108 1593814452.824000
Z262 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd|
Z263 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd|
!i113 1
R11
R12
Asparch
R125
R2
R3
R229
l50
L41
Vm3kaK_Mafi2Oo^D_EdTc_2
!s100 FFZj5S<7?KF>defg`0[0f2
R6
32
R253
!i10b 1
R261
R262
R263
!i113 1
R11
R12
Etestprotocol
Z264 w1593663888
R189
R125
R2
R3
R0
Z265 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd
Z266 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd
l0
L16
V>o<B]:D@d6TOQImmD]mag0
!s100 :E]n]d``4]VzDQB[zG6S83
R6
32
Z267 !s110 1593814453
!i10b 1
Z268 !s108 1593814453.430000
Z269 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd|
Z270 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd|
!i113 1
R11
R12
Atestprotocolarch
R257
R189
R125
R2
R3
DEx4 work 12 testprotocol 0 22 >o<B]:D@d6TOQImmD]mag0
l31
L19
V1f2m7;Ac;DJVA:zZ=CVJ>0
!s100 3`jP0MC^EH7BlXWSXzI1i2
R6
32
R267
!i10b 1
R268
R269
R270
!i113 1
R11
R12
Eword
Z271 w1592595398
R2
R3
R0
Z272 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd
Z273 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd
l0
L19
VMXc_JWUzI^=T^>]nVX]OT0
!s100 =`LjQI=>ZR@]i[09;cdeb2
R6
32
R267
!i10b 1
Z274 !s108 1593814453.961000
Z275 !s90 -reportprogress|30|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd|
Z276 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd|
!i113 1
R11
R12
Awordarch
R2
R3
R230
l35
L31
Z277 VoABJ5nTCl0ja=UN?zGMfW2
Z278 !s100 :ZX1CC?G9K^95K8Vn]UZc1
R6
32
R267
!i10b 1
R274
R275
R276
!i113 1
R11
R12
