/*
 * Copyright (c) 2022 Francis Wang
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     https://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

package io.verik.importer.cast.common

import io.verik.importer.antlr.SystemVerilogParser
import io.verik.importer.antlr.SystemVerilogParserBaseVisitor
import io.verik.importer.ast.sv.element.common.SvElement
import io.verik.importer.cast.cast.ClassCaster
import io.verik.importer.cast.cast.ConstructorCaster
import io.verik.importer.cast.cast.DescriptorCaster
import io.verik.importer.cast.cast.ExpressionCaster
import io.verik.importer.cast.cast.FunctionCaster
import io.verik.importer.cast.cast.ModuleCaster
import io.verik.importer.cast.cast.PackageCaster
import io.verik.importer.cast.cast.PortCaster
import io.verik.importer.cast.cast.PropertyCaster
import io.verik.importer.cast.cast.TaskCaster
import io.verik.importer.cast.cast.TypeDeclarationCaster
import io.verik.importer.cast.cast.ValueParameterCaster
import org.antlr.v4.runtime.RuleContext

class CasterVisitor(
    val castContext: CastContext
) : SystemVerilogParserBaseVisitor<SvElement>() {

    inline fun <reified E : SvElement> getElement(ctx: RuleContext): E? {
        return ctx.accept(this)?.cast()
    }

    override fun aggregateResult(aggregate: SvElement?, nextResult: SvElement?): SvElement? {
        return nextResult ?: aggregate
    }

// A.1.2 SystemVerilog Source Text /////////////////////////////////////////////////////////////////////////////////////

    override fun visitModuleDeclarationNonAnsi(ctx: SystemVerilogParser.ModuleDeclarationNonAnsiContext?): SvElement? {
        return ModuleCaster.castModuleFromModuleDeclarationNonAnsi(ctx!!, castContext)
    }

    override fun visitModuleDeclarationAnsi(ctx: SystemVerilogParser.ModuleDeclarationAnsiContext?): SvElement? {
        return ModuleCaster.castModuleFromModuleDeclarationAnsi(ctx!!, castContext)
    }

    override fun visitClassDeclaration(ctx: SystemVerilogParser.ClassDeclarationContext?): SvElement {
        return ClassCaster.castClassFromClassDeclaration(ctx!!, castContext)
    }

    override fun visitPackageDeclaration(ctx: SystemVerilogParser.PackageDeclarationContext?): SvElement {
        return PackageCaster.castPackageFromPackageDeclaration(ctx!!, castContext)
    }

// A.1.3 Module Parameters and Ports ///////////////////////////////////////////////////////////////////////////////////

    override fun visitAnsiPortDeclaration(ctx: SystemVerilogParser.AnsiPortDeclarationContext?): SvElement? {
        return PortCaster.castPortFromAnsiPortDeclaration(ctx!!, castContext)
    }

// A.1.9 Class Items ///////////////////////////////////////////////////////////////////////////////////////////////////

    override fun visitClassMethodTask(ctx: SystemVerilogParser.ClassMethodTaskContext?): SvElement? {
        return TaskCaster.castTaskFromClassMethodTask(ctx!!, castContext)
    }

    override fun visitClassMethodFunction(ctx: SystemVerilogParser.ClassMethodFunctionContext?): SvElement? {
        return FunctionCaster.castTaskFromClassMethodFunction(ctx!!, castContext)
    }

    override fun visitClassMethodExternMethod(ctx: SystemVerilogParser.ClassMethodExternMethodContext?): SvElement? {
        return null
    }

    override fun visitClassMethodConstructor(ctx: SystemVerilogParser.ClassMethodConstructorContext?): SvElement? {
        return ConstructorCaster.castConstructorFromClassMethodConstructor(ctx!!, castContext)
    }

    override fun visitClassMethodExternConstructor(
        ctx: SystemVerilogParser.ClassMethodExternConstructorContext?
    ): SvElement? {
        return null
    }

    override fun visitClassConstructorDeclaration(
        ctx: SystemVerilogParser.ClassConstructorDeclarationContext?
    ): SvElement? {
        return ConstructorCaster.castConstructorFromClassConstructorDeclaration(ctx!!, castContext)
    }

// A.1.10 Constraints //////////////////////////////////////////////////////////////////////////////////////////////////

    override fun visitConstraintDeclaration(ctx: SystemVerilogParser.ConstraintDeclarationContext?): SvElement? {
        return null
    }

// A.2.1.1 Module Parameter Declarations ///////////////////////////////////////////////////////////////////////////////

    override fun visitParameterDeclaration(ctx: SystemVerilogParser.ParameterDeclarationContext?): SvElement? {
        return null
    }

// A.2.1.2 Port Declarations ///////////////////////////////////////////////////////////////////////////////////////////

    override fun visitInputDeclarationNet(ctx: SystemVerilogParser.InputDeclarationNetContext?): SvElement? {
        return PortCaster.castPortFromInputDeclarationNet(ctx!!, castContext)
    }

    override fun visitOutputDeclarationNet(ctx: SystemVerilogParser.OutputDeclarationNetContext?): SvElement? {
        return PortCaster.castPortFromOutputDeclarationNet(ctx!!, castContext)
    }

// A.2.1.3 Type Declarations ///////////////////////////////////////////////////////////////////////////////////////////

    override fun visitDataDeclarationData(ctx: SystemVerilogParser.DataDeclarationDataContext?): SvElement? {
        return PropertyCaster.castPropertiesFromDataDeclarationData(ctx!!, castContext)
    }

    override fun visitTypeDeclarationData(ctx: SystemVerilogParser.TypeDeclarationDataContext?): SvElement? {
        return TypeDeclarationCaster.castTypeDeclarationFromTypeDeclarationData(ctx!!, castContext)
    }

    override fun visitTypeDeclarationMisc(ctx: SystemVerilogParser.TypeDeclarationMiscContext?): SvElement? {
        return null
    }

// A.2.2.1 Net and Variable Types //////////////////////////////////////////////////////////////////////////////////////

    override fun visitDataTypeVector(ctx: SystemVerilogParser.DataTypeVectorContext?): SvElement? {
        return DescriptorCaster.castDescriptorFromDataTypeVector(ctx!!, castContext)
    }

    override fun visitDataTypeInteger(ctx: SystemVerilogParser.DataTypeIntegerContext?): SvElement? {
        return DescriptorCaster.castDescriptorFromDataTypeInteger(ctx!!, castContext)
    }

    override fun visitDataTypeString(ctx: SystemVerilogParser.DataTypeStringContext?): SvElement {
        return DescriptorCaster.castDescriptorFromDataTypeString(ctx!!, castContext)
    }

    override fun visitDataTypeTypeIdentifier(ctx: SystemVerilogParser.DataTypeTypeIdentifierContext?): SvElement {
        return DescriptorCaster.castDescriptorFromDataTypeTypeIdentifier(ctx!!, castContext)
    }

    override fun visitImplicitDataType(ctx: SystemVerilogParser.ImplicitDataTypeContext?): SvElement? {
        return DescriptorCaster.castDescriptorFromImplicitDataType(ctx!!, castContext)
    }

    override fun visitStructUnionMember(ctx: SystemVerilogParser.StructUnionMemberContext?): SvElement? {
        return PropertyCaster.castPropertiesFromStructUnionMember(ctx!!, castContext)
    }

    override fun visitDataTypeOrVoid(ctx: SystemVerilogParser.DataTypeOrVoidContext?): SvElement? {
        return DescriptorCaster.castDescriptorFromDataTypeOrVoid(ctx!!, castContext)
    }

// A.2.6 Function Declarations /////////////////////////////////////////////////////////////////////////////////////////

    override fun visitFunctionDeclaration(ctx: SystemVerilogParser.FunctionDeclarationContext?): SvElement? {
        return FunctionCaster.castFunctionFromFunctionDeclaration(ctx!!, castContext)
    }

    override fun visitFunctionBodyDeclarationNoPortList(
        ctx: SystemVerilogParser.FunctionBodyDeclarationNoPortListContext?
    ): SvElement? {
        return FunctionCaster.castFunctionFromFunctionBodyDeclarationNoPortList(ctx!!, castContext)
    }

    override fun visitFunctionBodyDeclarationPortList(
        ctx: SystemVerilogParser.FunctionBodyDeclarationPortListContext?
    ): SvElement? {
        return FunctionCaster.castFunctionFromFunctionBodyDeclarationPortList(ctx!!, castContext)
    }

    override fun visitFunctionPrototype(ctx: SystemVerilogParser.FunctionPrototypeContext?): SvElement? {
        return null
    }

// A.2.7 Task Declarations /////////////////////////////////////////////////////////////////////////////////////////////

    override fun visitTaskDeclaration(ctx: SystemVerilogParser.TaskDeclarationContext?): SvElement? {
        return TaskCaster.castTaskFromTaskDeclaration(ctx!!, castContext)
    }

    override fun visitTaskBodyDeclarationNoPortList(
        ctx: SystemVerilogParser.TaskBodyDeclarationNoPortListContext?
    ): SvElement {
        return TaskCaster.castTaskFromTaskBodyDeclarationNoPortList(ctx!!, castContext)
    }

    override fun visitTaskBodyDeclarationPortList(
        ctx: SystemVerilogParser.TaskBodyDeclarationPortListContext?
    ): SvElement {
        return TaskCaster.castTaskFromTaskBodyDeclarationPortList(ctx!!, castContext)
    }

    override fun visitTfPortItem(ctx: SystemVerilogParser.TfPortItemContext?): SvElement? {
        return ValueParameterCaster.castValueParameterFromTfPortItem(ctx!!, castContext)
    }

    override fun visitTaskPrototype(ctx: SystemVerilogParser.TaskPrototypeContext?): SvElement {
        return super.visitTaskPrototype(ctx)
    }

// A.6.2 Procedural Blocks and Assignments /////////////////////////////////////////////////////////////////////////////

    override fun visitInitialConstruct(ctx: SystemVerilogParser.InitialConstructContext?): SvElement? {
        return null
    }

    override fun visitAlwaysConstruct(ctx: SystemVerilogParser.AlwaysConstructContext?): SvElement? {
        return null
    }

// A.8.4 Primaries /////////////////////////////////////////////////////////////////////////////////////////////////////

    override fun visitConstantPrimaryLiteral(ctx: SystemVerilogParser.ConstantPrimaryLiteralContext?): SvElement {
        return ExpressionCaster.castLiteralExpressionFromConstantPrimaryLiteral(ctx!!, castContext)
    }

    override fun visitConstantPrimaryParameter(ctx: SystemVerilogParser.ConstantPrimaryParameterContext?): SvElement {
        return ExpressionCaster.castReferenceExpressionFromConstantPrimaryParameter(ctx!!, castContext)
    }
}
