.nh
.TH "X86-CRC32" "7" "May 2019" "TTMO" "Intel x86-64 ISA Manual"
.SH NAME
CRC32 - ACCUMULATE CRC32 VALUE
.TS
allbox;
l l l l l 
l l l l l .
\fB\fCOpcode/Instruction\fR	\fB\fCOp/En\fR	\fB\fC64\-Bit Mode\fR	\fB\fCCompat/Leg Mode\fR	\fB\fCDescription\fR
F2 0F 38 F0 r32, r/m8	RM	Valid	Valid	Accumulate CRC32 on r/m8.
F2 REX 0F 38 F0 r32, r/m8*	RM	Valid	N.E.	Accumulate CRC32 on r/m8.
F2 0F 38 F1 r32, r/m16	RM	Valid	Valid	Accumulate CRC32 on r/m16.
F2 0F 38 F1 r32, r/m32	RM	Valid	Valid	Accumulate CRC32 on r/m32.
F2 REX.W 0F 38 F0 r64, r/m8	RM	Valid	N.E.	Accumulate CRC32 on r/m8.
F2 REX.W 0F 38 F1 r64, r/m64	RM	Valid	N.E.	Accumulate CRC32 on r/m64.
.TE

.PP
.RS

.PP
*In 64\-bit mode, r/m8 can not be encoded to access the following byte
registers if a REX prefix is used: AH, BH, CH, DH.

.RE

.SH INSTRUCTION OPERAND ENCODING
.TS
allbox;
l l l l l 
l l l l l .
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
.TE

.SH DESCRIPTION
.PP
Starting with an initial value in the first operand (destination
operand), accumulates a CRC32 (polynomial 11EDC6F41H) value for the
second operand (source operand) and stores the result in the destination
operand. The source operand can be a register or a memory location. The
destination operand must be an r32 or r64 register. If the destination
is an r64 register, then the 32\-bit result is stored in the least
significant double word and 00000000H is stored in the most significant
double word of the r64 register.

.PP
The initial value supplied in the destination operand is a double word
integer stored in the r32 register or the least significant double word
of the r64 register. To incrementally accumulate a CRC32 value, software
retains the result of the previous CRC32 operation in the destination
operand, then executes the CRC32 instruction again with new input data
in the source operand. Data contained in the source operand is processed
in reflected bit order. This means that the most significant bit of the
source operand is treated as the least significant bit of the quotient,
and so on, for all the bits of the source operand. Likewise, the result
of the CRC operation is stored in the destination operand in reflected
bit order. This means that the most significant bit of the resulting CRC
(bit 31) is stored in the least significant bit of the destination
operand (bit 0), and so on, for all the bits of the CRC.

.SH OPERATION
.PP
.RS

.PP
BIT\_REFLECT64: DST[63\-0] = SRC[0\-63]

.PP
BIT\_REFLECT32: DST[31\-0] = SRC[0\-31]

.PP
BIT\_REFLECT16: DST[15\-0] = SRC[0\-15]

.PP
BIT\_REFLECT8: DST[7\-0] = SRC[0\-7]

.PP
MOD2: Remainder from Polynomial division modulus 2

.RE

.PP
.RS

.nf
CRC32 instruction for 64\-bit source operand and 64\-bit destination operand:
    TEMP1[63\-0]←BIT\_REFLECT64 (SRC[63\-0])
    TEMP2[31\-0]←BIT\_REFLECT32 (DEST[31\-0])
    TEMP3[95\-0]←TEMP1[63\-0] « 32
    TEMP4[95\-0]←TEMP2[31\-0] « 64
    TEMP5[95\-0]←TEMP3[95\-0] XOR TEMP4[95\-0]
    TEMP6[31\-0]←TEMP5[95\-0] MOD2 11EDC6F41H
    DEST[31\-0]←BIT\_REFLECT (TEMP6[31\-0])
    DEST[63\-32] ← 00000000H
CRC32 instruction for 32\-bit source operand and 32\-bit destination operand:
    TEMP1[31\-0]←BIT\_REFLECT32 (SRC[31\-0])
    TEMP2[31\-0]←BIT\_REFLECT32 (DEST[31\-0])
    TEMP3[63\-0]←TEMP1[31\-0] « 32
    TEMP4[63\-0]←TEMP2[31\-0] « 32
    TEMP5[63\-0]←TEMP3[63\-0] XOR TEMP4[63\-0]
    TEMP6[31\-0]←TEMP5[63\-0] MOD2 11EDC6F41H
    DEST[31\-0]←BIT\_REFLECT (TEMP6[31\-0])
CRC32 instruction for 16\-bit source operand and 32\-bit destination operand:
    TEMP1[15\-0]←BIT\_REFLECT16 (SRC[15\-0])
    TEMP2[31\-0]←BIT\_REFLECT32 (DEST[31\-0])
    TEMP3[47\-0]←TEMP1[15\-0] « 32
    TEMP4[47\-0]←TEMP2[31\-0] « 16
    TEMP5[47\-0]←TEMP3[47\-0] XOR TEMP4[47\-0]
    TEMP6[31\-0]←TEMP5[47\-0] MOD2 11EDC6F41H
    DEST[31\-0]←BIT\_REFLECT (TEMP6[31\-0])
CRC32 instruction for 8\-bit source operand and 64\-bit destination operand:
    TEMP1[7\-0] ← BIT\_REFLECT8(SRC[7\-0])
    TEMP2[31\-0]←BIT\_REFLECT32 (DEST[31\-0])
    TEMP3[39\-0]←TEMP1[7\-0] « 32
    TEMP4[39\-0]←TEMP2[31\-0] « 8
    TEMP5[39\-0]←TEMP3[39\-0] XOR TEMP4[39\-0]
    TEMP6[31\-0]←TEMP5[39\-0] MOD2 11EDC6F41H
    DEST[31\-0]←BIT\_REFLECT (TEMP6[31\-0])
    DEST[63\-32] ← 00000000H
CRC32 instruction for 8\-bit source operand and 32\-bit destination operand:
    TEMP1[7\-0] ← BIT\_REFLECT8(SRC[7\-0])
    TEMP2[31\-0]←BIT\_REFLECT32 (DEST[31\-0])
    TEMP3[39\-0]←TEMP1[7\-0] « 32
    TEMP4[39\-0]←TEMP2[31\-0] « 8
    TEMP5[39\-0]←TEMP3[39\-0] XOR TEMP4[39\-0]
    TEMP6[31\-0]←TEMP5[39\-0] MOD2 11EDC6F41H
    DEST[31\-0]←BIT\_REFLECT (TEMP6[31\-0])

.fi
.RE

.SH FLAGS AFFECTED
.PP
None

.SH INTEL C/C++ COMPILER INTRINSIC EQUIVALENT
.PP
.RS

.nf
unsigned int \_mm\_crc32\_u8( unsigned int crc, unsigned char data )

unsigned int \_mm\_crc32\_u16( unsigned int crc, unsigned short data )

unsigned int \_mm\_crc32\_u32( unsigned int crc, unsigned int data )

unsinged \_\_int64 \_mm\_crc32\_u64( unsinged \_\_int64 crc, unsigned \_\_int64 data )

.fi
.RE

.SH SIMD FLOATING POINT EXCEPTIONS
.PP
None

.SH PROTECTED MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
#GP(0)	T{
If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
T}
#SS(0)	T{
If a memory operand effective address is outside the SS segment limit.
T}
#PF	(fault\-code) For a page fault.
#AC(0)	T{
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
T}
#UD	If CPUID.01H:ECX.SSE4
\_
2 
[
Bit 20
]
 = 0.
	If LOCK prefix is used.
.TE

.SH REAL\-ADDRESS MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
#GP(0)	T{
If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
T}
#SS(0)	T{
If a memory operand effective address is outside the SS segment limit.
T}
#UD	If CPUID.01H:ECX.SSE4
\_
2 
[
Bit 20
]
 = 0.
	If LOCK prefix is used.
.TE

.SH VIRTUAL 8086 MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
#GP(0)	T{
If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
T}
#SS(0)	T{
If a memory operand effective address is outside the SS segment limit.
T}
#PF	(fault\-code) For a page fault.
#AC(0)	T{
If alignment checking is enabled and an unaligned memory reference is made.
T}
#UD	If CPUID.01H:ECX.SSE4
\_
2 
[
Bit 20
]
 = 0.
	If LOCK prefix is used.
.TE

.SH COMPATIBILITY MODE EXCEPTIONS
.PP
Same exceptions as in Protected Mode.

.SH 64\-BIT MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
#GP(0)	T{
If the memory address is in a non\-canonical form.
T}
#SS(0)	T{
If a memory address referencing the SS segment is in a non\-canonical form.
T}
#PF	(fault\-code) For a page fault.
#AC(0)	T{
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
T}
#UD	If CPUID.01H:ECX.SSE4
\_
2 
[
Bit 20
]
 = 0.
	If LOCK prefix is used.
.TE

.SH SEE ALSO
.PP
x86\-manpages(7) for a list of other x86\-64 man pages.

.SH COLOPHON
.PP
This UNOFFICIAL, mechanically\-separated, non\-verified reference is
provided for convenience, but it may be incomplete or broken in
various obvious or non\-obvious ways. Refer to Intel® 64 and IA\-32
Architectures Software Developer’s Manual for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/ttmo-O/x86-manpages.

.br
MIT licensed by TTMO 2020 (Turkish Unofficial Chamber of Reverse Engineers - https://ttmo.re).
