timestamp 1530469471
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use XM1_x3_latch XM1_x3_latch_0 1 0 800 0 1 -832
use XM2_x3_latch XM2_x3_latch_0 1 0 800 0 -1 0
port "vss" 6 940 -1143 986 -1097 m1
port "inv_in" 8 747 -434 853 -366 m1
port "inv_out" 1 625 -434 701 -366 m2
port "vdd" 4 934 265 980 311 m1
node "m1_710_n1173#" 1 281.943 710 -1173 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13680 512 45600 1352 0 0 0 0 0 0
node "vss" 1 170.51 940 -1143 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20194 970 0 0 0 0 0 0 0 0
node "inv_in" 0 290.069 747 -434 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 59996 1344 0 0 0 0 0 0 0 0
node "inv_out" 2 516.543 625 -434 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27360 1024 79612 2206 0 0 0 0 0 0
node "vdd" 0 27.2967 934 265 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2116 184 0 0 0 0 0 0 0 0
node "m1_710_265#" 2 421.32 710 265 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31712 1296 45600 1352 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "inv_in" "inv_out" 60.6715
cap "vss" "m1_710_265#" 2.24227
cap "m1_710_265#" "inv_in" 14.7343
cap "m1_710_265#" "vdd" -303.644
cap "vss" "vdd" 1.49439
cap "m1_710_n1173#" "inv_out" 18.0643
cap "m1_710_265#" "m1_710_n1173#" 19.2544
cap "vss" "m1_710_n1173#" -1845.25
cap "m1_710_n1173#" "inv_in" 14.7343
cap "m1_710_265#" "inv_out" 70.2441
cap "vss" "inv_out" 40.8442
cap "XM2_x3_latch_0/w_n319_n356#" "XM2_x3_latch_0/G" 52.5605
cap "XM2_x3_latch_0/D" "XM2_x3_latch_0/G" 14.9733
cap "XM2_x3_latch_0/D" "XM2_x3_latch_0/w_n319_n356#" 14.9434
cap "XM2_x3_latch_0/G" "XM1_x3_latch_0/a_n319_n324#" 21.31
cap "XM2_x3_latch_0/w_n319_n356#" "XM1_x3_latch_0/a_n319_n324#" 14.5909
cap "XM2_x3_latch_0/D" "XM1_x3_latch_0/a_n319_n324#" -17.8175
cap "XM2_x3_latch_0/w_n319_n356#" "XM2_x3_latch_0/G" 3.28988
cap "XM2_x3_latch_0/D" "XM2_x3_latch_0/w_n319_n356#" 5.17473
cap "XM2_x3_latch_0/w_n319_n356#" "XM1_x3_latch_0/a_n319_n324#" 4.04131
merge "XM2_x3_latch_0/VSUBS" "XM1_x3_latch_0/a_n319_n324#" -234.497 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20286 -1158 0 0 0 0 0 0 0 0
merge "XM1_x3_latch_0/a_n319_n324#" "VSUBS"
merge "VSUBS" "m1_710_n1173#"
merge "m1_710_n1173#" "XM1_x3_latch_0/S"
merge "XM1_x3_latch_0/S" "vss"
merge "XM2_x3_latch_0/D" "XM1_x3_latch_0/D" -228.395 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16008 -880 0 0 0 0 0 0 0 0
merge "XM1_x3_latch_0/D" "inv_out"
merge "XM2_x3_latch_0/G" "XM1_x3_latch_0/G" -173.509 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9752 -608 0 0 0 0 0 0 0 0
merge "XM1_x3_latch_0/G" "inv_in"
merge "XM2_x3_latch_0/S" "XM2_x3_latch_0/w_n319_n356#" -322.646 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20240 -1156 0 0 0 0 0 0 0 0
merge "XM2_x3_latch_0/w_n319_n356#" "vdd"
merge "vdd" "m1_710_265#"
