Classic Timing Analyzer report for medianFilter
Wed Dec 26 13:49:09 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From              ; To                                                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.352 ns                                       ; inputData[5]      ; shift_reg[0][5]                                                                                                                                   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.963 ns                                       ; output_trigger[4] ; outputData[4]                                                                                                                                     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.912 ns                                      ; inputData[1]      ; shift_reg[0][1]                                                                                                                                   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; shift_reg[2][5]   ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                   ;                                                                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20AF484A7      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.644 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.637 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.637 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.625 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.623 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.619 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.580 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.573 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.573 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.560 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.559 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.555 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.553 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.536 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.528 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.511 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.508 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.503 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.506 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.494 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.493 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.492 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.477 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.470 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.470 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.467 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.458 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.457 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.456 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.452 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.450 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.450 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][0] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.449 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.423 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.409 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.401 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.384 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.381 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.376 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.367 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.366 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.374 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.373 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.369 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.367 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][3]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][3]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][3]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.354 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][3]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.342 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][3]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.341 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][3]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.340 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][3]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.336 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][3]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.334 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.270 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.270 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.258 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.257 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.256 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.252 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.250 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.214 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.207 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.195 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.193 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.183 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.189 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[2][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.176 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.176 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.164 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.163 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.162 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.158 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][5]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.156 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.154 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.147 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.147 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.151 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.144 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.144 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.134 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.133 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.129 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][1]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.127 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.132 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.131 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.130 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][7]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.124 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 4.115 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 4.108 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 4.108 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 4.096 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 4.095 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 4.094 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 4.090 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.090 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][2]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 4.088 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.076 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.073 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.070 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.065 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.062 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.056 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][1] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.055 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.054 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 4.050 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 4.036 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.034 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.029 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 4.020 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 4.011 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 4.008 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 3.994 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][2] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 3.993 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 3.995 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 3.993 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 3.986 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 3.986 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 3.974 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 3.973 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 3.972 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 3.973 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 3.969 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][0]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 3.966 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 3.963 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 3.962 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 3.962 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 3.956 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 3.953 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 3.950 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 3.949 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 3.944 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][6]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 3.939 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 3.924 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 3.921 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][6] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 3.916 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][4] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg1  ; clock      ; clock    ; None                        ; None                      ; 3.907 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][6] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][3] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg5  ; clock      ; clock    ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][6] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][4] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 3.898 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][4] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 3.898 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 ; clock      ; clock    ; None                        ; None                      ; 3.896 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg9  ; clock      ; clock    ; None                        ; None                      ; 3.889 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg10 ; clock      ; clock    ; None                        ; None                      ; 3.889 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][4] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 3.890 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][4] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][6] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 3.889 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][6] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 3.886 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][7] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg7  ; clock      ; clock    ; None                        ; None                      ; 3.878 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg13 ; clock      ; clock    ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][4] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg6  ; clock      ; clock    ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg8  ; clock      ; clock    ; None                        ; None                      ; 3.876 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg14 ; clock      ; clock    ; None                        ; None                      ; 3.875 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][6] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg3  ; clock      ; clock    ; None                        ; None                      ; 3.881 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][4] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg4  ; clock      ; clock    ; None                        ; None                      ; 3.873 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg15 ; clock      ; clock    ; None                        ; None                      ; 3.871 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; shift_reg[1][4]                  ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg11 ; clock      ; clock    ; None                        ; None                      ; 3.869 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[2][4] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg2  ; clock      ; clock    ; None                        ; None                      ; 3.870 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; bubbleSort:sorters[0]|temp[1][7] ; bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg0  ; clock      ; clock    ; None                        ; None                      ; 3.864 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+--------------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To              ; To Clock ;
+-------+--------------+------------+--------------+-----------------+----------+
; N/A   ; None         ; 4.352 ns   ; inputData[5] ; shift_reg[0][5] ; clock    ;
; N/A   ; None         ; 4.089 ns   ; inputData[2] ; shift_reg[0][2] ; clock    ;
; N/A   ; None         ; 4.085 ns   ; inputData[7] ; shift_reg[0][7] ; clock    ;
; N/A   ; None         ; 3.809 ns   ; inputData[6] ; shift_reg[0][6] ; clock    ;
; N/A   ; None         ; 3.805 ns   ; inputData[0] ; shift_reg[0][0] ; clock    ;
; N/A   ; None         ; 3.746 ns   ; inputData[3] ; shift_reg[0][3] ; clock    ;
; N/A   ; None         ; 3.743 ns   ; inputData[4] ; shift_reg[0][4] ; clock    ;
; N/A   ; None         ; 3.169 ns   ; inputData[1] ; shift_reg[0][1] ; clock    ;
+-------+--------------+------------+--------------+-----------------+----------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+-------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To            ; From Clock ;
+-------+--------------+------------+-------------------+---------------+------------+
; N/A   ; None         ; 8.963 ns   ; output_trigger[4] ; outputData[4] ; clock      ;
; N/A   ; None         ; 7.647 ns   ; output_trigger[2] ; outputData[2] ; clock      ;
; N/A   ; None         ; 7.647 ns   ; output_trigger[0] ; outputData[0] ; clock      ;
; N/A   ; None         ; 7.608 ns   ; output_trigger[5] ; outputData[5] ; clock      ;
; N/A   ; None         ; 7.600 ns   ; output_trigger[1] ; outputData[1] ; clock      ;
; N/A   ; None         ; 7.542 ns   ; output_trigger[3] ; outputData[3] ; clock      ;
; N/A   ; None         ; 7.502 ns   ; output_trigger[7] ; outputData[7] ; clock      ;
; N/A   ; None         ; 7.486 ns   ; output_trigger[6] ; outputData[6] ; clock      ;
+-------+--------------+------------+-------------------+---------------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+--------------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To              ; To Clock ;
+---------------+-------------+-----------+--------------+-----------------+----------+
; N/A           ; None        ; -2.912 ns ; inputData[1] ; shift_reg[0][1] ; clock    ;
; N/A           ; None        ; -3.486 ns ; inputData[4] ; shift_reg[0][4] ; clock    ;
; N/A           ; None        ; -3.489 ns ; inputData[3] ; shift_reg[0][3] ; clock    ;
; N/A           ; None        ; -3.548 ns ; inputData[0] ; shift_reg[0][0] ; clock    ;
; N/A           ; None        ; -3.552 ns ; inputData[6] ; shift_reg[0][6] ; clock    ;
; N/A           ; None        ; -3.828 ns ; inputData[7] ; shift_reg[0][7] ; clock    ;
; N/A           ; None        ; -3.832 ns ; inputData[2] ; shift_reg[0][2] ; clock    ;
; N/A           ; None        ; -4.095 ns ; inputData[5] ; shift_reg[0][5] ; clock    ;
+---------------+-------------+-----------+--------------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Wed Dec 26 13:49:09 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off medianFilter -c medianFilter --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 195.01 MHz between source register "shift_reg[2][5]" and destination memory "bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12"
    Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 4.723 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y22_N27; Fanout = 5; REG Node = 'shift_reg[2][5]'
            Info: 2: + IC(1.512 ns) + CELL(0.617 ns) = 2.129 ns; Loc. = LCCOMB_X44_Y22_N14; Fanout = 2; COMB Node = 'bubbleSort:sorters[0]|temp[1][5]~182'
            Info: 3: + IC(0.000 ns) + CELL(0.082 ns) = 2.211 ns; Loc. = LCCOMB_X44_Y22_N16; Fanout = 2; COMB Node = 'bubbleSort:sorters[0]|temp[1][6]~184'
            Info: 4: + IC(0.000 ns) + CELL(0.082 ns) = 2.293 ns; Loc. = LCCOMB_X44_Y22_N18; Fanout = 1; COMB Node = 'bubbleSort:sorters[0]|temp[1][7]~186'
            Info: 5: + IC(0.000 ns) + CELL(0.474 ns) = 2.767 ns; Loc. = LCCOMB_X44_Y22_N20; Fanout = 16; COMB Node = 'bubbleSort:sorters[0]|op_1~33'
            Info: 6: + IC(0.974 ns) + CELL(0.184 ns) = 3.925 ns; Loc. = LCCOMB_X40_Y22_N30; Fanout = 1; COMB Node = 'bubbleSort:sorters[0]|temp[0][4]~191'
            Info: 7: + IC(0.677 ns) + CELL(0.121 ns) = 4.723 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12'
            Info: Total cell delay = 1.560 ns ( 33.03 % )
            Info: Total interconnect delay = 3.163 ns ( 66.97 % )
        Info: - Smallest clock skew is 0.085 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 3.031 ns
                Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.954 ns) + CELL(0.772 ns) = 3.031 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12'
                Info: Total cell delay = 1.831 ns ( 60.41 % )
                Info: Total interconnect delay = 1.200 ns ( 39.59 % )
            Info: - Longest clock path from clock "clock" to source register is 2.946 ns
                Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(1.018 ns) + CELL(0.623 ns) = 2.946 ns; Loc. = LCFF_X40_Y22_N27; Fanout = 5; REG Node = 'shift_reg[2][5]'
                Info: Total cell delay = 1.682 ns ( 57.09 % )
                Info: Total interconnect delay = 1.264 ns ( 42.91 % )
        Info: + Micro clock to output delay of source is 0.286 ns
        Info: + Micro setup delay of destination is 0.041 ns
Info: tsu for register "shift_reg[0][5]" (data pin = "inputData[5]", clock pin = "clock") is 4.352 ns
    Info: + Longest pin to register delay is 7.344 ns
        Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_R16; Fanout = 1; PIN Node = 'inputData[5]'
        Info: 2: + IC(6.037 ns) + CELL(0.427 ns) = 7.344 ns; Loc. = LCFF_X44_Y18_N9; Fanout = 1; REG Node = 'shift_reg[0][5]'
        Info: Total cell delay = 1.307 ns ( 17.80 % )
        Info: Total interconnect delay = 6.037 ns ( 82.20 % )
    Info: + Micro setup delay of destination is -0.039 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.953 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.623 ns) = 2.953 ns; Loc. = LCFF_X44_Y18_N9; Fanout = 1; REG Node = 'shift_reg[0][5]'
        Info: Total cell delay = 1.682 ns ( 56.96 % )
        Info: Total interconnect delay = 1.271 ns ( 43.04 % )
Info: tco from clock "clock" to destination pin "outputData[4]" through register "output_trigger[4]" is 8.963 ns
    Info: + Longest clock path from clock "clock" to source register is 2.951 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.623 ns) = 2.951 ns; Loc. = LCFF_X37_Y22_N17; Fanout = 1; REG Node = 'output_trigger[4]'
        Info: Total cell delay = 1.682 ns ( 57.00 % )
        Info: Total interconnect delay = 1.269 ns ( 43.00 % )
    Info: + Micro clock to output delay of source is 0.286 ns
    Info: + Longest register to pin delay is 5.726 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y22_N17; Fanout = 1; REG Node = 'output_trigger[4]'
        Info: 2: + IC(2.649 ns) + CELL(3.077 ns) = 5.726 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'outputData[4]'
        Info: Total cell delay = 3.077 ns ( 53.74 % )
        Info: Total interconnect delay = 2.649 ns ( 46.26 % )
Info: th for register "shift_reg[0][1]" (data pin = "inputData[1]", clock pin = "clock") is -2.912 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.956 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.028 ns) + CELL(0.623 ns) = 2.956 ns; Loc. = LCFF_X49_Y22_N1; Fanout = 1; REG Node = 'shift_reg[0][1]'
        Info: Total cell delay = 1.682 ns ( 56.90 % )
        Info: Total interconnect delay = 1.274 ns ( 43.10 % )
    Info: + Micro hold delay of destination is 0.296 ns
    Info: - Shortest pin to register delay is 6.164 ns
        Info: 1: + IC(0.000 ns) + CELL(0.871 ns) = 0.871 ns; Loc. = PIN_G17; Fanout = 1; PIN Node = 'inputData[1]'
        Info: 2: + IC(5.009 ns) + CELL(0.184 ns) = 6.064 ns; Loc. = LCCOMB_X49_Y22_N0; Fanout = 1; COMB Node = 'shift_reg[0][1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 6.164 ns; Loc. = LCFF_X49_Y22_N1; Fanout = 1; REG Node = 'shift_reg[0][1]'
        Info: Total cell delay = 1.155 ns ( 18.74 % )
        Info: Total interconnect delay = 5.009 ns ( 81.26 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Wed Dec 26 13:49:09 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


