// Seed: 776185916
module module_0 (
    input tri1 id_0
    , id_8,
    input supply0 id_1,
    input uwire id_2,
    output supply0 id_3,
    output tri id_4,
    output tri1 id_5,
    output tri id_6
);
endmodule
module module_1 #(
    parameter id_6 = 32'd48
) (
    input tri id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wire _id_6
);
  logic id_8;
  ;
  parameter real id_9 = -1;
  wire id_10;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_5
  );
  assign {id_4 == id_9, 1} = -1;
  assign id_8 = id_6;
  assign id_8 = "";
  assign id_3 = 1;
  wire [-1 : id_6] id_11;
endmodule
