# compile verilog/system verilog design source files
sv xil_defaultlib  --include "H:/Constantine/Work/School/2025.1/Vivado/data/rsb/busdef" \
"../../../../sudoku_1_0_0.srcs/sources_1/imports/feature-vga_ram_sevenseg_integration/sudoku_engine.sv" \
"../../../../sudoku_1_0_0.srcs/sim_1/imports/feature-vga_ram_sevenseg_integration/TestbenchSudokuEngine.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
