// Seed: 475406742
module module_0 (
    input wand id_0,
    output supply0 module_0,
    input wire id_2,
    input tri1 id_3,
    input wor id_4,
    input wire id_5,
    input wor id_6,
    output tri0 id_7,
    output wire id_8,
    output uwire id_9,
    input wire id_10,
    output wor id_11,
    output tri id_12,
    input uwire id_13,
    input wand id_14
);
  logic id_16 = 1;
  logic id_17;
endmodule
module module_1 #(
    parameter id_3 = 32'd35,
    parameter id_5 = 32'd92
) (
    input wire id_0,
    output uwire id_1,
    output supply1 id_2,
    input supply1 _id_3,
    input tri1 id_4,
    input wire _id_5
);
  logic [id_5 : id_3] id_7;
  assign id_1 = id_7 == id_5;
  logic id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_0,
      id_4,
      id_0,
      id_4,
      id_4,
      id_2,
      id_2,
      id_1,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4
  );
  assign modCall_1.id_9 = 0;
endmodule
