<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - LinearRegModel.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../LinearRegModel.v" target="rtwreport_document_frame" id="linkToText_plain">LinearRegModel.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">// File Name: hdlsrc\MyRegModel_Simulink\LinearRegModel.v</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">// Created: 2024-09-15 07:00:46</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">// </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">// -- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">// Model base rate: 1</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">// Target subsystem base rate: 1</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">// </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="16">   16   </a>
</span><span><a class="LN" id="17">   17   </a>
</span><span><a class="LN" id="18">   18   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">// </span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">// Module: LinearRegModel</span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">// Source Path: MyRegModel_Simulink/LinearRegModel</span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">// Hierarchy Level: 0</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">// Model version: 1.54</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">// </span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" id="26">   26   </a>
</span><span><a class="LN" id="27">   27   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" id="28">   28   </a>
</span><span><a class="LN" id="29">   29   </a><span class="KW">module</span> LinearRegModel
</span><span><a class="LN" id="30">   30   </a>          (In1,
</span><span><a class="LN" id="31">   31   </a>           In2,
</span><span><a class="LN" id="32">   32   </a>           In3,
</span><span><a class="LN" id="33">   33   </a>           In4,
</span><span><a class="LN" id="34">   34   </a>           In5,
</span><span><a class="LN" id="35">   35   </a>           ypre_simulink);
</span><span><a class="LN" id="36">   36   </a>
</span><span><a class="LN" id="37">   37   </a>
</span><span><a class="LN" id="38">   38   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [30:0] In1;  <span class="CT">// sfix31_En12</span>
</span><span><a class="LN" id="39">   39   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [20:0] In2;  <span class="CT">// sfix21_En15</span>
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [22:0] In3;  <span class="CT">// sfix23_En17</span>
</span><span><a class="LN" id="41">   41   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [15:0] In4;  <span class="CT">// sfix16_En11</span>
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [36:0] In5;  <span class="CT">// sfix37_En18</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">output</span>  [23:0] ypre_simulink;  <span class="CT">// ufix24_En3</span>
</span><span><a class="LN" id="44">   44   </a>
</span><span><a class="LN" id="45">   45   </a>
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [61:0] Gain4_out1;  <span class="CT">// sfix62_En37</span>
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [41:0] Gain_out1;  <span class="CT">// sfix42_En17</span>
</span><span><a class="LN" id="48">   48   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage2_add_cast;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage2_add_cast_1;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="50">   50   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage2_add_temp;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [62:0] Add_op_stage1;  <span class="CT">// sfix63_En37</span>
</span><span><a class="LN" id="52">   52   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [45:0] Gain1_out1;  <span class="CT">// sfix46_En22</span>
</span><span><a class="LN" id="53">   53   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage3_add_cast;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage3_add_cast_1;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage3_add_temp;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [63:0] Add_op_stage2;  <span class="CT">// sfix64_En37</span>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [31:0] Gain2_out1;  <span class="CT">// sfix32_En15</span>
</span><span><a class="LN" id="58">   58   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage4_add_cast;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage4_add_cast_1;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="60">   60   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage4_add_temp;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [64:0] Add_op_stage3;  <span class="CT">// sfix65_En37</span>
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [73:0] Gain3_out1;  <span class="CT">// sfix74_En50</span>
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage5_add_cast;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage5_add_cast_1;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage5_add_temp;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [78:0] Add_op_stage4;  <span class="CT">// sfix79_En50</span>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [31:0] Constant_out1;  <span class="CT">// sfix32_En9</span>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage6_add_cast;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage6_add_cast_1;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [76:0] Add_stage6_add_temp;  <span class="CT">// sfix77_En50</span>
</span><span><a class="LN" id="71">   71   </a>
</span><span><a class="LN" id="72">   72   </a>
</span><span><a  class="LN" id="73" href="matlab:set_param('MyRegModel_Simulink','hiliteAncestors', 'none');coder.internal.code2model('MyRegModel_Simulink:14')" name="code2model">   73   </a>  <span class="KW">assign</span> Gain4_out1 = 31'sb0101011001001010110001001010011 * In1;
</span><span><a class="LN" id="74">   74   </a>
</span><span><a class="LN" id="75">   75   </a>
</span><span><a  class="LN" id="76" href="matlab:set_param('MyRegModel_Simulink','hiliteAncestors', 'none');coder.internal.code2model('MyRegModel_Simulink:10')" name="code2model">   76   </a>  <span class="KW">assign</span> Gain_out1 = 21'sb010100001000100011100 * In2;
</span><span><a class="LN" id="77">   77   </a>
</span><span><a class="LN" id="78">   78   </a>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">assign</span> Add_stage2_add_cast = <b>{</b><b>{</b>2<b>{</b>Gain4_out1[61]<b>}</b><b>}</b>, <b>{</b>Gain4_out1, 13'b0000000000000<b>}</b><b>}</b>;
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">assign</span> Add_stage2_add_cast_1 = <b>{</b><b>{</b>2<b>{</b>Gain_out1[41]<b>}</b><b>}</b>, <b>{</b>Gain_out1, 33'b000000000000000000000000000000000<b>}</b><b>}</b>;
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">assign</span> Add_stage2_add_temp = Add_stage2_add_cast + Add_stage2_add_cast_1;
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">assign</span> Add_op_stage1 = Add_stage2_add_temp[75:13];
</span><span><a class="LN" id="83">   83   </a>
</span><span><a class="LN" id="84">   84   </a>
</span><span><a class="LN" id="85">   85   </a>
</span><span><a  class="LN" id="86" href="matlab:set_param('MyRegModel_Simulink','hiliteAncestors', 'none');coder.internal.code2model('MyRegModel_Simulink:11')" name="code2model">   86   </a>  <span class="KW">assign</span> Gain1_out1 = 23'sb01110100111101101111101 * In3;
</span><span><a class="LN" id="87">   87   </a>
</span><span><a class="LN" id="88">   88   </a>
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">assign</span> Add_stage3_add_cast = <b>{</b>Add_op_stage1[62], <b>{</b>Add_op_stage1, 13'b0000000000000<b>}</b><b>}</b>;
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">assign</span> Add_stage3_add_cast_1 = <b>{</b><b>{</b>3<b>{</b>Gain1_out1[45]<b>}</b><b>}</b>, <b>{</b>Gain1_out1, 28'b0000000000000000000000000000<b>}</b><b>}</b>;
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">assign</span> Add_stage3_add_temp = Add_stage3_add_cast + Add_stage3_add_cast_1;
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">assign</span> Add_op_stage2 = Add_stage3_add_temp[76:13];
</span><span><a class="LN" id="93">   93   </a>
</span><span><a class="LN" id="94">   94   </a>
</span><span><a class="LN" id="95">   95   </a>
</span><span><a  class="LN" id="96" href="matlab:set_param('MyRegModel_Simulink','hiliteAncestors', 'none');coder.internal.code2model('MyRegModel_Simulink:12')" name="code2model">   96   </a>  <span class="KW">assign</span> Gain2_out1 = 16'sb0101010101100001 * In4;
</span><span><a class="LN" id="97">   97   </a>
</span><span><a class="LN" id="98">   98   </a>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">assign</span> Add_stage4_add_cast = <b>{</b>Add_op_stage2, 13'b0000000000000<b>}</b>;
</span><span><a class="LN" id="100">  100   </a>  <span class="KW">assign</span> Add_stage4_add_cast_1 = <b>{</b><b>{</b>10<b>{</b>Gain2_out1[31]<b>}</b><b>}</b>, <b>{</b>Gain2_out1, 35'b00000000000000000000000000000000000<b>}</b><b>}</b>;
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">assign</span> Add_stage4_add_temp = Add_stage4_add_cast + Add_stage4_add_cast_1;
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">assign</span> Add_op_stage3 = <b>{</b>Add_stage4_add_temp[76], Add_stage4_add_temp[76:13]<b>}</b>;
</span><span><a class="LN" id="103">  103   </a>
</span><span><a class="LN" id="104">  104   </a>
</span><span><a class="LN" id="105">  105   </a>
</span><span><a  class="LN" id="106" href="matlab:set_param('MyRegModel_Simulink','hiliteAncestors', 'none');coder.internal.code2model('MyRegModel_Simulink:13')" name="code2model">  106   </a>  <span class="KW">assign</span> Gain3_out1 = 37'sh0F43CED491 * In5;
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108">  108   </a>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">assign</span> Add_stage5_add_cast = <b>{</b>Add_op_stage3[63:0], 13'b0000000000000<b>}</b>;
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">assign</span> Add_stage5_add_cast_1 = <b>{</b><b>{</b>3<b>{</b>Gain3_out1[73]<b>}</b><b>}</b>, Gain3_out1<b>}</b>;
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">assign</span> Add_stage5_add_temp = Add_stage5_add_cast + Add_stage5_add_cast_1;
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">assign</span> Add_op_stage4 = <b>{</b><b>{</b>2<b>{</b>Add_stage5_add_temp[76]<b>}</b><b>}</b>, Add_stage5_add_temp<b>}</b>;
</span><span><a class="LN" id="113">  113   </a>
</span><span><a class="LN" id="114">  114   </a>
</span><span><a class="LN" id="115">  115   </a>
</span><span><a  class="LN" id="116" href="matlab:set_param('MyRegModel_Simulink','hiliteAncestors', 'none');coder.internal.code2model('MyRegModel_Simulink:27')" name="code2model">  116   </a>  <span class="KW">assign</span> Constant_out1 = 32'sb10101111110001110100010010001001;
</span><span><a class="LN" id="117">  117   </a>
</span><span><a class="LN" id="118">  118   </a>
</span><span><a  class="LN" id="119" href="matlab:set_param('MyRegModel_Simulink','hiliteAncestors', 'none');coder.internal.code2model('MyRegModel_Simulink:16')" name="code2model">  119   </a>  <span class="KW">assign</span> Add_stage6_add_cast = Add_op_stage4[76:0];
</span><span><a  class="LN" id="120" href="matlab:set_param('MyRegModel_Simulink','hiliteAncestors', 'none');coder.internal.code2model('MyRegModel_Simulink:16')" name="code2model">  120   </a>  <span class="KW">assign</span> Add_stage6_add_cast_1 = <b>{</b><b>{</b>4<b>{</b>Constant_out1[31]<b>}</b><b>}</b>, <b>{</b>Constant_out1, 41'b00000000000000000000000000000000000000000<b>}</b><b>}</b>;
</span><span><a  class="LN" id="121" href="matlab:set_param('MyRegModel_Simulink','hiliteAncestors', 'none');coder.internal.code2model('MyRegModel_Simulink:16')" name="code2model">  121   </a>  <span class="KW">assign</span> Add_stage6_add_temp = Add_stage6_add_cast + Add_stage6_add_cast_1;
</span><span><a  class="LN" id="122" href="matlab:set_param('MyRegModel_Simulink','hiliteAncestors', 'none');coder.internal.code2model('MyRegModel_Simulink:16')" name="code2model">  122   </a>  <span class="KW">assign</span> ypre_simulink = Add_stage6_add_temp[70:47];
</span><span><a class="LN" id="123">  123   </a>
</span><span><a class="LN" id="124">  124   </a>
</span><span><a class="LN" id="125">  125   </a><span class="KW">endmodule</span>  <span class="CT">// LinearRegModel</span>
</span><span><a class="LN" id="126">  126   </a>
</span><span><a class="LN" id="127">  127   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
