Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Sep 23 00:27:34 2024
| Host         : inspiron-7472 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.373        0.000                      0                  165        0.229        0.000                      0                  165        3.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.373        0.000                      0                  153        0.229        0.000                      0                  153        3.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.333        0.000                      0                   12        0.425        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 display/counter2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.952ns (22.996%)  route 3.188ns (77.004%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  display/counter2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.456     5.832 r  display/counter2/count_reg[8]/Q
                         net (fo=2, routed)           0.973     6.806    display/counter2/count_reg[8]
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.930 r  display/counter2/count[0]_i_6__0/O
                         net (fo=1, routed)           0.421     7.351    display/counter2/count[0]_i_6__0_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.475 r  display/counter2/count[0]_i_5__0/O
                         net (fo=1, routed)           0.490     7.965    display/counter2/count[0]_i_5__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.089 r  display/counter2/count[0]_i_3__0/O
                         net (fo=1, routed)           0.444     8.532    display/counter2/count[0]_i_3__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.656 r  display/counter2/count[0]_i_1__0/O
                         net (fo=28, routed)          0.860     9.516    display/counter2/count[0]_i_1__0_n_0
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[4]/C
                         clock pessimism              0.428    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X39Y19         FDRE (Setup_fdre_C_R)       -0.429    14.889    display/counter2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 display/counter2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.952ns (22.996%)  route 3.188ns (77.004%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  display/counter2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.456     5.832 r  display/counter2/count_reg[8]/Q
                         net (fo=2, routed)           0.973     6.806    display/counter2/count_reg[8]
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.930 r  display/counter2/count[0]_i_6__0/O
                         net (fo=1, routed)           0.421     7.351    display/counter2/count[0]_i_6__0_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.475 r  display/counter2/count[0]_i_5__0/O
                         net (fo=1, routed)           0.490     7.965    display/counter2/count[0]_i_5__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.089 r  display/counter2/count[0]_i_3__0/O
                         net (fo=1, routed)           0.444     8.532    display/counter2/count[0]_i_3__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.656 r  display/counter2/count[0]_i_1__0/O
                         net (fo=28, routed)          0.860     9.516    display/counter2/count[0]_i_1__0_n_0
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[5]/C
                         clock pessimism              0.428    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X39Y19         FDRE (Setup_fdre_C_R)       -0.429    14.889    display/counter2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 display/counter2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.952ns (22.996%)  route 3.188ns (77.004%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  display/counter2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.456     5.832 r  display/counter2/count_reg[8]/Q
                         net (fo=2, routed)           0.973     6.806    display/counter2/count_reg[8]
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.930 r  display/counter2/count[0]_i_6__0/O
                         net (fo=1, routed)           0.421     7.351    display/counter2/count[0]_i_6__0_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.475 r  display/counter2/count[0]_i_5__0/O
                         net (fo=1, routed)           0.490     7.965    display/counter2/count[0]_i_5__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.089 r  display/counter2/count[0]_i_3__0/O
                         net (fo=1, routed)           0.444     8.532    display/counter2/count[0]_i_3__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.656 r  display/counter2/count[0]_i_1__0/O
                         net (fo=28, routed)          0.860     9.516    display/counter2/count[0]_i_1__0_n_0
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[6]/C
                         clock pessimism              0.428    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X39Y19         FDRE (Setup_fdre_C_R)       -0.429    14.889    display/counter2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 display/counter2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.952ns (22.996%)  route 3.188ns (77.004%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  display/counter2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.456     5.832 r  display/counter2/count_reg[8]/Q
                         net (fo=2, routed)           0.973     6.806    display/counter2/count_reg[8]
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.930 r  display/counter2/count[0]_i_6__0/O
                         net (fo=1, routed)           0.421     7.351    display/counter2/count[0]_i_6__0_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.475 r  display/counter2/count[0]_i_5__0/O
                         net (fo=1, routed)           0.490     7.965    display/counter2/count[0]_i_5__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.089 r  display/counter2/count[0]_i_3__0/O
                         net (fo=1, routed)           0.444     8.532    display/counter2/count[0]_i_3__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.656 r  display/counter2/count[0]_i_1__0/O
                         net (fo=28, routed)          0.860     9.516    display/counter2/count[0]_i_1__0_n_0
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[7]/C
                         clock pessimism              0.428    15.353    
                         clock uncertainty           -0.035    15.318    
    SLICE_X39Y19         FDRE (Setup_fdre_C_R)       -0.429    14.889    display/counter2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 1.014ns (25.127%)  route 3.022ns (74.873%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.743     5.377    watch1/counter1/CLK
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518     5.895 r  watch1/counter1/count_reg[8]/Q
                         net (fo=2, routed)           0.924     6.819    watch1/counter1/count_reg[8]
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.443     7.387    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.511 r  watch1/counter1/count[0]_i_5/O
                         net (fo=1, routed)           0.280     7.790    watch1/counter1/count[0]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.914 r  watch1/counter1/count[0]_i_3/O
                         net (fo=1, routed)           0.302     8.216    watch1/counter1/count[0]_i_3_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.340 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          1.073     9.413    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    watch1/counter1/CLK
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[4]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.524    14.795    watch1/counter1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 1.014ns (25.127%)  route 3.022ns (74.873%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.743     5.377    watch1/counter1/CLK
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518     5.895 r  watch1/counter1/count_reg[8]/Q
                         net (fo=2, routed)           0.924     6.819    watch1/counter1/count_reg[8]
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.443     7.387    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.511 r  watch1/counter1/count[0]_i_5/O
                         net (fo=1, routed)           0.280     7.790    watch1/counter1/count[0]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.914 r  watch1/counter1/count[0]_i_3/O
                         net (fo=1, routed)           0.302     8.216    watch1/counter1/count[0]_i_3_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.340 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          1.073     9.413    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    watch1/counter1/CLK
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[5]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.524    14.795    watch1/counter1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 1.014ns (25.127%)  route 3.022ns (74.873%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.743     5.377    watch1/counter1/CLK
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518     5.895 r  watch1/counter1/count_reg[8]/Q
                         net (fo=2, routed)           0.924     6.819    watch1/counter1/count_reg[8]
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.443     7.387    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.511 r  watch1/counter1/count[0]_i_5/O
                         net (fo=1, routed)           0.280     7.790    watch1/counter1/count[0]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.914 r  watch1/counter1/count[0]_i_3/O
                         net (fo=1, routed)           0.302     8.216    watch1/counter1/count[0]_i_3_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.340 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          1.073     9.413    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    watch1/counter1/CLK
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[6]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.524    14.795    watch1/counter1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 watch1/counter1/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 1.014ns (25.127%)  route 3.022ns (74.873%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.743     5.377    watch1/counter1/CLK
    SLICE_X38Y19         FDRE                                         r  watch1/counter1/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518     5.895 r  watch1/counter1/count_reg[8]/Q
                         net (fo=2, routed)           0.924     6.819    watch1/counter1/count_reg[8]
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124     6.943 r  watch1/counter1/count[0]_i_6/O
                         net (fo=1, routed)           0.443     7.387    watch1/counter1/count[0]_i_6_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.511 r  watch1/counter1/count[0]_i_5/O
                         net (fo=1, routed)           0.280     7.790    watch1/counter1/count[0]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.914 r  watch1/counter1/count[0]_i_3/O
                         net (fo=1, routed)           0.302     8.216    watch1/counter1/count[0]_i_3_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.340 r  watch1/counter1/count[0]_i_1/O
                         net (fo=28, routed)          1.073     9.413    watch1/counter1/count[0]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    watch1/counter1/CLK
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[7]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X38Y18         FDRE (Setup_fdre_C_R)       -0.524    14.795    watch1/counter1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 display/counter2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.952ns (23.222%)  route 3.148ns (76.778%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  display/counter2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.456     5.832 r  display/counter2/count_reg[8]/Q
                         net (fo=2, routed)           0.973     6.806    display/counter2/count_reg[8]
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.930 r  display/counter2/count[0]_i_6__0/O
                         net (fo=1, routed)           0.421     7.351    display/counter2/count[0]_i_6__0_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.475 r  display/counter2/count[0]_i_5__0/O
                         net (fo=1, routed)           0.490     7.965    display/counter2/count[0]_i_5__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.089 r  display/counter2/count[0]_i_3__0/O
                         net (fo=1, routed)           0.444     8.532    display/counter2/count[0]_i_3__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.656 r  display/counter2/count[0]_i_1__0/O
                         net (fo=28, routed)          0.819     9.476    display/counter2/count[0]_i_1__0_n_0
    SLICE_X39Y23         FDRE                                         r  display/counter2/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.563    14.921    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  display/counter2/count_reg[20]/C
                         clock pessimism              0.428    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X39Y23         FDRE (Setup_fdre_C_R)       -0.429    14.885    display/counter2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 display/counter2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.952ns (23.222%)  route 3.148ns (76.778%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.742     5.376    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  display/counter2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.456     5.832 r  display/counter2/count_reg[8]/Q
                         net (fo=2, routed)           0.973     6.806    display/counter2/count_reg[8]
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.930 r  display/counter2/count[0]_i_6__0/O
                         net (fo=1, routed)           0.421     7.351    display/counter2/count[0]_i_6__0_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.475 r  display/counter2/count[0]_i_5__0/O
                         net (fo=1, routed)           0.490     7.965    display/counter2/count[0]_i_5__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.089 r  display/counter2/count[0]_i_3__0/O
                         net (fo=1, routed)           0.444     8.532    display/counter2/count[0]_i_3__0_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.656 r  display/counter2/count[0]_i_1__0/O
                         net (fo=28, routed)          0.819     9.476    display/counter2/count[0]_i_1__0_n_0
    SLICE_X39Y23         FDRE                                         r  display/counter2/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.563    14.921    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  display/counter2/count_reg[21]/C
                         clock pessimism              0.428    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X39Y23         FDRE (Setup_fdre_C_R)       -0.429    14.885    display/counter2/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 display/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/cathode_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.110%)  route 0.178ns (48.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    display/CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  display/display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  display/display_select_reg[0]/Q
                         net (fo=12, routed)          0.178     1.779    watch1/display_select[0]
    SLICE_X42Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  watch1/cathode_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.824    display/D[6]
    SLICE_X42Y22         FDRE                                         r  display/cathode_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     1.975    display/CLK100_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  display/cathode_out_reg[6]/C
                         clock pessimism             -0.500     1.475    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.120     1.595    display/cathode_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 watch1/sec_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.191%)  route 0.104ns (29.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.148     1.608 r  watch1/sec_count_reg[1]/Q
                         net (fo=18, routed)          0.104     1.712    watch1/sec_count[1]
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.810 r  watch1/sec_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    watch1/sec_count_0[4]
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.848     1.973    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[4]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.121     1.581    watch1/sec_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/counter2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.463    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  display/counter2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  display/counter2/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.712    display/counter2/count_reg_n_0_[3]
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  display/counter2/count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.820    display/counter2/count_reg[0]_i_2__0_n_4
    SLICE_X39Y18         FDRE                                         r  display/counter2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.852     1.977    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  display/counter2/count_reg[3]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.105     1.568    display/counter2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 watch1/counter1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.586     1.464    watch1/counter1/CLK
    SLICE_X38Y17         FDRE                                         r  watch1/counter1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  watch1/counter1/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.742    watch1/counter1/count_reg_n_0_[2]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  watch1/counter1/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.852    watch1/counter1/count_reg[0]_i_2_n_5
    SLICE_X38Y17         FDRE                                         r  watch1/counter1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.853     1.978    watch1/counter1/CLK
    SLICE_X38Y17         FDRE                                         r  watch1/counter1/count_reg[2]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.134     1.598    watch1/counter1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 watch1/counter1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/counter1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.463    watch1/counter1/CLK
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  watch1/counter1/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.741    watch1/counter1/count_reg_n_0_[6]
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.851 r  watch1/counter1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    watch1/counter1/count_reg[4]_i_1_n_5
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.852     1.977    watch1/counter1/CLK
    SLICE_X38Y18         FDRE                                         r  watch1/counter1/count_reg[6]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.134     1.597    watch1/counter1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 watch1/sec_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.667%)  route 0.166ns (44.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     1.624 f  watch1/sec_count_reg[4]/Q
                         net (fo=18, routed)          0.166     1.790    watch1/sec_count[4]
    SLICE_X42Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.835 r  watch1/sec_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    watch1/sec_count_0[2]
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.848     1.973    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[2]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.121     1.581    watch1/sec_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/counter2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  display/counter2/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.708    display/counter2/count_reg_n_0_[4]
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.823 r  display/counter2/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.823    display/counter2/count_reg[4]_i_1__0_n_7
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  display/counter2/count_reg[4]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X39Y19         FDRE (Hold_fdre_C_D)         0.105     1.567    display/counter2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/counter2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.463    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  display/counter2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  display/counter2/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.713    display/counter2/count_reg_n_0_[2]
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.824 r  display/counter2/count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.824    display/counter2/count_reg[0]_i_2__0_n_5
    SLICE_X39Y18         FDRE                                         r  display/counter2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.852     1.977    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  display/counter2/count_reg[2]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.105     1.568    display/counter2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 watch1/sec_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.807%)  route 0.172ns (45.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  watch1/sec_count_reg[0]/Q
                         net (fo=14, routed)          0.172     1.796    watch1/sec_count[0]
    SLICE_X42Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.841 r  watch1/sec_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    watch1/sec_count_0[5]
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.848     1.973    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[5]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X42Y23         FDCE (Hold_fdce_C_D)         0.121     1.581    watch1/sec_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/counter2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            display/counter2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.583     1.461    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  display/counter2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  display/counter2/count_reg[11]/Q
                         net (fo=2, routed)           0.118     1.720    display/counter2/count_reg[11]
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  display/counter2/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.828    display/counter2/count_reg[8]_i_1__0_n_4
    SLICE_X39Y20         FDRE                                         r  display/counter2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     1.975    display/counter2/CLK100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  display/counter2/count_reg[11]/C
                         clock pessimism             -0.514     1.461    
    SLICE_X39Y20         FDRE (Hold_fdre_C_D)         0.105     1.566    display/counter2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y23    pre_reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y23    reset_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24    display/anode_out_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X40Y23    display/anode_out_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X41Y24    display/anode_out_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X42Y24    display/anode_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y19    display/cathode_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21    display/cathode_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21    display/cathode_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y23    pre_reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y23    pre_reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y23    reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y23    reset_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         6.000       5.500      SLICE_X43Y24    display/anode_out_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         6.000       5.500      SLICE_X43Y24    display/anode_out_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         6.000       5.500      SLICE_X40Y23    display/anode_out_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         6.000       5.500      SLICE_X40Y23    display/anode_out_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         6.000       5.500      SLICE_X41Y24    display/anode_out_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         6.000       5.500      SLICE_X41Y24    display/anode_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y23    pre_reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y23    pre_reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y23    reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y23    reset_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X43Y24    display/anode_out_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X43Y24    display/anode_out_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y23    display/anode_out_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y23    display/anode_out_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y24    display/anode_out_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y24    display/anode_out_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.456ns (37.835%)  route 0.749ns (62.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  reset_reg/Q
                         net (fo=13, routed)          0.749     6.578    watch1/AR[0]
    SLICE_X41Y22         FDCE                                         f  watch1/min_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.565    14.923    watch1/CLK
    SLICE_X41Y22         FDCE                                         r  watch1/min_count_reg[0]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X41Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.912    watch1/min_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.456ns (37.835%)  route 0.749ns (62.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  reset_reg/Q
                         net (fo=13, routed)          0.749     6.578    watch1/AR[0]
    SLICE_X41Y22         FDCE                                         f  watch1/min_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.565    14.923    watch1/CLK
    SLICE_X41Y22         FDCE                                         r  watch1/min_count_reg[5]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X41Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.912    watch1/min_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.456ns (37.835%)  route 0.749ns (62.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  reset_reg/Q
                         net (fo=13, routed)          0.749     6.578    watch1/AR[0]
    SLICE_X41Y21         FDCE                                         f  watch1/min_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/CLK
    SLICE_X41Y21         FDCE                                         r  watch1/min_count_reg[1]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.914    watch1/min_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.456ns (37.835%)  route 0.749ns (62.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  reset_reg/Q
                         net (fo=13, routed)          0.749     6.578    watch1/AR[0]
    SLICE_X41Y21         FDCE                                         f  watch1/min_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/CLK
    SLICE_X41Y21         FDCE                                         r  watch1/min_count_reg[2]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.914    watch1/min_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.456ns (37.835%)  route 0.749ns (62.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  reset_reg/Q
                         net (fo=13, routed)          0.749     6.578    watch1/AR[0]
    SLICE_X41Y21         FDCE                                         f  watch1/min_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/CLK
    SLICE_X41Y21         FDCE                                         r  watch1/min_count_reg[3]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.914    watch1/min_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.456ns (37.835%)  route 0.749ns (62.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  reset_reg/Q
                         net (fo=13, routed)          0.749     6.578    watch1/AR[0]
    SLICE_X41Y21         FDCE                                         f  watch1/min_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.567    14.925    watch1/CLK
    SLICE_X41Y21         FDCE                                         r  watch1/min_count_reg[4]/C
                         clock pessimism              0.429    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X41Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.914    watch1/min_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.376ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.456ns (39.117%)  route 0.710ns (60.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  reset_reg/Q
                         net (fo=13, routed)          0.710     6.539    watch1/AR[0]
    SLICE_X41Y20         FDCE                                         f  watch1/sec_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.568    14.926    watch1/CLK
    SLICE_X41Y20         FDCE                                         r  watch1/sec_count_reg[3]/C
                         clock pessimism              0.429    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X41Y20         FDCE (Recov_fdce_C_CLR)     -0.405    14.915    watch1/sec_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  8.376    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.799%)  route 0.690ns (60.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  reset_reg/Q
                         net (fo=13, routed)          0.690     6.519    watch1/AR[0]
    SLICE_X42Y23         FDCE                                         f  watch1/sec_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.564    14.922    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[1]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.361    14.955    watch1/sec_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.478ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.799%)  route 0.690ns (60.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  reset_reg/Q
                         net (fo=13, routed)          0.690     6.519    watch1/AR[0]
    SLICE_X42Y23         FDCE                                         f  watch1/sec_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.564    14.922    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[0]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.997    watch1/sec_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  8.478    

Slack (MET) :             8.478ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.799%)  route 0.690ns (60.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456     5.829 f  reset_reg/Q
                         net (fo=13, routed)          0.690     6.519    watch1/AR[0]
    SLICE_X42Y23         FDCE                                         f  watch1/sec_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.564    14.922    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[2]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X42Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.997    watch1/sec_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  8.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.031%)  route 0.230ns (61.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  reset_reg/Q
                         net (fo=13, routed)          0.230     1.831    watch1/AR[0]
    SLICE_X42Y23         FDCE                                         f  watch1/sec_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.848     1.973    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[0]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X42Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    watch1/sec_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.031%)  route 0.230ns (61.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  reset_reg/Q
                         net (fo=13, routed)          0.230     1.831    watch1/AR[0]
    SLICE_X42Y23         FDCE                                         f  watch1/sec_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.848     1.973    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[1]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X42Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    watch1/sec_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.031%)  route 0.230ns (61.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  reset_reg/Q
                         net (fo=13, routed)          0.230     1.831    watch1/AR[0]
    SLICE_X42Y23         FDCE                                         f  watch1/sec_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.848     1.973    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[2]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X42Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    watch1/sec_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.031%)  route 0.230ns (61.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  reset_reg/Q
                         net (fo=13, routed)          0.230     1.831    watch1/AR[0]
    SLICE_X42Y23         FDCE                                         f  watch1/sec_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.848     1.973    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[4]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X42Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    watch1/sec_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/sec_count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.031%)  route 0.230ns (61.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  reset_reg/Q
                         net (fo=13, routed)          0.230     1.831    watch1/AR[0]
    SLICE_X42Y23         FDCE                                         f  watch1/sec_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.848     1.973    watch1/CLK
    SLICE_X42Y23         FDCE                                         r  watch1/sec_count_reg[5]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X42Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.406    watch1/sec_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.286%)  route 0.270ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  reset_reg/Q
                         net (fo=13, routed)          0.270     1.871    watch1/AR[0]
    SLICE_X41Y21         FDCE                                         f  watch1/min_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    watch1/CLK
    SLICE_X41Y21         FDCE                                         r  watch1/min_count_reg[1]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X41Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    watch1/min_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.286%)  route 0.270ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  reset_reg/Q
                         net (fo=13, routed)          0.270     1.871    watch1/AR[0]
    SLICE_X41Y21         FDCE                                         f  watch1/min_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    watch1/CLK
    SLICE_X41Y21         FDCE                                         r  watch1/min_count_reg[2]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X41Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    watch1/min_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.286%)  route 0.270ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  reset_reg/Q
                         net (fo=13, routed)          0.270     1.871    watch1/AR[0]
    SLICE_X41Y21         FDCE                                         f  watch1/min_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    watch1/CLK
    SLICE_X41Y21         FDCE                                         r  watch1/min_count_reg[3]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X41Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    watch1/min_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.286%)  route 0.270ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  reset_reg/Q
                         net (fo=13, routed)          0.270     1.871    watch1/AR[0]
    SLICE_X41Y21         FDCE                                         f  watch1/min_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.851     1.976    watch1/CLK
    SLICE_X41Y21         FDCE                                         r  watch1/min_count_reg[4]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X41Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    watch1/min_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            watch1/min_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.286%)  route 0.270ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 f  reset_reg/Q
                         net (fo=13, routed)          0.270     1.871    watch1/AR[0]
    SLICE_X41Y22         FDCE                                         f  watch1/min_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.850     1.975    watch1/CLK
    SLICE_X41Y22         FDCE                                         r  watch1/min_count_reg[0]/C
                         clock pessimism             -0.500     1.475    
    SLICE_X41Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.383    watch1/min_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.488    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/cathode_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 4.052ns (51.675%)  route 3.789ns (48.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.740     5.374    display/CLK100_IBUF_BUFG
    SLICE_X40Y22         FDRE                                         r  display/cathode_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  display/cathode_out_reg[4]/Q
                         net (fo=1, routed)           3.789     9.619    SS_CATHODE_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    13.215 r  SS_CATHODE_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.215    SS_CATHODE[4]
    M17                                                               r  SS_CATHODE[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anode_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.270ns  (logic 4.045ns (55.646%)  route 3.224ns (44.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    display/CLK100_IBUF_BUFG
    SLICE_X41Y24         FDSE                                         r  display/anode_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDSE (Prop_fdse_C_Q)         0.456     5.827 r  display/anode_out_reg[2]/Q
                         net (fo=1, routed)           3.224     9.052    SS_ANODE_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589    12.641 r  SS_ANODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.641    SS_ANODE[2]
    M18                                                               r  SS_ANODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anode_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 3.999ns (55.754%)  route 3.173ns (44.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    display/CLK100_IBUF_BUFG
    SLICE_X43Y24         FDSE                                         r  display/anode_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.456     5.827 r  display/anode_out_reg[0]/Q
                         net (fo=1, routed)           3.173     9.001    SS_ANODE_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.543    12.544 r  SS_ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.544    SS_ANODE[0]
    K19                                                               r  SS_ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.017ns (56.457%)  route 3.098ns (43.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.745     5.379    display/CLK100_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  display/cathode_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  display/cathode_out_reg[0]/Q
                         net (fo=1, routed)           3.098     8.933    SS_CATHODE_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    12.494 r  SS_CATHODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.494    SS_CATHODE[0]
    K14                                                               r  SS_CATHODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anode_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.096ns  (logic 4.064ns (57.271%)  route 3.032ns (42.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.737     5.371    display/CLK100_IBUF_BUFG
    SLICE_X42Y24         FDSE                                         r  display/anode_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDSE (Prop_fdse_C_Q)         0.518     5.889 r  display/anode_out_reg[3]/Q
                         net (fo=1, routed)           3.032     8.921    SS_ANODE_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546    12.468 r  SS_ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.468    SS_ANODE[3]
    L16                                                               r  SS_ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 4.052ns (57.446%)  route 3.001ns (42.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.743     5.377    display/CLK100_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  display/cathode_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.518     5.895 r  display/cathode_out_reg[2]/Q
                         net (fo=1, routed)           3.001     8.896    SS_CATHODE_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    12.430 r  SS_CATHODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.430    SS_CATHODE[2]
    J18                                                               r  SS_CATHODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anode_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.036ns  (logic 3.969ns (56.417%)  route 3.066ns (43.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.739     5.373    display/CLK100_IBUF_BUFG
    SLICE_X40Y23         FDSE                                         r  display/anode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDSE (Prop_fdse_C_Q)         0.456     5.829 r  display/anode_out_reg[1]/Q
                         net (fo=1, routed)           3.066     8.896    SS_ANODE_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513    12.409 r  SS_ANODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.409    SS_ANODE[1]
    H17                                                               r  SS_ANODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.004ns  (logic 4.048ns (57.796%)  route 2.956ns (42.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.740     5.374    display/CLK100_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  display/cathode_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.892 r  display/cathode_out_reg[6]/Q
                         net (fo=1, routed)           2.956     8.848    SS_CATHODE_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    12.378 r  SS_CATHODE_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.378    SS_CATHODE[6]
    H18                                                               r  SS_CATHODE[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.892ns  (logic 3.972ns (57.626%)  route 2.920ns (42.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.743     5.377    display/CLK100_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  display/cathode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.456     5.833 r  display/cathode_out_reg[1]/Q
                         net (fo=1, routed)           2.920     8.754    SS_CATHODE_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    12.269 r  SS_CATHODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.269    SS_CATHODE[1]
    H15                                                               r  SS_CATHODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.841ns  (logic 3.969ns (58.022%)  route 2.872ns (41.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.745     5.379    display/CLK100_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  display/cathode_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     5.835 r  display/cathode_out_reg[3]/Q
                         net (fo=1, routed)           2.872     8.707    SS_CATHODE_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    12.220 r  SS_CATHODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.220    SS_CATHODE[3]
    J15                                                               r  SS_CATHODE[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 watch1/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.414ns (82.898%)  route 0.292ns (17.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    watch1/CLK
    SLICE_X42Y21         FDRE                                         r  watch1/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  watch1/led_reg/Q
                         net (fo=2, routed)           0.292     1.918    LED_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     3.167 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.167    LED[1]
    P20                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.363ns (65.167%)  route 0.729ns (34.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    display/CLK100_IBUF_BUFG
    SLICE_X43Y22         FDRE                                         r  display/cathode_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  display/cathode_out_reg[5]/Q
                         net (fo=1, routed)           0.729     2.332    SS_CATHODE_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.222     3.554 r  SS_CATHODE_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.554    SS_CATHODE[5]
    J16                                                               r  SS_CATHODE[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.355ns (60.860%)  route 0.872ns (39.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.586     1.464    display/CLK100_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  display/cathode_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  display/cathode_out_reg[3]/Q
                         net (fo=1, routed)           0.872     2.477    SS_CATHODE_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     3.691 r  SS_CATHODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.691    SS_CATHODE[3]
    J15                                                               r  SS_CATHODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.395ns (62.526%)  route 0.836ns (37.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    display/CLK100_IBUF_BUFG
    SLICE_X42Y22         FDRE                                         r  display/cathode_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  display/cathode_out_reg[6]/Q
                         net (fo=1, routed)           0.836     2.462    SS_CATHODE_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         1.231     3.693 r  SS_CATHODE_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.693    SS_CATHODE[6]
    H18                                                               r  SS_CATHODE[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.358ns (60.499%)  route 0.886ns (39.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    display/CLK100_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  display/cathode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  display/cathode_out_reg[1]/Q
                         net (fo=1, routed)           0.886     2.489    SS_CATHODE_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     3.706 r  SS_CATHODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.706    SS_CATHODE[1]
    H15                                                               r  SS_CATHODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anode_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.355ns (60.326%)  route 0.891ns (39.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.582     1.460    display/CLK100_IBUF_BUFG
    SLICE_X40Y23         FDSE                                         r  display/anode_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDSE (Prop_fdse_C_Q)         0.141     1.601 r  display/anode_out_reg[1]/Q
                         net (fo=1, routed)           0.891     2.492    SS_ANODE_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.214     3.707 r  SS_ANODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.707    SS_ANODE[1]
    H17                                                               r  SS_ANODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.398ns (61.586%)  route 0.872ns (38.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.462    display/CLK100_IBUF_BUFG
    SLICE_X42Y21         FDRE                                         r  display/cathode_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  display/cathode_out_reg[2]/Q
                         net (fo=1, routed)           0.872     2.498    SS_CATHODE_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.234     3.733 r  SS_CATHODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.733    SS_CATHODE[2]
    J18                                                               r  SS_CATHODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anode_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.411ns (60.864%)  route 0.907ns (39.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    display/CLK100_IBUF_BUFG
    SLICE_X42Y24         FDSE                                         r  display/anode_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDSE (Prop_fdse_C_Q)         0.164     1.623 r  display/anode_out_reg[3]/Q
                         net (fo=1, routed)           0.907     2.530    SS_ANODE_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         1.247     3.777 r  SS_ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.777    SS_ANODE[3]
    L16                                                               r  SS_ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anode_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.385ns (59.070%)  route 0.959ns (40.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.581     1.459    display/CLK100_IBUF_BUFG
    SLICE_X43Y24         FDSE                                         r  display/anode_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.141     1.600 r  display/anode_out_reg[0]/Q
                         net (fo=1, routed)           0.959     2.559    SS_ANODE_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.244     3.803 r  SS_ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.803    SS_ANODE[0]
    K19                                                               r  SS_ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cathode_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.403ns (59.897%)  route 0.939ns (40.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.586     1.464    display/CLK100_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  display/cathode_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  display/cathode_out_reg[0]/Q
                         net (fo=1, routed)           0.939     2.544    SS_CATHODE_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     3.806 r  SS_CATHODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.806    SS_CATHODE[0]
    K14                                                               r  SS_CATHODE[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PB[0]
                            (input port)
  Destination:            pre_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.908ns  (logic 1.583ns (54.426%)  route 1.325ns (45.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  PB[0] (IN)
                         net (fo=0)                   0.000     0.000    PB[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  PB_IBUF[0]_inst/O
                         net (fo=1, routed)           1.325     2.908    PB_IBUF[0]
    SLICE_X41Y23         FDRE                                         r  pre_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.564     4.922    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  pre_reset_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PB[0]
                            (input port)
  Destination:            pre_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.350ns (39.240%)  route 0.541ns (60.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  PB[0] (IN)
                         net (fo=0)                   0.000     0.000    PB[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  PB_IBUF[0]_inst/O
                         net (fo=1, routed)           0.541     0.891    PB_IBUF[0]
    SLICE_X41Y23         FDRE                                         r  pre_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.848     1.973    CLK100_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  pre_reset_reg/C





