#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Apr 15 14:15:45 2025
# Process ID: 23424
# Current directory: C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.sim/sim_1/behav/xsim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5896 C:\Users\Siddhant\Desktop\verilog\Single_Cycle_riscv_processor\Single_Cycle_riscv_processor.sim\sim_1\behav\xsim\tb_behav.wdb
# Log file: C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.sim/sim_1/behav/xsim/vivado.log
# Journal file: C:/Users/Siddhant/Desktop/verilog/Single_Cycle_riscv_processor/Single_Cycle_riscv_processor.sim/sim_1/behav/xsim\vivado.jou
# Running On        :LAPTOP-3EQV9MFM
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16907 MB
# Swap memory       :10737 MB
# Total Virtual     :27645 MB
# Available Virtual :8377 MB
#-----------------------------------------------------------
start_gui
open_wave_database {C:\Users\Siddhant\Desktop\verilog\Single_Cycle_riscv_processor\Single_Cycle_riscv_processor.sim\sim_1\behav\xsim\tb_behav.wdb}
close_sim
