;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @0
	SUB 700, 600
	CMP 700, 600
	DJN -1, @-20
	MOV 6, -0
	MOV 700, 600
	ADD 130, 9
	SUB #12, @200
	SUB #-12, @200
	SUB #72, @201
	SUB #72, @201
	ADD 130, 9
	SUB @121, 106
	SUB #-392, -142
	SUB @127, 100
	SUB @127, 100
	SUB -10, 0
	SUB -7, <-420
	CMP 12, @10
	CMP 12, @10
	SUB #72, @201
	CMP 12, @10
	DJN -1, @-20
	ADD 30, <9
	SUB @313, 0
	ADD 30, 9
	ADD 30, 9
	ADD 30, 9
	SUB #72, @201
	ADD 270, 60
	ADD 270, 60
	MOV 133, <-9
	SPL 103, <-2
	SPL 20, <402
	ADD 270, 1
	SPL 20, <402
	SUB #12, @200
	SUB #12, @200
	SUB #72, @201
	SUB -7, <-420
	ADD 3, @-20
	SUB -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	SPL 0, <402
	MOV -7, <-20
	MOV -1, <-20
