$date
	Tue Feb 19 17:51:16 2013
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cuenta1_tb $end
$var wire 4 ! t_cuenta [3:0] $end
$var wire 1 " t_fin $end
$var reg 1 # t_clk $end
$var reg 1 $ t_start $end
$var reg 3 % t_valor [2:0] $end
$scope module cachibache $end
$var wire 1 & CargaA $end
$var wire 1 ' CargaQ $end
$var wire 4 ( Cuenta [3:0] $end
$var wire 1 ) DesplazaQ $end
$var wire 4 * EntA [3:0] $end
$var wire 1 + ResetA $end
$var wire 4 , SalA [3:0] $end
$var wire 3 - SalQ [2:0] $end
$var wire 3 . Valor [2:0] $end
$var wire 1 / clk $end
$var wire 1 " fin $end
$var wire 1 0 start $end
$scope module sum $end
$var wire 4 1 A [3:0] $end
$var wire 4 2 B [3:0] $end
$var wire 4 3 C [4:1] $end
$var wire 4 4 S [3:0] $end
$var wire 1 5 c1 $end
$var wire 1 6 c2 $end
$var wire 1 7 c3 $end
$var wire 1 8 c4 $end
$var wire 1 9 c_in $end
$var wire 1 : c_out $end
$var wire 1 ; g0 $end
$var wire 1 < g1 $end
$var wire 1 = g2 $end
$var wire 1 > g3 $end
$var wire 1 ? p0 $end
$var wire 1 @ p1 $end
$var wire 1 A p2 $end
$var wire 1 B p3 $end
$scope module cla $end
$var wire 4 C C [4:1] $end
$var wire 4 D G [3:0] $end
$var wire 4 E P [3:0] $end
$var wire 1 9 c_in $end
$upscope $end
$scope module fa0 $end
$var wire 1 F a $end
$var wire 1 G b $end
$var wire 1 9 c_in $end
$var wire 1 5 c_out $end
$var wire 1 H carry1 $end
$var wire 1 I carry2 $end
$var wire 1 ; g $end
$var wire 1 ? p $end
$var wire 1 J sum $end
$var wire 1 K sum_par $end
$scope module ha1 $end
$var wire 1 F a $end
$var wire 1 G b $end
$var wire 1 H carry $end
$var wire 1 K sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 9 a $end
$var wire 1 K b $end
$var wire 1 I carry $end
$var wire 1 J sum $end
$upscope $end
$upscope $end
$scope module fa1 $end
$var wire 1 L a $end
$var wire 1 M b $end
$var wire 1 N c_in $end
$var wire 1 6 c_out $end
$var wire 1 O carry1 $end
$var wire 1 P carry2 $end
$var wire 1 < g $end
$var wire 1 @ p $end
$var wire 1 Q sum $end
$var wire 1 R sum_par $end
$scope module ha1 $end
$var wire 1 L a $end
$var wire 1 M b $end
$var wire 1 O carry $end
$var wire 1 R sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 N a $end
$var wire 1 R b $end
$var wire 1 P carry $end
$var wire 1 Q sum $end
$upscope $end
$upscope $end
$scope module fa2 $end
$var wire 1 S a $end
$var wire 1 T b $end
$var wire 1 U c_in $end
$var wire 1 7 c_out $end
$var wire 1 V carry1 $end
$var wire 1 W carry2 $end
$var wire 1 = g $end
$var wire 1 A p $end
$var wire 1 X sum $end
$var wire 1 Y sum_par $end
$scope module ha1 $end
$var wire 1 S a $end
$var wire 1 T b $end
$var wire 1 V carry $end
$var wire 1 Y sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 U a $end
$var wire 1 Y b $end
$var wire 1 W carry $end
$var wire 1 X sum $end
$upscope $end
$upscope $end
$scope module fa3 $end
$var wire 1 Z a $end
$var wire 1 [ b $end
$var wire 1 \ c_in $end
$var wire 1 8 c_out $end
$var wire 1 ] carry1 $end
$var wire 1 ^ carry2 $end
$var wire 1 > g $end
$var wire 1 B p $end
$var wire 1 _ sum $end
$var wire 1 ` sum_par $end
$scope module ha1 $end
$var wire 1 Z a $end
$var wire 1 [ b $end
$var wire 1 ] carry $end
$var wire 1 ` sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 \ a $end
$var wire 1 ` b $end
$var wire 1 ^ carry $end
$var wire 1 _ sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module A $end
$var wire 1 & CargaA $end
$var wire 1 + ResetA $end
$var wire 1 / clk $end
$var wire 4 a entA [3:0] $end
$var wire 4 b q [3:0] $end
$scope module ffa0 $end
$var wire 1 & carga $end
$var wire 1 / clk $end
$var wire 1 c d $end
$var wire 1 + reset $end
$var reg 1 d q $end
$upscope $end
$scope module ffa1 $end
$var wire 1 & carga $end
$var wire 1 / clk $end
$var wire 1 e d $end
$var wire 1 + reset $end
$var reg 1 f q $end
$upscope $end
$scope module ffa2 $end
$var wire 1 & carga $end
$var wire 1 / clk $end
$var wire 1 g d $end
$var wire 1 + reset $end
$var reg 1 h q $end
$upscope $end
$scope module ffa3 $end
$var wire 1 & carga $end
$var wire 1 / clk $end
$var wire 1 i d $end
$var wire 1 + reset $end
$var reg 1 j q $end
$upscope $end
$upscope $end
$scope module uc0 $end
$var wire 1 & CargaA $end
$var wire 1 ' CargaQ $end
$var wire 1 ) DesplazaQ $end
$var wire 1 " Fin $end
$var wire 1 + ResetA $end
$var wire 1 / clk $end
$var wire 1 k q0 $end
$var wire 1 0 start $end
$var reg 3 l nextstate [2:0] $end
$var reg 3 m state [2:0] $end
$upscope $end
$scope module Q $end
$var wire 1 ' CargaQ $end
$var wire 1 ) DesplazaQ $end
$var wire 1 / clk $end
$var wire 1 n enable $end
$var wire 3 o entQ [2:0] $end
$var wire 3 p q [2:0] $end
$var wire 1 q reset $end
$scope module ff0 $end
$var wire 1 n carga $end
$var wire 1 / clk $end
$var wire 1 r inp $end
$var wire 1 s inp_c $end
$var wire 1 t inp_d $end
$var wire 1 u q $end
$var wire 1 q reset $end
$var wire 1 ' selc_d $end
$scope module ff0 $end
$var wire 1 n carga $end
$var wire 1 / clk $end
$var wire 1 r d $end
$var wire 1 q reset $end
$var reg 1 v q $end
$upscope $end
$scope module mux0 $end
$var wire 1 t a $end
$var wire 1 s b $end
$var wire 1 r out $end
$var wire 1 ' s $end
$var wire 1 w s_n $end
$var wire 1 x sa $end
$var wire 1 y sb $end
$upscope $end
$upscope $end
$scope module ff1 $end
$var wire 1 n carga $end
$var wire 1 / clk $end
$var wire 1 z inp $end
$var wire 1 { inp_c $end
$var wire 1 | inp_d $end
$var wire 1 } q $end
$var wire 1 q reset $end
$var wire 1 ' selc_d $end
$scope module ff0 $end
$var wire 1 n carga $end
$var wire 1 / clk $end
$var wire 1 z d $end
$var wire 1 q reset $end
$var reg 1 ~ q $end
$upscope $end
$scope module mux0 $end
$var wire 1 | a $end
$var wire 1 { b $end
$var wire 1 z out $end
$var wire 1 ' s $end
$var wire 1 !" s_n $end
$var wire 1 "" sa $end
$var wire 1 #" sb $end
$upscope $end
$upscope $end
$scope module ff2 $end
$var wire 1 n carga $end
$var wire 1 / clk $end
$var wire 1 $" inp $end
$var wire 1 %" inp_c $end
$var wire 1 &" inp_d $end
$var wire 1 '" q $end
$var wire 1 q reset $end
$var wire 1 ' selc_d $end
$scope module ff0 $end
$var wire 1 n carga $end
$var wire 1 / clk $end
$var wire 1 $" d $end
$var wire 1 q reset $end
$var reg 1 (" q $end
$upscope $end
$scope module mux0 $end
$var wire 1 &" a $end
$var wire 1 %" b $end
$var wire 1 $" out $end
$var wire 1 ' s $end
$var wire 1 )" s_n $end
$var wire 1 *" sa $end
$var wire 1 +" sb $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+"
0*"
0)"
x("
x'"
0&"
x%"
x$"
x#"
0""
0!"
x~
x}
x|
x{
xz
xy
0x
0w
xv
xu
xt
xs
xr
0q
bx p
bx o
1n
b0 m
b1 l
xk
xj
xi
xh
xg
xf
xe
xd
xc
bx b
bx a
x`
x_
x^
z]
x\
0[
xZ
xY
xX
xW
zV
xU
0T
xS
xR
xQ
xP
zO
xN
0M
xL
xK
xJ
zI
xH
1G
xF
bx1 E
b0x D
bx C
xB
xA
x@
1?
0>
0=
0<
x;
x:
09
x8
x7
x6
x5
bx 4
bx 3
b1 2
bx 1
10
1/
bx .
bx -
bx ,
1+
bx *
0)
bx (
1'
0&
bx %
1$
1#
0"
bx !
$end
#100
0U
0\
0:
0N
b0 3
b0 C
0B
0A
b1 E
0@
b0 D
0;
0Z
0S
0L
0F
0j
0h
0f
0d
b0 !
b0 (
b0 ,
b0 1
b0 b
0]
0V
0O
0I
#200
07
08
06
05
0W
0^
0P
0`
0Y
0R
1K
0H
#300
0i
0g
0e
1c
0_
0X
0Q
1J
b1 *
b1 4
b1 a
#500
0$
00
#800
1r
1z
1$"
1y
1#"
1+"
1s
1{
1%"
b111 %
b111 .
b111 o
#2000
0#
0/
#8000
x&
xx
xr
x""
xz
0$"
0n
1w
0y
1!"
0#"
1)"
0+"
b10 l
0'
0+
b1 m
1#
1/
#8100
1z
1r
1&
1""
1x
1|
1t
1k
1("
1'"
1~
1}
1v
1u
b111 -
b111 p
#10000
0#
0/
#16000
0&
1n
1)
b11 l
b10 m
1#
1/
#16100
1N
b1 3
b1 C
b1 D
1;
1F
1d
b1 !
b1 (
b1 ,
b1 1
b1 b
#16200
1e
15
1Q
b11 *
b11 4
b11 a
0K
1H
#16300
0c
0J
b10 *
b10 4
b10 a
#18000
0#
0/
#24000
1&
0n
0)
b100 l
b11 m
1#
1/
#24100
0z
0""
0|
0("
0'"
b11 -
b11 p
#26000
0#
0/
#32000
0&
1n
1)
b101 l
b100 m
1#
1/
#32100
0N
b0 3
b0 C
b11 E
1@
b0 D
0;
1L
0F
1f
0d
b10 !
b10 (
b10 ,
b10 1
b10 b
#32200
0e
05
0Q
b0 *
b0 4
b0 a
1R
1K
0H
#32300
1e
1c
1Q
1J
b11 *
b11 4
b11 a
#34000
0#
0/
#40000
0n
1&
0)
b110 l
b101 m
1#
1/
#40100
0r
0x
0t
0~
0}
b1 -
b1 p
#42000
0#
0/
#48000
0&
1"
b110 m
1#
1/
#48100
1U
1N
b11 3
b11 C
b1 D
1;
1F
1d
b11 !
b11 (
b11 ,
b11 1
b11 b
#48200
1g
0e
16
15
1X
0Q
b101 *
b101 4
b101 a
1P
0K
1H
#48300
0c
0J
b100 *
b100 4
b100 a
#50000
0#
0/
#50800
