// Receptor UART

module uart_rx #(
    parameter CLK_FREQ  = 50000000,
    parameter BAUD_RATE = 9600
)(
    input  wire       clk,
    input  wire       reset,
    input  wire       rx,
    output reg  [7:0] data_out,
    output reg        data_valid
);

localparam integer CLKS_PER_BIT = CLK_FREQ / BAUD_RATE;
localparam integer HALF_BIT     = CLKS_PER_BIT / 2;

reg [15:0] clk_count;
reg [3:0]  bit_index;
reg [7:0]  rx_shift;
reg        receiving;

always @(posedge clk or posedge reset) begin

    if (reset) begin
        clk_count  <= 0;
        bit_index  <= 0;
        rx_shift   <= 0;
        receiving  <= 1'b0;
        data_out   <= 8'd0;
        data_valid <= 1'b0;
    end

    else begin

        data_valid <= 1'b0;

        if (!receiving) begin

            // Detecta el bit de inicio
            if (rx == 1'b0) begin
                receiving <= 1'b1;
                clk_count <= 0;
                bit_index <= 0;
            end

        end

        else begin

            // Verifica el bit de inicio
            if (bit_index == 0) begin

                if (clk_count < HALF_BIT - 1) begin
                    clk_count <= clk_count + 1;
                end

                else begin
                    clk_count <= 0;

                    if (rx == 1'b0)
                        bit_index <= 1;
                    else
                        receiving <= 1'b0;
                end

            end

            // Recibe los 8 bits
            else if (bit_index <= 8) begin

                if (clk_count < CLKS_PER_BIT - 1) begin
                    clk_count <= clk_count + 1;
                end

                else begin
                    clk_count <= 0;
                    rx_shift[bit_index - 1] <= rx;
                    bit_index <= bit_index + 1;
                end

            end

            // Espera el bit de paro
            else begin

                if (clk_count < CLKS_PER_BIT - 1) begin
                    clk_count <= clk_count + 1;
                end

                else begin
                    clk_count  <= 0;
                    receiving  <= 1'b0;
                    data_out   <= rx_shift;
                    data_valid <= 1'b1;
                end

            end

        end

    end

end

endmodule