set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "soc.v"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "picorv32.v"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "wb_intercon.v"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "wb_rom.v"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "wb_ram.v"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "uart/rxuart.v"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "uart/rxuartlite.v"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "uart/txuart.v"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "uart/txuartlite.v"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "uart/ufifo.v"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "uart/wbuart.v"]
#set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "i2c/controller_interface.v"]
#set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "i2c/counter.v"]
#set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "i2c/i2c_blk.v"]
#set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "i2c/ms_core.v"]
#set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "i2c/shift.v"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "wb_timer.v"]
