#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 18 14:18:47 2023
# Process ID: 7200
# Current directory: D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4800 D:\AGH_magisterskie\SDUP\SDUP_BWT_transformata\BWT\BWT.xpr
# Log file: D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/vivado.log
# Journal file: D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.xpr
INFO: [Project 1-313] Project file moved from 'D:/Projekty/SDUP/SDUP_BWT_transformata/BWT' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'D:/AGH_magisterskie/SDUP/Projekt/BWT/BWT/BWT.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 20
[Sun Jun 18 14:21:33 2023] Launched synth_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.runs/synth_1/runme.log
[Sun Jun 18 14:21:33 2023] Launched impl_1...
Run output will be captured here: D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1029.562 ; gain = 0.977
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1029.562 ; gain = 0.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1216.555 ; gain = 447.004
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BWT_transform_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BWT_transform_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_last_letter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_step
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform
INFO: [VRFC 10-311] analyzing module BWT_transform_with_Pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/test_bwt_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BWT_transform_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH_magisterskie/SDUP/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BWT_transform_tb_behav -key {Behavioral:sim_1:Functional:BWT_transform_tb} -tclbatch {BWT_transform_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source BWT_transform_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
data_in = 00000000, data_out = xxxxxxxx
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = 00000000
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
data_in = 0ab2c1af, data_out = fcb01a2a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BWT_transform_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.641 ; gain = 37.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 18 14:23:51 2023...
