<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="V2LVS Errors and Warnings" />
<meta name="abstract" content="The following table is arranged alphabetically by the first non-variable word that appears after the word ERROR: in the error message." />
<meta name="description" content="The following table is arranged alphabetically by the first non-variable word that appears after the word ERROR: in the error message." />
<meta name="DC.subject" content="V2LVS, errors and warnings" />
<meta name="keywords" content="V2LVS, errors and warnings" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id48b8f579-3585-4cbf-90fd-2288cfb9ffd0" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>V2LVS Errors and Warnings</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="V2LVS Errors and Warnings" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id48b8f579-3585-4cbf-90fd-2288cfb9ffd0">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">V2LVS
Errors and Warnings</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">The following
table is arranged alphabetically by the first non-variable word
that appears after the word ERROR: in the error message.</span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id48b8f579-3585-4cbf-90fd-2288cfb9ffd0__idcdafde1c-d1ad-4c80-8a3e-80de6baf8f74">
<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id48b8f579-3585-4cbf-90fd-2288cfb9ffd0__id01744a09-e725-499b-acf5-460691a0effb" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>V2LVS Errors </span></caption><colgroup><col style="width:3.250in" /><col style="width:3.250in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d7892e185"><p class="p">Error message</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d7892e188"><p class="p">Resolution</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Argument for the -a switch
was missing.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify the array delimiter
character with the ‑a option.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Argument for the -c switch
was missing.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify the substitution
characters for escaped identifier characters disallowed in SPICE. These
follow the -c option.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Argument for the -l switch
is missing.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify the path to the
Verilog library file with the -l option.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Argument for the -lsp
switch is missing.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify a filename with
the -lsp option.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Argument for the -lsr
switch is missing.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify a filename with
the -lsr option.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Argument for the -u switch
was missing.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify a prefix for
unnamed pin connections with the -u option.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Argument for the -v switch
is missing.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify the Verilog netlist
filename with the -v option.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">attribute_instance not
allowed in Verilog-95</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Attribute instances are
new features in Verilog-2001.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Bounds of part-select
into: &lt;port name&gt; are reversed.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">The declared range direction
does not match with the selection range direction. Example:</p>
<pre class="pre codeblock leveled"><code>module A(in[3:0]);  
input [0:3] in;  
endmodule </code></pre></td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Can initialize only output
port.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Input or inout type ports
cannot be initialized in ANSI port declarations.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Cannot create the MASK
SVDB DIRECTORY \&lt;template_directory&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Mask SVDB directory specified
with -t option is not writable.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">End of source encountered
before closing all `endif directives.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Ensure all `ifdefs are
balanced with `endifs.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Error: Can only specify
1, 2 or 4 character string with -c.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Three characters are
specified with -c switch. There must be one, two, or four.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Error: Invalid ANSI port
in <span class="ph filepath">filename</span> &lt;line number&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Message is preceded by
the reason.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Error: Invalid input/output/input
port declaration in &lt;filename&gt; &lt;line number&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Message is preceded by
the reason.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Error processing include
statement at &lt;filename&gt;:&lt;line_number&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Ensure the included file
is present.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Failed to open include
file &lt;filename&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Ensure the included file
specified with the -s option can be opened.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">File name with the -o
switch was missing.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify the pathname
of the desired output netlist with the -o option.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">File name with the -t
switch was missing.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify an existing SVDB
directory with the -t option.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Identifier is too long.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Shorten identifier to
one within the supported V2LVS limit (2048).</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Identifiers in port expression
must all be the same mode: &lt;identifier&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specifying a port expression
like the following module A causes this error:</p>
<pre class="pre codeblock leveled"><code>module( .A({p1,p2}) ); 
input p1; 
output p2; </code></pre><p class="p">p1 and p2 must have the same mode (input or output).</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">&lt;name&gt; instantiates
named port &lt;port&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Ensure that &lt;port&gt;
is in the declaration for the module being called.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">&lt;name&gt; instantiates
new port &lt;port&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Ensure that &lt;port&gt;
is in the declaration for the module being called.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Integer expression required
in port or bit select: &lt;string&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Port select or bit select
expression must contain an integer value.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Input Verilog design
not specified. No output generated.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">An input Verilog design
must be specified in order for output to be generated.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Invalid Inout Declaration
in &lt;filename&gt; : &lt;line_number&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Fix Inout declaration
to conform to Verilog standard.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Invalid Input Declaration
in &lt;filename&gt; : &lt;line_number&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Fix Input declaration
to conform to Verilog standard.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Invalid Net Declaration
in &lt;filename&gt; : &lt;line_number&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Fix declaration to conform
to Verilog standard.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Invalid or unsupported
Parameter Declaration in &lt;filename&gt; : &lt;line_number&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Fix declaration to conform
to Verilog standard.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Invalid Output Declaration
in &lt;filename&gt; : &lt;line_number&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Fix declaration to conform
to Verilog standard.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Invalid Port References
in &lt;filename&gt; : &lt;line_number&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Fix declaration to conform
to Verilog standard.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Line continuation character
at end of file.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">A line continuation character
inside a macro definition occurs at the end of a file. Fix the macro
definition.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">-lsr requires consistent
use of array delimiters for pin indices: &lt;port_name&gt; at &lt;filename&gt;
: &lt;line_number&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">SPICE file contains pin
definitions that V2LVS cannot convert into a port range. Use a Verilog
library, or fix SPICE pin definitions.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">-lsr requires numeric
use of bit-select values: &lt;port_name&gt; at &lt;filename&gt; : &lt;line_number&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">SPICE file contains pin
definitions that V2LVS cannot convert into a port range. Use a Verilog
library, or fix SPICE pin definitions.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Module instantiation
&lt;instance&gt; has too many pins &lt;pin_list&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Correct the pins in the
instance.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Multiple -s0 switches
supplied—only one is allowed.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify one -s0 option.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Multiple -s1 switches
supplied—only one is allowed.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify one -s1 option.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Multiple declarations
of net: &lt;net&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify only one declaration
of the net.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Multiple declarations
of port: &lt;port&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify only one declaration
of the port.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Multiple references to
the same named port: &lt;port name&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify only one reference
to the port.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">No module declaration
for module &lt;module&gt; first encountered in module &lt;module&gt;.</p>
<p class="p">(-i switch requires Verilog declarations for
all modules.)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify a module declaration
in the Verilog module or do not use the -i switch.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Only one -o switch is
allowed.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify one -o option.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Parameter &lt;parameter&gt;
redefined in module &lt;module&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Remove one of the parameter
definitions.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Part-select into: &lt;port
name&gt; is out of bounds.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">The declared size of
a port is less than selection size. Example: </p>
<pre class="pre codeblock leveled"><code>module A(in[3:0]);  
input [2:0] in;  
endmodule </code></pre></td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Port Declaration not
present in module port declaration: &lt;string&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify a port declaration
in the Verilog module.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Range Values for port
declaration and net declaration must be the same: &lt;value&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Make the range values
consistent between the port and net.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Reference to undefined
variable &lt;variable&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Fix the variable reference.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Substitution for the
spice character “&lt;char&gt;” is not allowed. Allowed characters are
“$” “,” “=” and “\”.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">The -c option only allows
replacement of the four characters shown in the error message.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Spice Parse error: &lt;filename&gt;
: &lt;line_number&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Fix SPICE syntax in file.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Structural Reference
to unsupported expression &lt;expression&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">V2LVS does not support
conversion of the encountered expression.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">-t pathname too long.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Use a shorter pathname
for the output file.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Trouble writing to template
file.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">The SVDB file specified
with -t option has incorrect permissions or format. Fix the SVDB file.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Unexpected end of file
\n.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Complete the file with
valid Verilog syntax.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Unknown switch or invalid
argument &lt;argument&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify a valid argument.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Unsupported expression
in port connection &lt;expression&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Remove the unsupported
expression.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Unsupported expression
in port range declaration &lt;expression&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Remove the unsupported
expression.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Unterminated comment
block starting at &lt;string&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Properly terminate the
comment block.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">User Defined Primitive
&lt;primitive&gt; not translated </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">UDPs are not translated
by V2LVS. Remove the UDP.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Warning level following
the -w switch was missing.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify a warning level
with the -w option.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Warning level following
the -w switch was incorrect.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Specify a warning level
from integers 0 through 4.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e185 "><p class="p">Warnings being treated
as errors.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e188 "><p class="p">Resolve all warnings
or remove -werror switch.</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p"><a class="xref fm:Table" href="#id48b8f579-3585-4cbf-90fd-2288cfb9ffd0__ida9a9a5cd-8684-4e8b-be37-043c16b4caa4">Table 2</a> shows V2LVS warnings. The arrangement
is alphabetical, arranged by the first non-variable word that appears
after the word WARNING: in the warning message.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id48b8f579-3585-4cbf-90fd-2288cfb9ffd0__ida9a9a5cd-8684-4e8b-be37-043c16b4caa4" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 2. </span>V2LVS Warnings </span></caption><colgroup><col style="width:3.250in" /><col style="width:3.250in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d7892e650"><p class="p">Warning message</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d7892e653"><p class="p">Description</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">ANSI port declaration
not allowed in Verilog-95.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">ANSI port declarations
is Verilog-2001 feature. The filename and line number are reported.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Behavioral Construct
in &lt;filename&gt; : &lt;line_number&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Only purely structural
modules are translated. (warning level 1)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Behavioral Construct
near &lt;token&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Behavioral Constructs
needs to be calculated on runtime. As V2LVS is a static translator,
it does not support any behavioral construct.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">&lt;module&gt; / &lt;instance&gt;
calls array of unknown dimension &lt;port&gt; in undeclared module &lt;called_module&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Provide port information
for called module using Verilog library (-l) or SPICE library (-lsp or
-lsr). (warning level 1)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">&lt;module&gt; / &lt;instance&gt;
calls port &lt;port&gt; in undeclared module &lt;called_module&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Provide port information
for called module using Verilog library (-l) or SPICE library (-lsp or
-lsr). (warning level 1)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Duplicate instance name
&lt;name1&gt; found in module &lt;module name&gt; while doing case-insensitive
lookup.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Verilog is case sensitive
whereas SPICE is not. V2LVS warns when it catches instance names that
differ only in their case.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Duplicate port/net name
&lt;name1&gt; found in module &lt;module name&gt; while doing case-insensitive
lookup.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Verilog is case sensitive
where as SPICE is not. V2LVS warns when it catches port or net names
which differ only in their case.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Encountered non-sequential
numeric use of bit-select values: &lt;port&gt; at &lt;filename&gt;:&lt;line&gt;.</p>
<p class="p">Port range values may not be consistent.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Provide SPICE file for
-lsr option that has consistently ordered port bit select values.
For example: A[0] A[1] A[2], not A[1], A[0] A[2]. (warning level
1)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Identifier &lt;\identifier&gt;
renamed to &lt;identifier&gt; (use -b to avoid stripping ‘\’).</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">By default, V2LVS strips
the ‘\’ character from escaped identifiers. -b avoids this. (warning level
3)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">&lt;specify parameter
declaration with range&gt; ignored.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">V2LVS ignores constructs
not necessary for conversion to SPICE.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">&lt;string&gt; in &lt;filename&gt;
: &lt;line_number&gt; ignored.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">&lt;line_number&gt; contains
a Verilog construct that is not supported in a purely structural context.
(warning level 4)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">&lt;token&gt; ignored.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">The &lt;token&gt; is something
that V2LVS ignores. Correct or remove the &lt;object&gt; as necessary.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Ignoring unsupported
variable identifier in variable list at &lt;string&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Variable is a selected
name (A.B.C) not supported by V2LVS. (warning level 1)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Ignoring unsupported
variable identifier in variable port list.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">V2LVS ignores the initialization
values with ANSI output ports.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">&lt;module&gt; / &lt;instance&gt;
instantiates new port &lt;port&gt; in undeclared module &lt;called_module&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Provide port information
for called module using Verilog library (-l) or SPICE library (‑lsp or
-lsr). (warning level 2)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Instantiating call to
gate level primitive: &lt;primitive&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Verilog calls a gate
level primitive. (warning level 2)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">local parameter with
range ignored.</p>
<p class="p">parameter with range ignored.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">V2LVS does not support
parameters or local parameters with ranges. The range is ignored.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Macros with arguments
not supported by V2LVS: &lt;macro&gt; at &lt;filename&gt; : &lt;line_number&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">V2LVS does not support
`define macros with arguments. (warning level 1)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Module instantiation
&lt;string&gt; / &lt;string&gt; has pin mismatches with module &lt;string&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Port ranges on the call
site do not match ranges on the port of the called module. (warning level
3).</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Multiple declarations
of module &lt;name&gt; in &lt;filename&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Module is declared multiple
times. (warning level 1)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">No module declaration
for module &lt;name&gt; first encountered in module &lt;name&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">A call was made to an
undeclared module. (warning level 2).</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">output_net_type not allowed
in Verilog-95.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Output port net type
(wire, tri, tri1, etc.) specification is Verilog-2001 feature. The filename
and line number are reported.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">output reg not allowed
in Verilog-95.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Declaring output port
as a reg is new feature in Verilog-2001. The filename and line number are
reported.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">output_variable_type
not allowed in Verilog-95.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Declaring output port
as a integer or time is new feature in Verilog-2001. The filename
and line number are reported.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Port &lt;port_name&gt; is
mentioned in the non-contiguous order in the spice subckt &lt;subckt_name&gt;
in the file &lt;spice_file&gt;. Treating non-contiguous references
as separate ports.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">A SPICE subcircuit has
a non-contiguous port order, such as the following code:</p>
<pre class="pre codeblock leveled"><code>.subckt TOP A[3] A[1] X A[2] A[0]</code></pre><p class="p">Here it can be seen that port A is mentioned
in a non-contiguous order. If this SPICE file is parsed in range
mode then V2LVS treats non-contiguous ports as different ports.
As a result two different ports are written: A[3:1] and A[2:0].</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Positional call to undeclared
module &lt;module&gt; pin order will match Verilog call.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">A call was made to an
undeclared module using a positional instance call. (warning level 1)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">range is not allowed
for specify parameter declaration in Verilog-95.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Range specification after
the specparam keyword is used in Verilog-2001.The filename and line
number are reported.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Redefinition of defined
value: &lt;value&gt; at &lt;filename&gt; : &lt;line_number&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">A `define macro was redefined.
(warning level 1)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">The -s switch is missing
the file name for the SPICE Include file.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">An argument is missing.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">The -s0 switch is missing
the name for SUPPLY0.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">An argument is missing.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">The -s1 switch is missing
the name for SUPPLY1.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">An argument is missing.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Unsupported compiler
directive &lt;directive&gt; ignored.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Compiler directive is
not supported by V2LVS and is being ignored. (warning level 3).</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Unknown compiler directive
or undefined macro &lt;string&gt; ignored.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Compiler directive or
macro is not supported by V2LVS and is being ignored. (warning level
3).</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">V2LVS does not support
instance ranges &lt;string&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Unsupported Verilog syntax.
(warning level 1)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Verilog-95 syntax error:
@* </p>
<p class="p">Verilog-95 syntax error: @(*)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Event control using @*
or @(*) is used in Verilog-2001. The filename and line number are
reported.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Verilog-95 syntax error:
‘=’.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Initializing variables
during declaration is used in Verilog-2001. The filename and line
number are reported.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Verilog-95 syntax error:
automatic.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">“automatic” is used in
Verilog-2001. The filename and line number are reported.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Verilog-95 syntax error:
multi-dimensions.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Multi-dimensional variables
are used in Verilog-2001. The filename and line number are reported.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Verilog-95 syntax error:
net_type.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">Input and inout ports
can have net type (wire, tri, etc.) in Verilog-2001. The filename
and line number are reported.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Verilog-95 syntax error:
signed</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">“signed” is used in Verilog-2001.
The filename and line number are reported.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">Verilog-95 syntax error:
unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">“unsigned” is used in
Verilog-2001. The filename and line number are reported.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e650 "><p class="p">*.CALIBRE v2lvs warning:
in &lt;verilog_file&gt; line &lt;N&gt;, Verilog assignment &lt;instance_pin&gt; is
missing the port &lt;net&gt; in the subcircuit &lt;name&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e653 "><p class="p">This is a netlist warning
that appears when there is a missing port connection in the Verilog
netlist that references a SPICE library subcircuit.</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section Subsection" id="id48b8f579-3585-4cbf-90fd-2288cfb9ffd0__id99e2c290-ea9e-4b56-840b-9277c153f53a"><h2 class="title Subheading sectiontitle">V2LVS Tcl
Shell Messages</h2><p class="p">This section contains runtime messages issued
by the V2LVS Tcl shell commands.</p>
<p class="p">The general form of a syntax error message
is this:</p>
<p class="p BlockIndent">wrong # args: should be <span class="keyword ParameterName OptionalReplaceable">command_name options</span></p>
<p class="p">This error is issued when an incorrect number
of arguments is used.</p>
<p class="p">The following are general error and warning
messages for the Tcl shell.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id48b8f579-3585-4cbf-90fd-2288cfb9ffd0__ida942d1fd-c6be-417b-a17b-09201dca4d4e" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 3. </span>V2LVS Tcl Shell Errors and Warnings</span></caption><colgroup><col style="width:3.087in" /><col style="width:3.087in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d7892e988"><p class="p">Message</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d7892e991"><p class="p">Description</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" colspan="2" style="vertical-align:top;" headers="d7892e988 d7892e991 "><p class="p">Error messages</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e988 "><p class="p">ERROR: Output spice already
generated. Cannot generate output more than once.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e991 "><p class="p">The <a class="xref fm:HeadingOnly" href="Command_V2lvswriteOutput_id9fb31825.html#id9fb31825-aa26-4092-9575-68231a218d93__Command_V2lvswriteOutput_id9fb31825.xml#id9fb31825-aa26-4092-9575-68231a218d93" title="Specifies to output a translated SPICE netlist of the input Verilog design. Optionally specifies the name of a consolidated SPICE library file.">v2lvs::write_output</a> command can only be used once
in a command sequence.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e988 "><p class="p">ERROR: Substitution for
the spice character “&lt;character&gt;” is not allowed. Allowed characters
are '$' ',' '=' and '/'.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e991 "><p class="p">The specified character
in a <a class="xref fm:HeadingOnly" href="Command_V2lvssubstituteChars_idd247c7d2.html#idd247c7d2-7f6c-42f9-bc56-6a7b1df445eb__Command_V2lvssubstituteChars_idd247c7d2.xml#idd247c7d2-7f6c-42f9-bc56-6a7b1df445eb" title="Specifies character substitutions.">v2lvs::substitute_chars</a> command is not allowed.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" colspan="2" style="vertical-align:top;" headers="d7892e988 d7892e991 "><p class="p">Warning
messages</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e988 "><p class="p">WARNING: Configuration
file already set to &lt;file_name&gt;. Resetting it to &lt;file_name&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e991 "><p class="p">The <a class="xref fm:HeadingOnly" href="Command_V2lvssetConfigFile_id23aafb2e.html#id23aafb2e-7a7d-4fce-be67-f5630ea24740__Command_V2lvssetConfigFile_id23aafb2e.xml#id23aafb2e-7a7d-4fce-be67-f5630ea24740" title="Specifies a configuration file that allows scoping of lower-level SPICE blocks incorporated into the top-level Verilog design.">v2lvs::set_config_file</a> command has been called more than
once. The latest invocation is used.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e988 "><p class="p">WARNING: First array
delimiter already set to “&lt;character&gt;”. Resetting it to new value “&lt;character&gt;”.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e991 "><p class="p">The -a option is specified
on the command line and the <a class="xref fm:HeadingOnly" href="Command_V2lvssetArrayDelimiter_id3a0a6fda.html#id3a0a6fda-50f4-4714-928e-93aceeab0b58__Command_V2lvssetArrayDelimiter_id3a0a6fda.xml#id3a0a6fda-50f4-4714-928e-93aceeab0b58" title="Specifies array delimiters.">v2lvs::set_array_delimiter</a> command is used. The first delimiter
is renamed.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e988 "><p class="p">WARNING: For the cell
&lt;cell_name&gt; override assign cell already set to &lt;old_subckt_name&gt;.
Resetting it to &lt;new_subckt_name&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e991 "><p class="p">If two <a class="xref fm:HeadingOnly" href="Command_V2lvsoverrideAssign_id964d9f5e.html#id964d9f5e-686e-4640-a7aa-1125cc9eafd7__Command_V2lvsoverrideAssign_id964d9f5e.xml#id964d9f5e-686e-4640-a7aa-1125cc9eafd7" title="Overrides an assign statement in a Verilog module with a specified SPICE subcircuit.">v2lvs::override_assign</a> commands specify the same -module
cell name, the second command is used for the module name replacement.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e988 "><p class="p">WARNING: Module &lt;module_name&gt;
not found. Ignoring v2lvs::add_formal_port command.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e991 "><p class="p">If <a class="xref fm:HeadingOnly" href="Command_V2lvsaddFormalPort_id0d571c36.html#id0d571c36-fca2-46eb-9c54-e053384563a8__Command_V2lvsaddFormalPort_id0d571c36.xml#id0d571c36-fca2-46eb-9c54-e053384563a8" title="Specifies to add a formal port/pin.">v2lvs::add_formal_port</a> is used and a module specified
by -under is undefined the command is ignored.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e988 "><p class="p">WARNING: Output file
already set to &lt;file_name&gt;. Resetting it to &lt;file_name&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e991 "><p class="p">The -o option is specified
on the command line and the <a class="xref fm:HeadingOnly" href="Command_V2lvswriteOutput_id9fb31825.html#id9fb31825-aa26-4092-9575-68231a218d93__Command_V2lvswriteOutput_id9fb31825.xml#id9fb31825-aa26-4092-9575-68231a218d93" title="Specifies to output a translated SPICE netlist of the input Verilog design. Optionally specifies the name of a consolidated SPICE library file.">v2lvs::write_output</a> command is used. The output file
is renamed.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e988 "><p class="p">WARNING: Override assign
module &lt;module_name&gt; should have two ports. Writing .CONNECT
statement.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e991 "><p class="p">The SPICE definition
for the circuit defined with the ‑spice_subckt parameter must have two
ports only. If not, V2LVS does not override the assign operation.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e988 "><p class="p">WARNING: PEX template
already set to &lt;template_name&gt;. Resetting it to &lt;template_name&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e991 "><p class="p">The -t option is specified
on the command line and the <a class="xref fm:HeadingOnly" href="Command_V2lvscreatePexTemplate_id2f7484ba.html#id2f7484ba-7393-44c9-a3cd-cb9aa9554aeb__Command_V2lvscreatePexTemplate_id2f7484ba.xml#id2f7484ba-7393-44c9-a3cd-cb9aa9554aeb" title="Writes a Calibre xRC source template file.">v2lvs::create_pex_template</a> command is used. The template
file is renamed.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e988 "><p class="p">WARNING: Primitive prefix
already set to &lt;prefix_name&gt;. Resetting it to &lt;prefix_name&gt;.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e991 "><p class="p">The -p option is specified
on the command line and the <a class="xref fm:HeadingOnly" href="Command_V2lvssetPrefix_id44a3f587.html#id44a3f587-1381-441b-90ec-5b52516305f7__Command_V2lvssetPrefix_id44a3f587.xml#id44a3f587-1381-441b-90ec-5b52516305f7" title="Specifies that gate-level primitives receive a prefix.">v2lvs::set_prefix</a> command is used. The prefix is
renamed.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e988 "><p class="p">WARNING: Second array
delimiter already set to “&lt;character&gt;”. Resetting it to new value
“&lt;character&gt;”.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e991 "><p class="p">The -a option is specified
on the command line with a second delimiter and the <a class="xref fm:HeadingOnly" href="Command_V2lvssetArrayDelimiter_id3a0a6fda.html#id3a0a6fda-50f4-4714-928e-93aceeab0b58__Command_V2lvssetArrayDelimiter_id3a0a6fda.xml#id3a0a6fda-50f4-4714-928e-93aceeab0b58" title="Specifies array delimiters.">v2lvs::set_array_delimiter</a> command is used with a second
delimiter. The second delimiter is renamed.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e988 "><p class="p">WARNING: Spice definition
for the override assign cell &lt;cell_name&gt; not found. Writing .CONNECT
statement.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e991 "><p class="p">A SPICE definition for
the circuit defined with -spice_subckt parameter was not found. In
this case, V2LVS does not override the assignment operation.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e988 "><p class="p">WARNING: Substitution
for character “&lt;character&gt;” already set to “&lt;string&gt;”. Resetting
it to new value “&lt;string&gt;”.</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e991 "><p class="p">The -c option is specified
on the command line and the <a class="xref fm:HeadingOnly" href="Command_V2lvssubstituteChars_idd247c7d2.html#idd247c7d2-7f6c-42f9-bc56-6a7b1df445eb__Command_V2lvssubstituteChars_idd247c7d2.xml#idd247c7d2-7f6c-42f9-bc56-6a7b1df445eb" title="Specifies character substitutions.">v2lvs::substitute_chars</a> command is used. The prefix is
renamed.</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">The following are debugging messages associated
with the <a class="xref fm:HeadingOnly" href="Command_V2lvssetVerboseLevel_idf0dd2bb4.html#idf0dd2bb4-45e7-464a-aaaf-a8adebee08c3__Command_V2lvssetVerboseLevel_idf0dd2bb4.xml#idf0dd2bb4-45e7-464a-aaaf-a8adebee08c3" title="Specifies the verbosity of debug messages issued by the tool.">v2lvs::set_verbose_level</a> command. The level corresponds
to the verbosity of the debug messages. A given level value causes
all messages that correspond to that value, and all values less
than it, to be issued.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id48b8f579-3585-4cbf-90fd-2288cfb9ffd0__id2cf44290-3878-4f30-89fb-af722c772670" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 4. </span>v2lvs::set_verbose Debugging Messages</span></caption><colgroup><col style="width:0.800in" /><col style="width:5.050in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d7892e1189"><p class="p">Level</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d7892e1192"><p class="p">Message</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1189 "><p class="p">1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1192 "><p class="p">ADDPINET_DEBUG_MSG: For
the instance “&lt;instance_name&gt;” in the module “&lt;module_name&gt;”,
net “&lt;net_name&gt;” is connected to the added formal port “port_name”.
This port is added through <a class="xref fm:HeadingOnly" href="Command_V2lvsaddFormalPort_id0d571c36.html#id0d571c36-fca2-46eb-9c54-e053384563a8__Command_V2lvsaddFormalPort_id0d571c36.xml#id0d571c36-fca2-46eb-9c54-e053384563a8" title="Specifies to add a formal port/pin.">v2lvs::add_formal_port</a> rule.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1189 "><p class="p">1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1192 "><p class="p">ADDPINET_DEBUG_MSG: For
the instance “&lt;instance_name&gt;” in the module “&lt;module_name&gt;”,
Net “&lt;net_name&gt;” is connected to the formal port “&lt;port_name&gt;”
due to <a class="xref fm:HeadingOnly" href="Command_V2lvsaddActualPort_id58bbd3e6.html#id58bbd3e6-58f6-4910-915b-1db4c8af0097__Command_V2lvsaddActualPort_id58bbd3e6.xml#id58bbd3e6-58f6-4910-915b-1db4c8af0097" title="Specifies to add an actual port/pin.">v2lvs::add_actual_port</a> rule.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1189 "><p class="p">1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1192 "><p class="p">ADDPINET_DEBUG_MSG: Formal
port “&lt;port_name&gt;” could not be added to module “&lt;module_name&gt;”
as it is already present.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1189 "><p class="p">1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1192 "><p class="p">ADDPINET_DEBUG_MSG: Net
“&lt;net_name&gt;” found in the module “&lt;module_name&gt;” down the
hierarchy. Formal port “&lt;port_name&gt;” added to the module “&lt;module_name&gt;”
due to <a class="xref fm:HeadingOnly" href="Command_V2lvsaddFormalPort_id0d571c36.html#id0d571c36-fca2-46eb-9c54-e053384563a8__Command_V2lvsaddFormalPort_id0d571c36.xml#id0d571c36-fca2-46eb-9c54-e053384563a8" title="Specifies to add a formal port/pin.">v2lvs::add_formal_port</a> rule.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1189 "><p class="p">1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1192 "><p class="p">ADDPINET_DEBUG_MSG: Net
“&lt;net_name&gt;” found in the module “&lt;module_name&gt;”. Formal port
“&lt;port_name&gt;” added to the module “&lt;module_name&gt;” due to <a class="xref fm:HeadingOnly" href="Command_V2lvsaddFormalPort_id0d571c36.html#id0d571c36-fca2-46eb-9c54-e053384563a8__Command_V2lvsaddFormalPort_id0d571c36.xml#id0d571c36-fca2-46eb-9c54-e053384563a8" title="Specifies to add a formal port/pin.">v2lvs::add_formal_port</a> rule.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1189 "><p class="p">1</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1192 "><p class="p">ADDPINET_DEBUG_MSG: Port
“&lt;port_name&gt;” not found in the module “&lt;module_name&gt;”. For
the instance “&lt;instance_name&gt;” in the module “&lt;module_name&gt;” <a class="xref fm:HeadingOnly" href="Command_V2lvsaddActualPort_id58bbd3e6.html#id58bbd3e6-58f6-4910-915b-1db4c8af0097__Command_V2lvsaddActualPort_id58bbd3e6.xml#id58bbd3e6-58f6-4910-915b-1db4c8af0097" title="Specifies to add an actual port/pin.">v2lvs::add_actual_port</a> rule could not be applied.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1189 "><p class="p">2</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1192 "><p class="p">ADDPINET_DEBUG_MSG: Net
“&lt;net_name&gt;” specified in the ‑connect_formal_actual switch,
not found in the module “&lt;module_name&gt;”.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1189 "><p class="p">3</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d7892e1192 "><p class="p">ADDPINET_DEBUG_MSG: For
the instance “&lt;instance_name&gt;” in the module “&lt;module_name&gt;”,
no <a class="xref fm:HeadingOnly" href="Command_V2lvsaddActualPort_id58bbd3e6.html#id58bbd3e6-58f6-4910-915b-1db4c8af0097__Command_V2lvsaddActualPort_id58bbd3e6.xml#id58bbd3e6-58f6-4910-915b-1db4c8af0097" title="Specifies to add an actual port/pin.">v2lvs::add_actual_port</a> rule is applied to formal_port
“&lt;port_name&gt;” of the module “&lt;module&gt;”.</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_V2lvs_idf9540624.html" title="The V2LVS (Verilog-to-LVS) tool translates a Verilog structural netlist into a SPICE netlist suitable for Calibre nmLVS/Calibre nmLVS-H and Calibre PERC.">V2LVS</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "V2LVS Errors and Warnings"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_V2lvsErrorsWarnings_id48b8f579.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>