
---------- Begin Simulation Statistics ----------
simSeconds                                   3.891158                       # Number of seconds simulated (Second)
simTicks                                 3891157637000                       # Number of ticks simulated (Tick)
finalTick                                3891157637000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    426.44                       # Real time elapsed on the host (Second)
hostTickRate                               9124816379                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     707496                       # Number of bytes of host memory used (Byte)
simInsts                                    677174672                       # Number of instructions simulated (Count)
simOps                                      677174672                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1587983                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1587983                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       3891157637                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data      244197433                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         244197433                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     244197433                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        244197433                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1884464                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1884464                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1884464                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1884464                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 205203956000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 205203956000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 205203956000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 205203956000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    246081897                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     246081897                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    246081897                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    246081897                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.007658                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.007658                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.007658                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.007658                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 108892.478710                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 108892.478710                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 108892.478710                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 108892.478710                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       894238                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            894238                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1884464                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1884464                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1884464                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1884464                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 197666100000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 197666100000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 197666100000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 197666100000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.007658                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.007658                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.007658                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007658                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 104892.478710                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 104892.478710                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 104892.478710                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 104892.478710                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1817293                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    185992907                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       185992907                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1058635                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1058635                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 106796789000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 106796789000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    187051542                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    187051542                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.005660                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.005660                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 100881.596584                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 100881.596584                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1058635                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1058635                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 102562249000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 102562249000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.005660                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.005660                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 96881.596584                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 96881.596584                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     58204526                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       58204526                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       825829                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       825829                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  98407167000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  98407167000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     59030355                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     59030355                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.013990                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.013990                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 119161.675117                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 119161.675117                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       825829                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       825829                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  95103851000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  95103851000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.013990                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.013990                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 115161.675117                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 115161.675117                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            31.999923                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            246081897                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1817325                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             135.408855                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              502000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    31.999923                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1970472501                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1970472501                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts    677174672                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps     677174672                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses    675169129                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses           18                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      3000342                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts     32986814                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts    675169129                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts           18                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads    987145961                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites    647144358                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads           18                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs    246082895                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts    187051542                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts     59031353                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 3891157636.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches     35993611                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu    431092784     63.66%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead    187051542     27.62%     91.28% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite     59031335      8.72%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite           18      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total    677175679                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst      677172601                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         677172601                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     677172601                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        677172601                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3078                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3078                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3078                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3078                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    473545000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    473545000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    473545000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    473545000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    677175679                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     677175679                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    677175679                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    677175679                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 153848.278103                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 153848.278103                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 153848.278103                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 153848.278103                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         3078                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3078                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3078                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3078                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    461233000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    461233000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    461233000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    461233000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 149848.278103                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 149848.278103                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 149848.278103                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 149848.278103                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   3062                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    677172601                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       677172601                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3078                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3078                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    473545000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    473545000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    677175679                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    677175679                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 153848.278103                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 153848.278103                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3078                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3078                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    461233000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    461233000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 149848.278103                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 149848.278103                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            15.999979                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            677175679                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3078                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           220005.093892                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              243000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    15.999979                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         5417408510                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        5417408510                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              1061713                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        2282119                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            1258739                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq              67139                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp             67139                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              758690                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             758690                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         1061713                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         9218                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      5586221                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  5595439                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       196992                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    173540032                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 173737024                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           1720503                       # Total snoops (Count)
system.l2bus.snoopTraffic                    88824384                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             3608045                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.003568                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.059623                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   3595173     99.64%     99.64% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     12872      0.36%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               3608045                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           5496373000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             9234000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          5519114000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         3707897                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      1887494                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             12870                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        12870                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               147                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             74625                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                74772                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              147                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            74625                       # number of overall hits (Count)
system.l2cache.overallHits::total               74772                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            2931                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         1742700                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            1745631                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           2931                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        1742700                       # number of overall misses (Count)
system.l2cache.overallMisses::total           1745631                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    443344000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 184672459000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  185115803000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    443344000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 184672459000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 185115803000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          3078                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       1817325                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          1820403                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         3078                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      1817325                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         1820403                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.952242                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.958937                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.958926                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.952242                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.958937                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.958926                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 151260.320710                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 105969.162220                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 106045.208294                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 151260.320710                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 105969.162220                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 106045.208294                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         1387480                       # number of writebacks (Count)
system.l2cache.writebacks::total              1387480                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         2931                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      1742700                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        1745631                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         2931                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      1742700                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       1745631                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    396448000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 156789259000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 157185707000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    396448000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 156789259000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 157185707000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.952242                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.958937                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.958926                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.952242                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.958937                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.958926                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 135260.320710                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 89969.162220                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 90045.208294                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 135260.320710                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 89969.162220                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 90045.208294                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   1716320                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         3031                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         3031                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          5709                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             5709                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       752981                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         752981                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  88574965000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  88574965000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       758690                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       758690                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.992475                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.992475                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 117632.403739                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 117632.403739                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       752981                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       752981                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  76527269000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  76527269000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.992475                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.992475                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 101632.403739                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 101632.403739                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          147                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        68916                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        69063                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         2931                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       989719                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       992650                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    443344000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  96097494000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  96540838000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         3078                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data      1058635                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      1061713                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.952242                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.934901                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.934951                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 151260.320710                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 97095.735254                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 97255.667154                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         2931                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       989719                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       992650                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    396448000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  80261990000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  80658438000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.952242                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.934901                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.934951                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 135260.320710                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 81095.735254                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 81255.667154                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data        46024                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total           46024                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu.data        21115                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total         21115                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.missLatency::cpu.data   1520280000                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.missLatency::total   1520280000                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.accesses::cpu.data        67139                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total        67139                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data     0.314497                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.314497                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMissLatency::cpu.data        72000                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMissLatency::total        72000                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.mshrMisses::cpu.data        21115                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total        21115                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data   1182440000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total   1182440000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.314497                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.314497                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data        56000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total        56000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       894238                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       894238                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       894238                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       894238                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse              255.997394                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 3704864                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               1716576                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.158287                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 226000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.450334                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.396148                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   255.150912                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.001759                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.001547                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.996683                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              37                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             107                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             112                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              31379736                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             31379736                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp               992650                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty        2184175                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict             327619                       # Transaction distribution (Count)
system.l3bus.transDist::UpgradeReq              55992                       # Transaction distribution (Count)
system.l3bus.transDist::UpgradeResp             55992                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq              718104                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp             718104                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq          992650                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port      5244091                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port    198286976                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                            801195                       # Total snoops (Count)
system.l3bus.snoopTraffic                    50988480                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples             2567941                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.001629                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.040327                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                   2563758     99.84%     99.84% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                      4183      0.16%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total               2567941                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy           6252305000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy          5188254000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests         3477345                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests      1766591                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops              4183                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops         4183                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.inst                16                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data            910069                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total               910085                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst               16                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data           910069                       # number of overall hits (Count)
system.l3cache.overallHits::total              910085                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            2915                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data          797754                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total             800669                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           2915                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data         797754                       # number of overall misses (Count)
system.l3cache.overallMisses::total            800669                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    343082000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data  89512711000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total   89855793000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    343082000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data  89512711000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total  89855793000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst          2931                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data       1707823                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total          1710754                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst         2931                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data      1707823                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total         1710754                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.994541                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.467117                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.468021                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.994541                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.467117                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.468021                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 117695.368782                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 112205.906833                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 112225.892348                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 117695.368782                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 112205.906833                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 112225.892348                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks          796695                       # number of writebacks (Count)
system.l3cache.writebacks::total               796695                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         2915                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data       797754                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total         800669                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         2915                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data       797754                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total        800669                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    235227000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data  59995813000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  60231040000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    235227000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data  59995813000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total  60231040000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.994541                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.467117                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.468021                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.994541                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.467117                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.468021                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 80695.368782                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 75205.906833                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 75225.892348                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 80695.368782                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 75205.906833                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 75225.892348                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                    801175                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks         2631                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total         2631                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.ReadExReq.hits::cpu.data        296509                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total           296509                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data       421595                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total         421595                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data  50380943000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total  50380943000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data       718104                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total       718104                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.587095                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.587095                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 119500.807647                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 119500.807647                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data       421595                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total       421595                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data  34781928000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total  34781928000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.587095                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.587095                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 82500.807647                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 82500.807647                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst           16                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data       613560                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total       613576                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         2915                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data       376159                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total       379074                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    343082000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data  39131768000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total  39474850000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst         2931                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data       989719                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total       992650                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.994541                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.380066                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.381881                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 117695.368782                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 104029.859714                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 104134.944628                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         2915                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data       376159                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total       379074                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    235227000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data  25213885000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  25449112000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.994541                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.380066                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.381881                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 80695.368782                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 67029.859714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 67134.944628                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.UpgradeReq.hits::cpu.data        55992                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.hits::total           55992                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.accesses::cpu.data        55992                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.UpgradeReq.accesses::total        55992                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.hits::writebacks      1387480                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total      1387480                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks      1387480                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total      1387480                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse             1023.634624                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                 3474714                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                802199                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  4.331486                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 188000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks     0.536900                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst     2.248127                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data  1020.849597                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.000524                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.002195                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.996923                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.999643                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              36                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1              49                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2              93                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3             636                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4             210                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses              28620959                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses             28620959                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4bus.transDist::ReadResp               379074                       # Transaction distribution (Count)
system.l4bus.transDist::WritebackDirty         796726                       # Transaction distribution (Count)
system.l4bus.transDist::CleanEvict               3577                       # Transaction distribution (Count)
system.l4bus.transDist::ReadExReq              421595                       # Transaction distribution (Count)
system.l4bus.transDist::ReadExResp             421595                       # Transaction distribution (Count)
system.l4bus.transDist::ReadSharedReq          379074                       # Transaction distribution (Count)
system.l4bus.pktCount_system.l3cache.mem_side_port::system.l4cache.cpu_side_port      2401382                       # Packet count per connected requestor and responder (Count)
system.l4bus.pktSize_system.l3cache.mem_side_port::system.l4cache.cpu_side_port    102231296                       # Cumulative packet size per connected requestor and responder (Byte)
system.l4bus.snoops                               259                       # Total snoops (Count)
system.l4bus.snoopTraffic                        1984                       # Total snoop traffic (Byte)
system.l4bus.snoopFanout::samples              800928                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::mean               0.000025                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::stdev              0.004997                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::0                    800908    100.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::1                        20      0.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::total                800928                       # Request fanout histogram (Count)
system.l4bus.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4bus.reqLayer0.occupancy           3194103000                       # Layer occupancy (ticks) (Tick)
system.l4bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l4bus.respLayer0.occupancy          2402007000                       # Layer occupancy (ticks) (Tick)
system.l4bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l4bus.snoop_filter.totRequests         1600713                       # Total number of requests made to the snoop filter. (Count)
system.l4bus.snoop_filter.hitSingleRequests       800044                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l4bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l4bus.snoop_filter.totSnoops                20                       # Total number of snoops made to the snoop filter. (Count)
system.l4bus.snoop_filter.hitSingleSnoops           20                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l4bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l4cache.demandHits::cpu.inst              2485                       # number of demand (read+write) hits (Count)
system.l4cache.demandHits::cpu.data            733790                       # number of demand (read+write) hits (Count)
system.l4cache.demandHits::total               736275                       # number of demand (read+write) hits (Count)
system.l4cache.overallHits::cpu.inst             2485                       # number of overall hits (Count)
system.l4cache.overallHits::cpu.data           733790                       # number of overall hits (Count)
system.l4cache.overallHits::total              736275                       # number of overall hits (Count)
system.l4cache.demandMisses::cpu.inst             430                       # number of demand (read+write) misses (Count)
system.l4cache.demandMisses::cpu.data           63964                       # number of demand (read+write) misses (Count)
system.l4cache.demandMisses::total              64394                       # number of demand (read+write) misses (Count)
system.l4cache.overallMisses::cpu.inst            430                       # number of overall misses (Count)
system.l4cache.overallMisses::cpu.data          63964                       # number of overall misses (Count)
system.l4cache.overallMisses::total             64394                       # number of overall misses (Count)
system.l4cache.demandMissLatency::cpu.inst     51962000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.demandMissLatency::cpu.data   8337287000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.demandMissLatency::total    8389249000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.overallMissLatency::cpu.inst     51962000                       # number of overall miss ticks (Tick)
system.l4cache.overallMissLatency::cpu.data   8337287000                       # number of overall miss ticks (Tick)
system.l4cache.overallMissLatency::total   8389249000                       # number of overall miss ticks (Tick)
system.l4cache.demandAccesses::cpu.inst          2915                       # number of demand (read+write) accesses (Count)
system.l4cache.demandAccesses::cpu.data        797754                       # number of demand (read+write) accesses (Count)
system.l4cache.demandAccesses::total           800669                       # number of demand (read+write) accesses (Count)
system.l4cache.overallAccesses::cpu.inst         2915                       # number of overall (read+write) accesses (Count)
system.l4cache.overallAccesses::cpu.data       797754                       # number of overall (read+write) accesses (Count)
system.l4cache.overallAccesses::total          800669                       # number of overall (read+write) accesses (Count)
system.l4cache.demandMissRate::cpu.inst      0.147513                       # miss rate for demand accesses (Ratio)
system.l4cache.demandMissRate::cpu.data      0.080180                       # miss rate for demand accesses (Ratio)
system.l4cache.demandMissRate::total         0.080425                       # miss rate for demand accesses (Ratio)
system.l4cache.overallMissRate::cpu.inst     0.147513                       # miss rate for overall accesses (Ratio)
system.l4cache.overallMissRate::cpu.data     0.080180                       # miss rate for overall accesses (Ratio)
system.l4cache.overallMissRate::total        0.080425                       # miss rate for overall accesses (Ratio)
system.l4cache.demandAvgMissLatency::cpu.inst 120841.860465                       # average overall miss latency in ticks ((Tick/Count))
system.l4cache.demandAvgMissLatency::cpu.data 130343.427553                       # average overall miss latency in ticks ((Tick/Count))
system.l4cache.demandAvgMissLatency::total 130279.979501                       # average overall miss latency in ticks ((Tick/Count))
system.l4cache.overallAvgMissLatency::cpu.inst 120841.860465                       # average overall miss latency ((Tick/Count))
system.l4cache.overallAvgMissLatency::cpu.data 130343.427553                       # average overall miss latency ((Tick/Count))
system.l4cache.overallAvgMissLatency::total 130279.979501                       # average overall miss latency ((Tick/Count))
system.l4cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l4cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l4cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l4cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l4cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l4cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l4cache.writebacks::writebacks              31                       # number of writebacks (Count)
system.l4cache.writebacks::total                   31                       # number of writebacks (Count)
system.l4cache.demandMshrMisses::cpu.inst          430                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.demandMshrMisses::cpu.data        63964                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.demandMshrMisses::total          64394                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.overallMshrMisses::cpu.inst          430                       # number of overall MSHR misses (Count)
system.l4cache.overallMshrMisses::cpu.data        63964                       # number of overall MSHR misses (Count)
system.l4cache.overallMshrMisses::total         64394                       # number of overall MSHR misses (Count)
system.l4cache.demandMshrMissLatency::cpu.inst     40352000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.demandMshrMissLatency::cpu.data   6610259000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.demandMshrMissLatency::total   6650611000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::cpu.inst     40352000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::cpu.data   6610259000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::total   6650611000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.demandMshrMissRate::cpu.inst     0.147513                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.demandMshrMissRate::cpu.data     0.080180                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.demandMshrMissRate::total     0.080425                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.overallMshrMissRate::cpu.inst     0.147513                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.overallMshrMissRate::cpu.data     0.080180                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.overallMshrMissRate::total     0.080425                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.demandAvgMshrMissLatency::cpu.inst 93841.860465                       # average overall mshr miss latency ((Tick/Count))
system.l4cache.demandAvgMshrMissLatency::cpu.data 103343.427553                       # average overall mshr miss latency ((Tick/Count))
system.l4cache.demandAvgMshrMissLatency::total 103279.979501                       # average overall mshr miss latency ((Tick/Count))
system.l4cache.overallAvgMshrMissLatency::cpu.inst 93841.860465                       # average overall mshr miss latency ((Tick/Count))
system.l4cache.overallAvgMshrMissLatency::cpu.data 103343.427553                       # average overall mshr miss latency ((Tick/Count))
system.l4cache.overallAvgMshrMissLatency::total 103279.979501                       # average overall mshr miss latency ((Tick/Count))
system.l4cache.replacements                       259                       # number of replacements (Count)
system.l4cache.CleanEvict.mshrMisses::writebacks           11                       # number of CleanEvict MSHR misses (Count)
system.l4cache.CleanEvict.mshrMisses::total           11                       # number of CleanEvict MSHR misses (Count)
system.l4cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l4cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l4cache.ReadExReq.hits::cpu.data        357745                       # number of ReadExReq hits (Count)
system.l4cache.ReadExReq.hits::total           357745                       # number of ReadExReq hits (Count)
system.l4cache.ReadExReq.misses::cpu.data        63850                       # number of ReadExReq misses (Count)
system.l4cache.ReadExReq.misses::total          63850                       # number of ReadExReq misses (Count)
system.l4cache.ReadExReq.missLatency::cpu.data   8322863000                       # number of ReadExReq miss ticks (Tick)
system.l4cache.ReadExReq.missLatency::total   8322863000                       # number of ReadExReq miss ticks (Tick)
system.l4cache.ReadExReq.accesses::cpu.data       421595                       # number of ReadExReq accesses(hits+misses) (Count)
system.l4cache.ReadExReq.accesses::total       421595                       # number of ReadExReq accesses(hits+misses) (Count)
system.l4cache.ReadExReq.missRate::cpu.data     0.151449                       # miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.missRate::total     0.151449                       # miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.avgMissLatency::cpu.data 130350.242756                       # average ReadExReq miss latency ((Tick/Count))
system.l4cache.ReadExReq.avgMissLatency::total 130350.242756                       # average ReadExReq miss latency ((Tick/Count))
system.l4cache.ReadExReq.mshrMisses::cpu.data        63850                       # number of ReadExReq MSHR misses (Count)
system.l4cache.ReadExReq.mshrMisses::total        63850                       # number of ReadExReq MSHR misses (Count)
system.l4cache.ReadExReq.mshrMissLatency::cpu.data   6598913000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l4cache.ReadExReq.mshrMissLatency::total   6598913000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l4cache.ReadExReq.mshrMissRate::cpu.data     0.151449                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.mshrMissRate::total     0.151449                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.avgMshrMissLatency::cpu.data 103350.242756                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l4cache.ReadExReq.avgMshrMissLatency::total 103350.242756                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.hits::cpu.inst         2485                       # number of ReadSharedReq hits (Count)
system.l4cache.ReadSharedReq.hits::cpu.data       376045                       # number of ReadSharedReq hits (Count)
system.l4cache.ReadSharedReq.hits::total       378530                       # number of ReadSharedReq hits (Count)
system.l4cache.ReadSharedReq.misses::cpu.inst          430                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.misses::cpu.data          114                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.misses::total          544                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.missLatency::cpu.inst     51962000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.missLatency::cpu.data     14424000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.missLatency::total     66386000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.accesses::cpu.inst         2915                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.accesses::cpu.data       376159                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.accesses::total       379074                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.missRate::cpu.inst     0.147513                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.missRate::cpu.data     0.000303                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.missRate::total     0.001435                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.avgMissLatency::cpu.inst 120841.860465                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMissLatency::cpu.data 126526.315789                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMissLatency::total 122033.088235                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.mshrMisses::cpu.inst          430                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMisses::cpu.data          114                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMisses::total          544                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMissLatency::cpu.inst     40352000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissLatency::cpu.data     11346000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissLatency::total     51698000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissRate::cpu.inst     0.147513                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.mshrMissRate::cpu.data     0.000303                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.mshrMissRate::total     0.001435                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 93841.860465                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMshrMissLatency::cpu.data 99526.315789                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMshrMissLatency::total 95033.088235                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.WritebackDirty.hits::writebacks       796695                       # number of WritebackDirty hits (Count)
system.l4cache.WritebackDirty.hits::total       796695                       # number of WritebackDirty hits (Count)
system.l4cache.WritebackDirty.accesses::writebacks       796695                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l4cache.WritebackDirty.accesses::total       796695                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l4cache.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4cache.tags.tagsInUse            59211.707941                       # Average ticks per tags in use ((Tick/Count))
system.l4cache.tags.totalRefs                 1600702                       # Total number of references to valid blocks. (Count)
system.l4cache.tags.sampledRefs                 64394                       # Sample count of references to valid blocks. (Count)
system.l4cache.tags.avgRefs                 24.857937                       # Average number of references to valid blocks. ((Count/Count))
system.l4cache.tags.warmupTick                 160000                       # The tick when the warmup percentage was hit. (Tick)
system.l4cache.tags.occupancies::cpu.inst   203.723706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.occupancies::cpu.data 59007.984235                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.avgOccs::cpu.inst        0.003109                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::cpu.data        0.900390                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::total           0.903499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.occupanciesTaskId::1024        64135                       # Occupied blocks per task id (Count)
system.l4cache.tags.ageTaskId_1024::0              34                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::1              30                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::4           64071                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ratioOccsTaskId::1024     0.978622                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l4cache.tags.tagAccesses              25675802                       # Number of tag accesses (Count)
system.l4cache.tags.dataAccesses             25675802                       # Number of data accesses (Count)
system.l4cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples        62.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       860.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    127928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000024131000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             2                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             2                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1195571                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                  35                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        64394                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          31                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     128788                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        62                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                 128788                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                    62                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    64394                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    64394                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean           64387                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean    2732.311842                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   90974.944254                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-4095             1     50.00%     50.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::126976-131071            1     50.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total              2                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       18.500000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      18.493242                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.707107                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1     50.00%     50.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1     50.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total              2                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  4121216                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  1984                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1059123.37264685                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               509.87397199                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   3891157450000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    60398253.01                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        27520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      4093696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks         1184                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 7072.445417867300                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 1052050.927228986053                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 304.279628443128                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          860                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       127928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           62                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     28674000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   5480874000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks    340730000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     33341.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     42843.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   5495645.16                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        27520                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      4093696                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         4121216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        27520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        27520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         1984                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         1984                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           430                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         63964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            64394                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           31                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              31                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            7072                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         1052051                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            1059123                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         7072                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           7072                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks          510                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total               510                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks          510                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           7072                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        1052051                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           1059633                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                128788                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                   37                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         16088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         16262                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         16048                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         16182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         16096                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         15998                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         15946                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         16168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            25                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               2933788000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              643940000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          5509548000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 22779.98                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            42779.98                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                64924                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                  33                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             50.41                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.19                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        63865                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    64.539638                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    64.277891                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    10.298679                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127        63573     99.54%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191          192      0.30%     99.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255           39      0.06%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319           26      0.04%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383            7      0.01%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447           14      0.02%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511            6      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575            8      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        63865                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                4121216                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                1184                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 1.059123                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.000304                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                   6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                50.42                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        114004380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy     60084191.999936                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       151454688                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy          34632                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy  24237016440                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 10282117312.500000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 119448639589.938293                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   154293351234.539276                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower     39.652300                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 3639657868500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 130306540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 121193228500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 544                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            31                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               219                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              63850                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             63850                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            544                       # Transaction distribution (Count)
system.membus.pktCount_system.l4cache.mem_side_port::system.mem_ctrl.port       129038                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  129038                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l4cache.mem_side_port::system.mem_ctrl.port      4123200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  4123200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              64394                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    64394    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                64394                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3891157637000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            64768000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          321970000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          64644                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          250                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
