/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */

#ifndef MT6878_PMIC_H
#define MT6878_PMIC_H

#define MT6363_BUCK_VS2_VOTER_CON0_SET_ADDR         0x149b
#define MT6363_BUCK_VS2_VOTER_CON0_CLR_ADDR         0x149c

#define MT6363_RG_LDO_VRFIO18_MON_ADDR              0x1bd1
#define MT6363_RG_LDO_VRFIO18_RC6_OP_EN_ADDR        0x1bd2
#define MT6363_RG_LDO_VRFIO18_SW_OP_EN_ADDR         0x1bd4
#define MT6363_RG_LDO_VRFIO18_RC6_OP_CFG_ADDR       0x1bd5
#define MT6363_RG_LDO_VRFIO18_RC6_OP_MODE_ADDR      0x1bd8
#define MT6363_RG_LDO_VRFIO18_RC7_OP_EN_ADDR        0x1bd2
#define MT6363_RG_LDO_VRFIO18_RC7_OP_CFG_ADDR       0x1bd5
#define MT6363_RG_LDO_VRFIO18_RC7_OP_MODE_ADDR      0x1bd8
#define MT6363_RG_LDO_VRFIO18_RC8_OP_EN_ADDR        0x1bd3
#define MT6363_RG_LDO_VRFIO18_RC8_OP_CFG_ADDR       0x1bd6
#define MT6363_RG_LDO_VRFIO18_RC8_OP_MODE_ADDR      0x1bd9
#define MT6363_RG_LDO_VRFIO18_RC9_OP_EN_ADDR        0x1bd3
#define MT6363_RG_LDO_VRFIO18_RC9_OP_CFG_ADDR       0x1bd6
#define MT6363_RG_LDO_VRFIO18_RC9_OP_MODE_ADDR      0x1bd9
#define MT6363_RG_LDO_VRFIO18_HW0_OP_EN_ADDR        0x1bd4
#define MT6363_RG_LDO_VRFIO18_HW0_OP_CFG_ADDR       0x1bd7
#define MT6363_RG_LDO_VRFIO18_HW0_OP_MODE_ADDR      0x1bda

#define MT6363_RG_LDO_VCN13_MON_ADDR                0x1d0b
#define MT6363_RG_LDO_VCN13_VOSEL_SLEEP_ADDR        0x1d0d
#define MT6363_RG_LDO_VCN13_RC6_OP_EN_ADDR          0x1d14
#define MT6363_RG_LDO_VCN13_SW_OP_EN_ADDR           0x1d16
#define MT6363_RG_LDO_VCN13_RC6_OP_CFG_ADDR         0x1d17
#define MT6363_RG_LDO_VCN13_RC6_OP_MODE_ADDR        0x1d1a
#define MT6363_RG_LDO_VCN13_RC7_OP_EN_ADDR          0x1d14
#define MT6363_RG_LDO_VCN13_RC7_OP_CFG_ADDR         0x1d17
#define MT6363_RG_LDO_VCN13_RC7_OP_MODE_ADDR        0x1d1a
#define MT6363_RG_LDO_VCN13_RC8_OP_EN_ADDR          0x1d15
#define MT6363_RG_LDO_VCN13_RC8_OP_CFG_ADDR         0x1d18
#define MT6363_RG_LDO_VCN13_RC8_OP_MODE_ADDR        0x1d1b
#define MT6363_RG_LDO_VCN13_RC9_OP_EN_ADDR          0x1d15
#define MT6363_RG_LDO_VCN13_RC9_OP_CFG_ADDR         0x1d18
#define MT6363_RG_LDO_VCN13_RC9_OP_MODE_ADDR        0x1d1b
#define MT6363_RG_LDO_VCN13_HW0_OP_EN_ADDR          0x1d16
#define MT6363_RG_LDO_VCN13_HW0_OP_CFG_ADDR         0x1d19
#define MT6363_RG_LDO_VCN13_HW0_OP_MODE_ADDR        0x1d1c

#define MT6368_RG_LDO_VANT18_MON_ADDR               0x1c27
#define MT6368_RG_LDO_VANT18_RC6_OP_EN_ADDR         0x1c28
#define MT6368_RG_LDO_VANT18_RC10_OP_EN_ADDR        0x1c29
#define MT6368_RG_LDO_VANT18_HW0_OP_EN_ADDR         0x1c2a
#define MT6368_RG_LDO_VANT18_SW_OP_EN_ADDR          0x1c2a
#define MT6368_RG_LDO_VANT18_RC6_OP_CFG_ADDR        0x1c2b
#define MT6368_RG_LDO_VANT18_RC10_OP_CFG_ADDR       0x1c2c
#define MT6368_RG_LDO_VANT18_HW0_OP_CFG_ADDR        0x1c2d
#define MT6368_RG_LDO_VANT18_RC6_OP_MODE_ADDR       0x1c2e
#define MT6368_RG_LDO_VANT18_RC10_OP_MODE_ADDR      0x1c2f
#define MT6368_RG_LDO_VANT18_HW0_OP_MODE_ADDR       0x1c30

#define MT6368_RG_LDO_VCN33_1_MON_ADDR              0x1cc4
#define MT6368_RG_LDO_VCN33_1_RC7_OP_EN_ADDR        0x1cc5
#define MT6368_RG_LDO_VCN33_1_RC8_OP_EN_ADDR        0x1cc6
#define MT6368_RG_LDO_VCN33_1_SW_OP_EN_ADDR         0x1cc7
#define MT6368_RG_LDO_VCN33_1_HW0_OP_EN_ADDR        0x1cc7
#define MT6368_RG_LDO_VCN33_1_RC7_OP_CFG_ADDR       0x1cc8
#define MT6368_RG_LDO_VCN33_1_RC8_OP_CFG_ADDR       0x1cc9
#define MT6368_RG_LDO_VCN33_1_HW0_OP_CFG_ADDR       0x1cca
#define MT6368_RG_LDO_VCN33_1_RC7_OP_MODE_ADDR      0x1ccb
#define MT6368_RG_LDO_VCN33_1_RC8_OP_MODE_ADDR      0x1ccc
#define MT6368_RG_LDO_VCN33_1_HW0_OP_MODE_ADDR      0x1ccd

#define MT6368_RG_LDO_VCN33_2_RC8_OP_EN_ADDR        0x1cd4
#define MT6368_RG_LDO_VCN33_2_SW_OP_EN_ADDR         0x1cd5
#define MT6368_RG_LDO_VCN33_2_HW0_OP_EN_ADDR        0x1cd5
#define MT6368_RG_LDO_VCN33_2_RC8_OP_CFG_ADDR       0x1cd7
#define MT6368_RG_LDO_VCN33_2_HW0_OP_CFG_ADDR       0x1cd8
#define MT6368_RG_LDO_VCN33_2_RC8_OP_MODE_ADDR      0x1cda
#define MT6368_RG_LDO_VCN33_2_HW0_OP_MODE_ADDR      0x1cdb
#define MT6368_RG_LDO_VCN33_2_MON_ADDR              0x1cd2

#define MT6368_RG_LDO_VCN33_1_RC6_OP_MODE_ADDR      0x1ccb
#define MT6368_RG_LDO_VCN33_1_RC6_OP_EN_ADDR        0x1cc5
#define MT6368_RG_LDO_VCN33_1_RC6_OP_CFG_ADDR       0x1cc8
#define MT6368_RG_LDO_VCN33_1_RC9_OP_MODE_ADDR      0x1ccc
#define MT6368_RG_LDO_VCN33_1_RC9_OP_EN_ADDR        0x1cc6
#define MT6368_RG_LDO_VCN33_1_RC9_OP_CFG_ADDR       0x1cc9

#define MT6368_RG_LDO_VCN33_2_RC6_OP_MODE_ADDR      0x1cd9
#define MT6368_RG_LDO_VCN33_2_RC6_OP_EN_ADDR        0x1cd3
#define MT6368_RG_LDO_VCN33_2_RC6_OP_CFG_ADDR       0x1cd6
#define MT6368_RG_LDO_VCN33_2_RC9_OP_MODE_ADDR      0x1cda
#define MT6368_RG_LDO_VCN33_2_RC9_OP_EN_ADDR        0x1cd4
#define MT6368_RG_LDO_VCN33_2_RC9_OP_CFG_ADDR       0x1cd7

#define MT6368_RG_LDO_VCN33_1_RC10_OP_MODE_ADDR      0x1ccc
#define MT6368_RG_LDO_VCN33_1_RC10_OP_EN_ADDR        0x1cc6
#define MT6368_RG_LDO_VCN33_1_RC10_OP_CFG_ADDR       0x1cc9

#define MT6368_RG_LDO_VCN33_2_RC10_OP_MODE_ADDR      0x1cda
#define MT6368_RG_LDO_VCN33_2_RC10_OP_EN_ADDR        0x1cd4
#define MT6368_RG_LDO_VCN33_2_RC10_OP_CFG_ADDR       0x1cd7

#define MT6363_RG_LDO_VRFIO18_RC10_OP_MODE_ADDR     0x1bd9
#define MT6363_RG_LDO_VRFIO18_RC10_OP_EN_ADDR       0x1bd3
#define MT6363_RG_LDO_VRFIO18_RC10_OP_CFG_ADDR      0x1bd6


#define MT6369_LDO_VCN33_1_MON               (0x1c43)
#define MT6369_LDO_VCN33_1_OP_EN0            (0x1c44)
#define MT6369_LDO_VCN33_1_OP_EN1            (0x1c45)
#define MT6369_LDO_VCN33_1_OP_EN2            (0x1c46)
#define MT6369_LDO_VCN33_1_OP_CFG0           (0x1c47)
#define MT6369_LDO_VCN33_1_OP_CFG1           (0x1c48)
#define MT6369_LDO_VCN33_1_OP_CFG2           (0x1c49)
#define MT6369_LDO_VCN33_1_OP_MODE0          (0x1c4a)
#define MT6369_LDO_VCN33_1_OP_MODE1          (0x1c4b)
#define MT6369_LDO_VCN33_1_OP_MODE2          (0x1c4c)

#define MT6369_RG_LDO_VCN33_1_MON_ADDR                MT6369_LDO_VCN33_1_MON
#define MT6369_RG_LDO_VCN33_1_RC6_OP_EN_ADDR          MT6369_LDO_VCN33_1_OP_EN0
#define MT6369_RG_LDO_VCN33_1_RC7_OP_EN_ADDR          MT6369_LDO_VCN33_1_OP_EN0
#define MT6369_RG_LDO_VCN33_1_RC8_OP_EN_ADDR          MT6369_LDO_VCN33_1_OP_EN1
#define MT6369_RG_LDO_VCN33_1_RC9_OP_EN_ADDR          MT6369_LDO_VCN33_1_OP_EN1
#define MT6369_RG_LDO_VCN33_1_RC10_OP_EN_ADDR         MT6369_LDO_VCN33_1_OP_EN1
#define MT6369_RG_LDO_VCN33_1_SW_OP_EN_ADDR           MT6369_LDO_VCN33_1_OP_EN2
#define MT6369_RG_LDO_VCN33_1_HW0_OP_EN_ADDR          MT6369_LDO_VCN33_1_OP_EN2
#define MT6369_RG_LDO_VCN33_1_RC6_OP_CFG_ADDR         MT6369_LDO_VCN33_1_OP_CFG0
#define MT6369_RG_LDO_VCN33_1_RC7_OP_CFG_ADDR         MT6369_LDO_VCN33_1_OP_CFG0
#define MT6369_RG_LDO_VCN33_1_RC8_OP_CFG_ADDR         MT6369_LDO_VCN33_1_OP_CFG1
#define MT6369_RG_LDO_VCN33_1_RC9_OP_CFG_ADDR         MT6369_LDO_VCN33_1_OP_CFG1
#define MT6369_RG_LDO_VCN33_1_RC10_OP_CFG_ADDR        MT6369_LDO_VCN33_1_OP_CFG1
#define MT6369_RG_LDO_VCN33_1_HW0_OP_CFG_ADDR         MT6369_LDO_VCN33_1_OP_CFG2
#define MT6369_RG_LDO_VCN33_1_RC6_OP_MODE_ADDR        MT6369_LDO_VCN33_1_OP_MODE0
#define MT6369_RG_LDO_VCN33_1_RC7_OP_MODE_ADDR        MT6369_LDO_VCN33_1_OP_MODE0
#define MT6369_RG_LDO_VCN33_1_RC8_OP_MODE_ADDR        MT6369_LDO_VCN33_1_OP_MODE1
#define MT6369_RG_LDO_VCN33_1_RC9_OP_MODE_ADDR        MT6369_LDO_VCN33_1_OP_MODE1
#define MT6369_RG_LDO_VCN33_1_RC10_OP_MODE_ADDR       MT6369_LDO_VCN33_1_OP_MODE1
#define MT6369_RG_LDO_VCN33_1_HW0_OP_MODE_ADDR        MT6369_LDO_VCN33_1_OP_MODE2


#define MT6369_LDO_VCN33_2_MON               (0x1c51)
#define MT6369_LDO_VCN33_2_OP_EN0            (0x1c52)
#define MT6369_LDO_VCN33_2_OP_EN1            (0x1c53)
#define MT6369_LDO_VCN33_2_OP_EN2            (0x1c54)
#define MT6369_LDO_VCN33_2_OP_CFG0           (0x1c55)
#define MT6369_LDO_VCN33_2_OP_CFG1           (0x1c56)
#define MT6369_LDO_VCN33_2_OP_CFG2           (0x1c57)
#define MT6369_LDO_VCN33_2_OP_MODE0          (0x1c58)
#define MT6369_LDO_VCN33_2_OP_MODE1          (0x1c59)
#define MT6369_LDO_VCN33_2_OP_MODE2          (0x1c5a)

#define MT6369_RG_LDO_VCN33_2_MON_ADDR                MT6369_LDO_VCN33_2_MON
#define MT6369_RG_LDO_VCN33_2_RC6_OP_EN_ADDR          MT6369_LDO_VCN33_2_OP_EN0
#define MT6369_RG_LDO_VCN33_2_RC8_OP_EN_ADDR          MT6369_LDO_VCN33_2_OP_EN1
#define MT6369_RG_LDO_VCN33_2_RC9_OP_EN_ADDR          MT6369_LDO_VCN33_2_OP_EN1
#define MT6369_RG_LDO_VCN33_2_RC10_OP_EN_ADDR         MT6369_LDO_VCN33_2_OP_EN1
#define MT6369_RG_LDO_VCN33_2_SW_OP_EN_ADDR           MT6369_LDO_VCN33_2_OP_EN2
#define MT6369_RG_LDO_VCN33_2_HW0_OP_EN_ADDR          MT6369_LDO_VCN33_2_OP_EN2
#define MT6369_RG_LDO_VCN33_2_RC6_OP_CFG_ADDR         MT6369_LDO_VCN33_2_OP_CFG0
#define MT6369_RG_LDO_VCN33_2_RC8_OP_CFG_ADDR         MT6369_LDO_VCN33_2_OP_CFG1
#define MT6369_RG_LDO_VCN33_2_RC9_OP_CFG_ADDR         MT6369_LDO_VCN33_2_OP_CFG1
#define MT6369_RG_LDO_VCN33_2_RC10_OP_CFG_ADDR        MT6369_LDO_VCN33_2_OP_CFG1
#define MT6369_RG_LDO_VCN33_2_HW0_OP_CFG_ADDR         MT6369_LDO_VCN33_2_OP_CFG2
#define MT6369_RG_LDO_VCN33_2_RC6_OP_MODE_ADDR        MT6369_LDO_VCN33_2_OP_MODE0
#define MT6369_RG_LDO_VCN33_2_RC8_OP_MODE_ADDR        MT6369_LDO_VCN33_2_OP_MODE1
#define MT6369_RG_LDO_VCN33_2_RC9_OP_MODE_ADDR        MT6369_LDO_VCN33_2_OP_MODE1
#define MT6369_RG_LDO_VCN33_2_RC10_OP_MODE_ADDR       MT6369_LDO_VCN33_2_OP_MODE1
#define MT6369_RG_LDO_VCN33_2_HW0_OP_MODE_ADDR        MT6369_LDO_VCN33_2_OP_MODE2

#define MT6369_RG_LDO_VANT18_MON_ADDR               0x1cb6
#define MT6369_RG_LDO_VANT18_RC6_OP_EN_ADDR         0x1cb7
#define MT6369_RG_LDO_VANT18_RC10_OP_EN_ADDR        0x1cb8
#define MT6369_RG_LDO_VANT18_HW0_OP_EN_ADDR         0x1cb9
#define MT6369_RG_LDO_VANT18_SW_OP_EN_ADDR          0x1cb9
#define MT6369_RG_LDO_VANT18_RC6_OP_CFG_ADDR        0x1cba
#define MT6369_RG_LDO_VANT18_RC10_OP_CFG_ADDR       0x1cbb
#define MT6369_RG_LDO_VANT18_HW0_OP_CFG_ADDR        0x1cbc
#define MT6369_RG_LDO_VANT18_RC6_OP_MODE_ADDR       0x1cbd
#define MT6369_RG_LDO_VANT18_RC10_OP_MODE_ADDR      0x1cbe
#define MT6369_RG_LDO_VANT18_HW0_OP_MODE_ADDR       0x1cbf


void consys_pmic_debug_log_mt6878(void);

#endif /* MT6878_PMIC_H */
