// Seed: 3987027248
module module_0 (
    output tri id_0
);
  module_2 modCall_1 ();
  wire id_2, id_3, id_4, id_5;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  tri   id_2,
    input  uwire id_3,
    output tri   id_4,
    output tri0  id_5
);
  wire id_7;
  module_0 modCall_1 (id_4);
endmodule
module module_2 ();
  wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5 = 1'b0;
  wire id_6;
  assign module_4.type_0 = 0;
endmodule
macromodule module_4 (
    input wor  id_0,
    input wand id_1,
    input tri  id_2,
    input tri  id_3,
    input wand id_4,
    input wand id_5
);
  assign id_7 = 1 !== id_2;
  module_3 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
