Determining the location of the ModelSim executable...

Using: d:/intelfpga_lite/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Projeto_Final -c Projeto_Final --vector_source="D:/intelFPGA_lite/Projeto_Arquitetura/Waveform.vwf" --testbench_file="D:/intelFPGA_lite/Projeto_Arquitetura/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Oct 26 20:58:03 2017
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Projeto_Final -c Projeto_Final --vector_source=D:/intelFPGA_lite/Projeto_Arquitetura/Waveform.vwf --testbench_file=D:/intelFPGA_lite/Projeto_Arquitetura/simulation/qsim/Waveform.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="D:/intelFPGA_lite/Projeto_Arquitetura/simulation/qsim/" Projeto_Final -c Projeto_Final

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Oct 26 20:58:04 2017
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=D:/intelFPGA_lite/Projeto_Arquitetura/simulation/qsim/ Projeto_Final -c Projeto_Final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Projeto_Final.vho in folder "D:/intelFPGA_lite/Projeto_Arquitetura/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 527 megabytes
    Info: Processing ended: Thu Oct 26 20:58:05 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/intelFPGA_lite/Projeto_Arquitetura/simulation/qsim/Projeto_Final.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

d:/intelfpga_lite/modelsim_ase/win32aloem//vsim -c -do Projeto_Final.do

Reading D:/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do Projeto_Final.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:05 on Oct 26,2017
# vcom -work work Projeto_Final.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity Main
# -- Compiling architecture structure of Main

# End time: 20:58:05 on Oct 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:58:05 on Oct 26,2017
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Main_vhd_vec_tst
# -- Compiling architecture Main_arch of Main_vhd_vec_tst
# End time: 20:58:05 on Oct 26,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Main_vhd_vec_tst 
# Start time: 20:58:05 on Oct 26,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.main_vhd_vec_tst(main_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.main(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 26037 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#35

# End time: 20:58:06 on Oct 26,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/intelFPGA_lite/Projeto_Arquitetura/Waveform.vwf...

Reading D:/intelFPGA_lite/Projeto_Arquitetura/simulation/qsim/Projeto_Final.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/intelFPGA_lite/Projeto_Arquitetura/simulation/qsim/Projeto_Final_20171026205806.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.