

================================================================
== Vivado HLS Report for 'aes_invMain'
================================================================
* Date:           Fri Dec 13 14:33:47 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.984 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101| 1.010 us | 1.010 us |  101|  101|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                           |                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |          Instance         |     Module     |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_invMixColumn_fu_619    |invMixColumn    |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_invMixColumn_fu_627    |invMixColumn    |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_createRoundKey_fu_635  |createRoundKey  |        8|        8| 80.000 ns | 80.000 ns |    8|    8| function |
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DECRYPT_MAIN_LOOP  |       83|       83|        12|          9|          1|     9|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    408|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     130|   3901|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    760|    -|
|Register         |        -|      -|     600|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     730|   5069|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+------+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------+----------------+---------+-------+-----+------+-----+
    |grp_createRoundKey_fu_635  |createRoundKey  |        0|      0|  130|   381|    0|
    |grp_invMixColumn_fu_619    |invMixColumn    |        0|      0|    0|  1760|    0|
    |grp_invMixColumn_fu_627    |invMixColumn    |        0|      0|    0|  1760|    0|
    +---------------------------+----------------+---------+-------+-----+------+-----+
    |Total                      |                |        0|      0|  130|  3901|    0|
    +---------------------------+----------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |expandedKey41_U  |aes_invMain_expang8j  |        1|  0|   0|    0|   176|    8|     1|         1408|
    |rsbox_U          |aes_invMain_rsbox     |        2|  0|   0|    0|   256|    8|     1|         2048|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|    0|   432|   16|     2|         3456|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln35_fu_973_p2       |     +    |      0|  0|  13|           4|           2|
    |icmp_ln35_fu_884_p2      |   icmp   |      0|  0|   9|           4|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |column_0_11_fu_1057_p2   |    xor   |      0|  0|   8|           8|           8|
    |column_0_13_fu_1063_p2   |    xor   |      0|  0|   8|           8|           8|
    |column_0_8_fu_1045_p2    |    xor   |      0|  0|   8|           8|           8|
    |column_0_9_fu_1051_p2    |    xor   |      0|  0|   8|           8|           8|
    |column_1_11_fu_1081_p2   |    xor   |      0|  0|   8|           8|           8|
    |column_1_13_fu_1087_p2   |    xor   |      0|  0|   8|           8|           8|
    |column_1_8_fu_1069_p2    |    xor   |      0|  0|   8|           8|           8|
    |column_1_9_fu_1075_p2    |    xor   |      0|  0|   8|           8|           8|
    |column_2_11_fu_1105_p2   |    xor   |      0|  0|   8|           8|           8|
    |column_2_13_fu_1111_p2   |    xor   |      0|  0|   8|           8|           8|
    |column_2_8_fu_1093_p2    |    xor   |      0|  0|   8|           8|           8|
    |column_2_9_fu_1099_p2    |    xor   |      0|  0|   8|           8|           8|
    |column_3_11_fu_1135_p2   |    xor   |      0|  0|   8|           8|           8|
    |column_3_13_fu_1141_p2   |    xor   |      0|  0|   8|           8|           8|
    |column_3_8_fu_1117_p2    |    xor   |      0|  0|   8|           8|           8|
    |column_3_9_fu_1123_p2    |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_16_fu_794_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_17_fu_800_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_18_fu_806_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_19_fu_812_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_20_fu_818_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_21_fu_824_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_22_fu_830_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_23_fu_836_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_24_fu_842_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_25_fu_848_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_26_fu_854_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_27_fu_860_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_28_fu_866_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_29_fu_872_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_30_fu_878_p2   |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_31_fu_1291_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_32_fu_1297_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_33_fu_1303_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_34_fu_1309_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_35_fu_1315_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_36_fu_1321_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_37_fu_1327_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_38_fu_1333_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_39_fu_1339_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_40_fu_1345_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_41_fu_1351_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_42_fu_1357_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_43_fu_1363_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_44_fu_1369_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_45_fu_1375_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_46_fu_1381_p2  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln236_fu_788_p2      |    xor   |      0|  0|   8|           8|           8|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 408|         393|         389|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                      | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  129|         28|    1|         28|
    |ap_enable_reg_pp0_iter1                         |    9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_611_p4                      |    9|          2|    4|          8|
    |ap_phi_mux_state_0_read_assign_4_phi_fu_450_p4  |    9|          2|    8|         16|
    |ap_phi_mux_state_1_read_assign_4_phi_fu_460_p4  |    9|          2|    8|         16|
    |ap_return_0                                     |    9|          2|    8|         16|
    |ap_return_1                                     |    9|          2|    8|         16|
    |ap_return_10                                    |    9|          2|    8|         16|
    |ap_return_11                                    |    9|          2|    8|         16|
    |ap_return_12                                    |    9|          2|    8|         16|
    |ap_return_13                                    |    9|          2|    8|         16|
    |ap_return_14                                    |    9|          2|    8|         16|
    |ap_return_15                                    |    9|          2|    8|         16|
    |ap_return_2                                     |    9|          2|    8|         16|
    |ap_return_3                                     |    9|          2|    8|         16|
    |ap_return_4                                     |    9|          2|    8|         16|
    |ap_return_5                                     |    9|          2|    8|         16|
    |ap_return_6                                     |    9|          2|    8|         16|
    |ap_return_7                                     |    9|          2|    8|         16|
    |ap_return_8                                     |    9|          2|    8|         16|
    |ap_return_9                                     |    9|          2|    8|         16|
    |expandedKey41_ce0                               |    9|          2|    1|          2|
    |expandedKey41_ce1                               |    9|          2|    1|          2|
    |grp_createRoundKey_fu_635_ap_start              |    9|          2|    1|          2|
    |grp_createRoundKey_fu_635_ptr                   |   21|          4|    9|         36|
    |grp_invMixColumn_fu_619_column_0_read           |   15|          3|    8|         24|
    |grp_invMixColumn_fu_619_column_1_read           |   15|          3|    8|         24|
    |grp_invMixColumn_fu_619_column_2_read           |   15|          3|    8|         24|
    |grp_invMixColumn_fu_619_column_3_read           |   15|          3|    8|         24|
    |grp_invMixColumn_fu_627_column_0_read           |   15|          3|    8|         24|
    |grp_invMixColumn_fu_627_column_1_read           |   15|          3|    8|         24|
    |grp_invMixColumn_fu_627_column_2_read           |   15|          3|    8|         24|
    |grp_invMixColumn_fu_627_column_3_read           |   15|          3|    8|         24|
    |i_reg_607                                       |    9|          2|    4|          8|
    |rsbox_address0                                  |   65|         16|    8|        128|
    |rsbox_address1                                  |   65|         16|    8|        128|
    |state_0_read_assign_4_reg_447                   |    9|          2|    8|         16|
    |state_12_read_assig_reg_567                     |    9|          2|    8|         16|
    |state_1_read_assign_4_reg_457                   |    9|          2|    8|         16|
    |state_2_read_assign_4_reg_467                   |    9|          2|    8|         16|
    |state_3_read_assign_4_reg_477                   |    9|          2|    8|         16|
    |state_4_read_assign_5_reg_487                   |    9|          2|    8|         16|
    |state_5_read_assign_5_reg_497                   |    9|          2|    8|         16|
    |state_6_read_assign_5_reg_507                   |    9|          2|    8|         16|
    |state_8_read_assign_5_reg_527                   |    9|          2|    8|         16|
    |state_9_read_assign_5_reg_537                   |    9|          2|    8|         16|
    |tmp_21_reg_517                                  |    9|          2|    8|         16|
    |tmp_22_reg_557                                  |    9|          2|    8|         16|
    |tmp_23_reg_547                                  |    9|          2|    8|         16|
    |tmp_24_reg_597                                  |    9|          2|    8|         16|
    |tmp_25_reg_587                                  |    9|          2|    8|         16|
    |tmp_26_reg_577                                  |    9|          2|    8|         16|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                           |  760|        168|  374|       1080|
    +------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln35_reg_1637                       |   4|   0|    4|          0|
    |ap_CS_fsm                               |  27|   0|   27|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_return_0_preg                        |   8|   0|    8|          0|
    |ap_return_10_preg                       |   8|   0|    8|          0|
    |ap_return_11_preg                       |   8|   0|    8|          0|
    |ap_return_12_preg                       |   8|   0|    8|          0|
    |ap_return_13_preg                       |   8|   0|    8|          0|
    |ap_return_14_preg                       |   8|   0|    8|          0|
    |ap_return_15_preg                       |   8|   0|    8|          0|
    |ap_return_1_preg                        |   8|   0|    8|          0|
    |ap_return_2_preg                        |   8|   0|    8|          0|
    |ap_return_3_preg                        |   8|   0|    8|          0|
    |ap_return_4_preg                        |   8|   0|    8|          0|
    |ap_return_5_preg                        |   8|   0|    8|          0|
    |ap_return_6_preg                        |   8|   0|    8|          0|
    |ap_return_7_preg                        |   8|   0|    8|          0|
    |ap_return_8_preg                        |   8|   0|    8|          0|
    |ap_return_9_preg                        |   8|   0|    8|          0|
    |call_ret2_reg_1642_14                   |   8|   0|    8|          0|
    |call_ret2_reg_1642_15                   |   8|   0|    8|          0|
    |column_0_10_reg_1758                    |   8|   0|    8|          0|
    |column_0_11_reg_1668                    |   8|   0|    8|          0|
    |column_0_13_reg_1673                    |   8|   0|    8|          0|
    |column_0_8_reg_1658                     |   8|   0|    8|          0|
    |column_0_9_reg_1663                     |   8|   0|    8|          0|
    |column_0_reg_1738                       |   8|   0|    8|          0|
    |column_1_10_reg_1763                    |   8|   0|    8|          0|
    |column_1_11_reg_1688                    |   8|   0|    8|          0|
    |column_1_13_reg_1693                    |   8|   0|    8|          0|
    |column_1_8_reg_1678                     |   8|   0|    8|          0|
    |column_1_9_reg_1683                     |   8|   0|    8|          0|
    |column_1_reg_1743                       |   8|   0|    8|          0|
    |column_2_10_reg_1768                    |   8|   0|    8|          0|
    |column_2_11_reg_1708                    |   8|   0|    8|          0|
    |column_2_13_reg_1713                    |   8|   0|    8|          0|
    |column_2_8_reg_1698                     |   8|   0|    8|          0|
    |column_2_9_reg_1703                     |   8|   0|    8|          0|
    |column_2_reg_1748                       |   8|   0|    8|          0|
    |column_3_10_reg_1773                    |   8|   0|    8|          0|
    |column_3_11_reg_1728                    |   8|   0|    8|          0|
    |column_3_13_reg_1733                    |   8|   0|    8|          0|
    |column_3_8_reg_1718                     |   8|   0|    8|          0|
    |column_3_9_reg_1723                     |   8|   0|    8|          0|
    |column_3_reg_1753                       |   8|   0|    8|          0|
    |grp_createRoundKey_fu_635_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_607                               |   4|   0|    4|          0|
    |icmp_ln35_reg_1563                      |   1|   0|    1|          0|
    |icmp_ln35_reg_1563_pp0_iter1_reg        |   1|   0|    1|          0|
    |reg_676                                 |   8|   0|    8|          0|
    |reg_680                                 |   8|   0|    8|          0|
    |reg_684                                 |   8|   0|    8|          0|
    |reg_688                                 |   8|   0|    8|          0|
    |reg_692                                 |   8|   0|    8|          0|
    |reg_696                                 |   8|   0|    8|          0|
    |reg_700                                 |   8|   0|    8|          0|
    |reg_704                                 |   8|   0|    8|          0|
    |reg_708                                 |   8|   0|    8|          0|
    |reg_712                                 |   8|   0|    8|          0|
    |reg_716                                 |   8|   0|    8|          0|
    |reg_720                                 |   8|   0|    8|          0|
    |state_0_read_assign_4_reg_447           |   8|   0|    8|          0|
    |state_12_read_assig_reg_567             |   8|   0|    8|          0|
    |state_1_read_assign_4_reg_457           |   8|   0|    8|          0|
    |state_2_read_assign_4_reg_467           |   8|   0|    8|          0|
    |state_3_read_assign_4_reg_477           |   8|   0|    8|          0|
    |state_4_read_assign_5_reg_487           |   8|   0|    8|          0|
    |state_5_read_assign_5_reg_497           |   8|   0|    8|          0|
    |state_6_read_assign_5_reg_507           |   8|   0|    8|          0|
    |state_8_read_assign_5_reg_527           |   8|   0|    8|          0|
    |state_9_read_assign_5_reg_537           |   8|   0|    8|          0|
    |tmp_21_reg_517                          |   8|   0|    8|          0|
    |tmp_22_reg_557                          |   8|   0|    8|          0|
    |tmp_23_reg_547                          |   8|   0|    8|          0|
    |tmp_24_reg_597                          |   8|   0|    8|          0|
    |tmp_25_reg_587                          |   8|   0|    8|          0|
    |tmp_26_reg_577                          |   8|   0|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 600|   0|  600|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  aes_invMain  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  aes_invMain  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  aes_invMain  | return value |
|ap_done        | out |    1| ap_ctrl_hs |  aes_invMain  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  aes_invMain  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_0    | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_1    | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_2    | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_3    | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_4    | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_5    | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_6    | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_7    | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_8    | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_9    | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_10   | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_11   | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_12   | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_13   | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_14   | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|ap_return_15   | out |    8| ap_ctrl_hs |  aes_invMain  | return value |
|state_0_read   |  in |    8|   ap_none  |  state_0_read |    scalar    |
|state_1_read   |  in |    8|   ap_none  |  state_1_read |    scalar    |
|state_2_read   |  in |    8|   ap_none  |  state_2_read |    scalar    |
|state_3_read   |  in |    8|   ap_none  |  state_3_read |    scalar    |
|state_4_read   |  in |    8|   ap_none  |  state_4_read |    scalar    |
|state_5_read   |  in |    8|   ap_none  |  state_5_read |    scalar    |
|state_6_read   |  in |    8|   ap_none  |  state_6_read |    scalar    |
|state_7_read   |  in |    8|   ap_none  |  state_7_read |    scalar    |
|state_8_read   |  in |    8|   ap_none  |  state_8_read |    scalar    |
|state_9_read   |  in |    8|   ap_none  |  state_9_read |    scalar    |
|state_10_read  |  in |    8|   ap_none  | state_10_read |    scalar    |
|state_11_read  |  in |    8|   ap_none  | state_11_read |    scalar    |
|state_12_read  |  in |    8|   ap_none  | state_12_read |    scalar    |
|state_13_read  |  in |    8|   ap_none  | state_13_read |    scalar    |
|state_14_read  |  in |    8|   ap_none  | state_14_read |    scalar    |
|state_15_read  |  in |    8|   ap_none  | state_15_read |    scalar    |
+---------------+-----+-----+------------+---------------+--------------+

