LISTING FOR LOGIC DESCRIPTION FILE: adr_simple.pld                   Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Thu Aug 04 10:19:57 2022

  1:Name     adr_simple ;
  2:PartNo   01 ;
  3:Date     24.07.2022 ;
  4:Revision 02 ;
  5:Designer wkla ;
  6:Company  nn ;
  7:Assembly None ;
  8:Location  ;
  9:Device   G16V8 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN 1   =  A12; 
 13:PIN 2   =  A13;
 14:PIN 3   =  A14;
 15:PIN 4   =  A15;
 16:PIN 9   =  PHI2;
 17:
 18:/* *************** OUTPUT PINS *********************/
 19:PIN 12   =  CSRAM;
 20:PIN 13   =  CSHIROM;
 21:PIN 15   =  CSIO;
 22:
 23:/* *************** LOGIC *********************/
 24:
 25:/* RAM */
 26:CSRAM = A15 # !PHI2;
 27:
 28:/* 8kb of ROM */
 29:CSHIROM = !(A15 & A14 & A13);
 30:
 31:/* IO */
 32:CSIO= !(A15 & A14 & !A13 & A12);
 33:
 34:
 35:



Jedec Fuse Checksum       (18ea)
Jedec Transmit Checksum   (8ba0)
