#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-538-g8c56b2d11)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x555634fcb4e0 .scope module, "ofm_addr_controller_tb" "ofm_addr_controller_tb" 2 1;
 .timescale 0 0;
P_0x555634fcaaa0 .param/l "ADDR_WIDTH" 0 2 3, +C4<00000000000000000000000000010110>;
P_0x555634fcaae0 .param/l "OFM_SIZE" 0 2 5, +C4<00000000000000000000000110100000>;
P_0x555634fcab20 .param/l "SYSTOLIC_SIZE" 0 2 4, +C4<00000000000000000000000000010000>;
v0x555635020360_0 .net "addr_valid", 0 0, v0x5556350090e0_0;  1 drivers
v0x555635020420_0 .var "clk", 0 0;
v0x5556350204f0_0 .net "ofm_addr", 21 0, v0x555635020060_0;  1 drivers
v0x5556350205f0_0 .var "rst_n", 0 0;
v0x5556350206c0_0 .var "write", 0 0;
S_0x555635008840 .scope module, "ofm_addr_dut" "ofm_addr_controller" 2 17, 3 1 0, S_0x555634fcb4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /OUTPUT 22 "ofm_addr";
    .port_info 4 /OUTPUT 1 "addr_valid";
P_0x555635008a20 .param/l "ADDR_WIDTH" 0 3 2, +C4<00000000000000000000000000010110>;
P_0x555635008a60 .param/l "IDLE" 1 3 13, C4<00>;
P_0x555635008aa0 .param/l "NEXT_CHANNEL" 1 3 14, C4<01>;
P_0x555635008ae0 .param/l "OFM_SIZE" 0 3 4, +C4<00000000000000000000000110100000>;
P_0x555635008b20 .param/l "SYSTOLIC_SIZE" 0 3 3, +C4<00000000000000000000000000010000>;
P_0x555635008b60 .param/l "UPDATE_BASE_ADDR" 1 3 15, C4<10>;
v0x5556350090e0_0 .var "addr_valid", 0 0;
v0x555635008e20_0 .var "base_addr", 21 0;
v0x555634ff0530_0 .net "clk", 0 0, v0x555635020420_0;  1 drivers
v0x555634ff0630_0 .var "count_channel", 4 0;
v0x55563501fe50_0 .var "current_state", 2 0;
v0x55563501ff80_0 .var "next_state", 2 0;
v0x555635020060_0 .var "ofm_addr", 21 0;
v0x555635020140_0 .net "rst_n", 0 0, v0x5556350205f0_0;  1 drivers
v0x555635020200_0 .net "write", 0 0, v0x5556350206c0_0;  1 drivers
E_0x555635002350/0 .event negedge, v0x555635020140_0;
E_0x555635002350/1 .event posedge, v0x555634ff0530_0;
E_0x555635002350 .event/or E_0x555635002350/0, E_0x555635002350/1;
E_0x555635001c90 .event anyedge, v0x55563501fe50_0, v0x555635020200_0, v0x555634ff0630_0;
    .scope S_0x555635008840;
T_0 ;
    %wait E_0x555635002350;
    %load/vec4 v0x555635020140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55563501fe50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55563501ff80_0;
    %assign/vec4 v0x55563501fe50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555635008840;
T_1 ;
    %wait E_0x555635001c90;
    %load/vec4 v0x55563501fe50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55563501ff80_0, 0, 3;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x555635020200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55563501ff80_0, 0, 3;
T_1.5 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x555634ff0630_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55563501ff80_0, 0, 3;
T_1.7 ;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55563501ff80_0, 0, 3;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555635008840;
T_2 ;
    %wait E_0x555635002350;
    %load/vec4 v0x555635020140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555634ff0630_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x555635008e20_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x555635020060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556350090e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55563501ff80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555634ff0630_0, 0;
    %load/vec4 v0x555635008e20_0;
    %assign/vec4 v0x555635020060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556350090e0_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x555634ff0630_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555634ff0630_0, 0;
    %load/vec4 v0x555635008e20_0;
    %pad/u 32;
    %load/vec4 v0x555634ff0630_0;
    %pad/u 32;
    %muli 416, 0, 32;
    %muli 416, 0, 32;
    %add;
    %pad/u 22;
    %assign/vec4 v0x555635020060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5556350090e0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x555635008e20_0;
    %addi 16, 0, 22;
    %assign/vec4 v0x555635008e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556350090e0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555634fcb4e0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x555635020420_0;
    %inv;
    %store/vec4 v0x555635020420_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555634fcb4e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555635020420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556350205f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556350206c0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556350205f0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556350206c0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556350206c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556350206c0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x555634fcb4e0;
T_5 ;
    %vpi_call 2 40 "$dumpfile", "ofm_addr_controller.VCD" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555634fcb4e0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ofm_addr_controller_tb.v";
    "ofm_addr_controller.v";
