Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  3 14:18:42 2021
| Host         : DESKTOP-00TQ7BI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.942        0.000                      0                  104        0.217        0.000                      0                  104        3.000        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.942        0.000                      0                  104        0.217        0.000                      0                  104       19.363        0.000                       0                    76  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.942ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.076ns (19.114%)  route 4.553ns (80.886%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.173 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.829    -0.923    keypad_inst/CLK
    SLICE_X7Y35          FDCE                                         r  keypad_inst/sclk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  keypad_inst/sclk_reg[12]/Q
                         net (fo=5, routed)           0.982     0.516    keypad_inst/sclk[12]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     0.640 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=4, routed)           0.486     1.126    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.250 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.452     1.702    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     1.826 r  keypad_inst/sclk[31]_i_17/O
                         net (fo=1, routed)           0.303     2.129    keypad_inst/sclk[31]_i_17_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     2.253 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          2.329     4.583    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.124     4.707 r  keypad_inst/sclk[31]_i_1/O
                         net (fo=1, routed)           0.000     4.707    keypad_inst/sclk[31]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  keypad_inst/sclk_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.653    38.173    keypad_inst/CLK
    SLICE_X7Y40          FDCE                                         r  keypad_inst/sclk_reg[31]/C
                         clock pessimism              0.608    38.780    
                         clock uncertainty           -0.164    38.617    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.032    38.649    keypad_inst/sclk_reg[31]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                 33.942    

Slack (MET) :             33.946ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 1.076ns (19.131%)  route 4.548ns (80.869%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.173 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.829    -0.923    keypad_inst/CLK
    SLICE_X7Y35          FDCE                                         r  keypad_inst/sclk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  keypad_inst/sclk_reg[12]/Q
                         net (fo=5, routed)           0.982     0.516    keypad_inst/sclk[12]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     0.640 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=4, routed)           0.486     1.126    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.250 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.452     1.702    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     1.826 r  keypad_inst/sclk[31]_i_17/O
                         net (fo=1, routed)           0.303     2.129    keypad_inst/sclk[31]_i_17_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     2.253 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          2.324     4.578    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.124     4.702 r  keypad_inst/sclk[30]_i_1/O
                         net (fo=1, routed)           0.000     4.702    keypad_inst/sclk[30]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  keypad_inst/sclk_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.653    38.173    keypad_inst/CLK
    SLICE_X7Y40          FDCE                                         r  keypad_inst/sclk_reg[30]/C
                         clock pessimism              0.608    38.780    
                         clock uncertainty           -0.164    38.617    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.031    38.648    keypad_inst/sclk_reg[30]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                 33.946    

Slack (MET) :             34.022ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 1.306ns (23.548%)  route 4.240ns (76.452%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.173 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.829    -0.923    keypad_inst/CLK
    SLICE_X7Y35          FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.456    -0.467 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.190     0.723    keypad_inst/sclk[11]
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.124     0.847 r  keypad_inst/sclk[31]_i_26/O
                         net (fo=1, routed)           0.804     1.651    keypad_inst/sclk[31]_i_26_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I3_O)        0.152     1.803 r  keypad_inst/sclk[31]_i_23/O
                         net (fo=1, routed)           0.293     2.096    keypad_inst/sclk[31]_i_23_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.326     2.422 r  keypad_inst/sclk[31]_i_16/O
                         net (fo=1, routed)           0.433     2.856    keypad_inst/sclk[31]_i_16_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.520     4.499    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I4_O)        0.124     4.623 r  keypad_inst/sclk[26]_i_1/O
                         net (fo=1, routed)           0.000     4.623    keypad_inst/sclk[26]_i_1_n_0
    SLICE_X7Y39          FDCE                                         r  keypad_inst/sclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.653    38.173    keypad_inst/CLK
    SLICE_X7Y39          FDCE                                         r  keypad_inst/sclk_reg[26]/C
                         clock pessimism              0.608    38.780    
                         clock uncertainty           -0.164    38.617    
    SLICE_X7Y39          FDCE (Setup_fdce_C_D)        0.029    38.646    keypad_inst/sclk_reg[26]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.022    

Slack (MET) :             34.155ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.306ns (24.127%)  route 4.107ns (75.873%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.173 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.829    -0.923    keypad_inst/CLK
    SLICE_X7Y35          FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.456    -0.467 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.190     0.723    keypad_inst/sclk[11]
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.124     0.847 r  keypad_inst/sclk[31]_i_26/O
                         net (fo=1, routed)           0.804     1.651    keypad_inst/sclk[31]_i_26_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I3_O)        0.152     1.803 r  keypad_inst/sclk[31]_i_23/O
                         net (fo=1, routed)           0.293     2.096    keypad_inst/sclk[31]_i_23_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.326     2.422 r  keypad_inst/sclk[31]_i_16/O
                         net (fo=1, routed)           0.433     2.856    keypad_inst/sclk[31]_i_16_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.387     4.366    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I4_O)        0.124     4.490 r  keypad_inst/sclk[25]_i_1/O
                         net (fo=1, routed)           0.000     4.490    keypad_inst/sclk[25]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  keypad_inst/sclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.653    38.173    keypad_inst/CLK
    SLICE_X5Y39          FDCE                                         r  keypad_inst/sclk_reg[25]/C
                         clock pessimism              0.608    38.780    
                         clock uncertainty           -0.164    38.617    
    SLICE_X5Y39          FDCE (Setup_fdce_C_D)        0.029    38.646    keypad_inst/sclk_reg[25]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 34.155    

Slack (MET) :             34.282ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 1.076ns (20.347%)  route 4.212ns (79.653%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.173 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.829    -0.923    keypad_inst/CLK
    SLICE_X7Y35          FDCE                                         r  keypad_inst/sclk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  keypad_inst/sclk_reg[12]/Q
                         net (fo=5, routed)           0.982     0.516    keypad_inst/sclk[12]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     0.640 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=4, routed)           0.486     1.126    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.250 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.452     1.702    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     1.826 r  keypad_inst/sclk[31]_i_17/O
                         net (fo=1, routed)           0.303     2.129    keypad_inst/sclk[31]_i_17_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     2.253 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.988     4.242    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.124     4.366 r  keypad_inst/sclk[28]_i_1/O
                         net (fo=1, routed)           0.000     4.366    keypad_inst/sclk[28]_i_1_n_0
    SLICE_X7Y39          FDCE                                         r  keypad_inst/sclk_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.653    38.173    keypad_inst/CLK
    SLICE_X7Y39          FDCE                                         r  keypad_inst/sclk_reg[28]/C
                         clock pessimism              0.608    38.780    
                         clock uncertainty           -0.164    38.617    
    SLICE_X7Y39          FDCE (Setup_fdce_C_D)        0.031    38.648    keypad_inst/sclk_reg[28]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                 34.282    

Slack (MET) :             34.314ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.306ns (24.858%)  route 3.948ns (75.142%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.172 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.829    -0.923    keypad_inst/CLK
    SLICE_X7Y35          FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.456    -0.467 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.190     0.723    keypad_inst/sclk[11]
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.124     0.847 r  keypad_inst/sclk[31]_i_26/O
                         net (fo=1, routed)           0.804     1.651    keypad_inst/sclk[31]_i_26_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I3_O)        0.152     1.803 r  keypad_inst/sclk[31]_i_23/O
                         net (fo=1, routed)           0.293     2.096    keypad_inst/sclk[31]_i_23_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.326     2.422 r  keypad_inst/sclk[31]_i_16/O
                         net (fo=1, routed)           0.433     2.856    keypad_inst/sclk[31]_i_16_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.228     4.207    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     4.331 r  keypad_inst/sclk[21]_i_1/O
                         net (fo=1, routed)           0.000     4.331    keypad_inst/sclk[21]_i_1_n_0
    SLICE_X7Y38          FDCE                                         r  keypad_inst/sclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.652    38.172    keypad_inst/CLK
    SLICE_X7Y38          FDCE                                         r  keypad_inst/sclk_reg[21]/C
                         clock pessimism              0.608    38.779    
                         clock uncertainty           -0.164    38.616    
    SLICE_X7Y38          FDCE (Setup_fdce_C_D)        0.029    38.645    keypad_inst/sclk_reg[21]
  -------------------------------------------------------------------
                         required time                         38.645    
                         arrival time                          -4.331    
  -------------------------------------------------------------------
                         slack                                 34.314    

Slack (MET) :             34.316ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.306ns (24.858%)  route 3.948ns (75.142%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.172 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.829    -0.923    keypad_inst/CLK
    SLICE_X7Y35          FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.456    -0.467 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.190     0.723    keypad_inst/sclk[11]
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.124     0.847 r  keypad_inst/sclk[31]_i_26/O
                         net (fo=1, routed)           0.804     1.651    keypad_inst/sclk[31]_i_26_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I3_O)        0.152     1.803 r  keypad_inst/sclk[31]_i_23/O
                         net (fo=1, routed)           0.293     2.096    keypad_inst/sclk[31]_i_23_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.326     2.422 r  keypad_inst/sclk[31]_i_16/O
                         net (fo=1, routed)           0.433     2.856    keypad_inst/sclk[31]_i_16_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.228     4.207    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     4.331 r  keypad_inst/sclk[23]_i_1/O
                         net (fo=1, routed)           0.000     4.331    keypad_inst/sclk[23]_i_1_n_0
    SLICE_X7Y38          FDCE                                         r  keypad_inst/sclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.652    38.172    keypad_inst/CLK
    SLICE_X7Y38          FDCE                                         r  keypad_inst/sclk_reg[23]/C
                         clock pessimism              0.608    38.779    
                         clock uncertainty           -0.164    38.616    
    SLICE_X7Y38          FDCE (Setup_fdce_C_D)        0.031    38.647    keypad_inst/sclk_reg[23]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -4.331    
  -------------------------------------------------------------------
                         slack                                 34.316    

Slack (MET) :             34.343ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 1.306ns (24.991%)  route 3.920ns (75.009%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.172 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.829    -0.923    keypad_inst/CLK
    SLICE_X7Y35          FDCE                                         r  keypad_inst/sclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.456    -0.467 f  keypad_inst/sclk_reg[11]/Q
                         net (fo=10, routed)          1.190     0.723    keypad_inst/sclk[11]
    SLICE_X3Y34          LUT4 (Prop_lut4_I2_O)        0.124     0.847 r  keypad_inst/sclk[31]_i_26/O
                         net (fo=1, routed)           0.804     1.651    keypad_inst/sclk[31]_i_26_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I3_O)        0.152     1.803 r  keypad_inst/sclk[31]_i_23/O
                         net (fo=1, routed)           0.293     2.096    keypad_inst/sclk[31]_i_23_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.326     2.422 r  keypad_inst/sclk[31]_i_16/O
                         net (fo=1, routed)           0.433     2.856    keypad_inst/sclk[31]_i_16_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.980 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.200     4.179    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.124     4.303 r  keypad_inst/sclk[22]_i_1/O
                         net (fo=1, routed)           0.000     4.303    keypad_inst/sclk[22]_i_1_n_0
    SLICE_X7Y38          FDCE                                         r  keypad_inst/sclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.652    38.172    keypad_inst/CLK
    SLICE_X7Y38          FDCE                                         r  keypad_inst/sclk_reg[22]/C
                         clock pessimism              0.608    38.779    
                         clock uncertainty           -0.164    38.616    
    SLICE_X7Y38          FDCE (Setup_fdce_C_D)        0.031    38.647    keypad_inst/sclk_reg[22]
  -------------------------------------------------------------------
                         required time                         38.647    
                         arrival time                          -4.303    
  -------------------------------------------------------------------
                         slack                                 34.343    

Slack (MET) :             34.347ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 1.076ns (20.599%)  route 4.147ns (79.401%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.173 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.829    -0.923    keypad_inst/CLK
    SLICE_X7Y35          FDCE                                         r  keypad_inst/sclk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  keypad_inst/sclk_reg[12]/Q
                         net (fo=5, routed)           0.982     0.516    keypad_inst/sclk[12]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     0.640 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=4, routed)           0.486     1.126    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.250 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.452     1.702    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     1.826 r  keypad_inst/sclk[31]_i_17/O
                         net (fo=1, routed)           0.303     2.129    keypad_inst/sclk[31]_i_17_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     2.253 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.923     4.177    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.124     4.301 r  keypad_inst/sclk[29]_i_1/O
                         net (fo=1, routed)           0.000     4.301    keypad_inst/sclk[29]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  keypad_inst/sclk_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.653    38.173    keypad_inst/CLK
    SLICE_X7Y40          FDCE                                         r  keypad_inst/sclk_reg[29]/C
                         clock pessimism              0.608    38.780    
                         clock uncertainty           -0.164    38.617    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.031    38.648    keypad_inst/sclk_reg[29]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                 34.347    

Slack (MET) :             34.349ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.076ns (20.615%)  route 4.143ns (79.385%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.173 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.829    -0.923    keypad_inst/CLK
    SLICE_X7Y35          FDCE                                         r  keypad_inst/sclk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  keypad_inst/sclk_reg[12]/Q
                         net (fo=5, routed)           0.982     0.516    keypad_inst/sclk[12]
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.124     0.640 r  keypad_inst/sclk[31]_i_21/O
                         net (fo=4, routed)           0.486     1.126    keypad_inst/sclk[31]_i_21_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     1.250 r  keypad_inst/sclk[31]_i_24/O
                         net (fo=1, routed)           0.452     1.702    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     1.826 r  keypad_inst/sclk[31]_i_17/O
                         net (fo=1, routed)           0.303     2.129    keypad_inst/sclk[31]_i_17_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I0_O)        0.124     2.253 r  keypad_inst/sclk[31]_i_6/O
                         net (fo=32, routed)          1.919     4.173    keypad_inst/sclk[31]_i_6_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.124     4.297 r  keypad_inst/sclk[27]_i_1/O
                         net (fo=1, routed)           0.000     4.297    keypad_inst/sclk[27]_i_1_n_0
    SLICE_X7Y40          FDCE                                         r  keypad_inst/sclk_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.653    38.173    keypad_inst/CLK
    SLICE_X7Y40          FDCE                                         r  keypad_inst/sclk_reg[27]/C
                         clock pessimism              0.608    38.780    
                         clock uncertainty           -0.164    38.617    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.029    38.646    keypad_inst/sclk_reg[27]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                 34.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.253%)  route 0.157ns (45.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.599    -0.411    sync_inst/CLK
    SLICE_X105Y24        FDRE                                         r  sync_inst/c_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y24        FDRE (Prop_fdre_C_Q)         0.141    -0.270 f  sync_inst/c_h_reg[8]/Q
                         net (fo=25, routed)          0.157    -0.113    sync_inst/c_h[8]
    SLICE_X103Y24        LUT6 (Prop_lut6_I4_O)        0.045    -0.068 r  sync_inst/c_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    sync_inst/c_h_0[5]
    SLICE_X103Y24        FDRE                                         r  sync_inst/c_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.866    -0.510    sync_inst/CLK
    SLICE_X103Y24        FDRE                                         r  sync_inst/c_h_reg[5]/C
                         clock pessimism              0.133    -0.377    
    SLICE_X103Y24        FDRE (Hold_fdre_C_D)         0.092    -0.285    sync_inst/c_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 graph_inst/ball1_center_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.005%)  route 0.140ns (42.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.599    -0.411    graph_inst/CLK
    SLICE_X95Y26         FDCE                                         r  graph_inst/ball1_center_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.270 r  graph_inst/ball1_center_y_reg[9]/Q
                         net (fo=5, routed)           0.140    -0.129    graph_inst/ball1_center_y_reg__0[9]
    SLICE_X95Y27         LUT5 (Prop_lut5_I1_O)        0.045    -0.084 r  graph_inst/ball1_vy_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    graph_inst/ball1_vy_reg[9]_i_1_n_0
    SLICE_X95Y27         FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.868    -0.508    graph_inst/CLK
    SLICE_X95Y27         FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]/C
                         clock pessimism              0.112    -0.396    
    SLICE_X95Y27         FDCE (Hold_fdce_C_D)         0.091    -0.305    graph_inst/ball1_vy_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.598    -0.412    sync_inst/CLK
    SLICE_X94Y24         FDRE                                         r  sync_inst/c_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.248 r  sync_inst/c_v_reg[1]/Q
                         net (fo=10, routed)          0.129    -0.119    sync_inst/c_v[1]
    SLICE_X95Y24         LUT5 (Prop_lut5_I1_O)        0.045    -0.074 r  sync_inst/c_v[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    sync_inst/c_v[4]_i_1_n_0
    SLICE_X95Y24         FDRE                                         r  sync_inst/c_v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.865    -0.511    sync_inst/CLK
    SLICE_X95Y24         FDRE                                         r  sync_inst/c_v_reg[4]/C
                         clock pessimism              0.112    -0.399    
    SLICE_X95Y24         FDRE (Hold_fdre_C_D)         0.091    -0.308    sync_inst/c_v_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 graph_inst/ball1_center_x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_center_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.599    -0.411    graph_inst/CLK
    SLICE_X105Y25        FDPE                                         r  graph_inst/ball1_center_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDPE (Prop_fdpe_C_Q)         0.141    -0.270 r  graph_inst/ball1_center_x_reg[5]/Q
                         net (fo=6, routed)           0.079    -0.191    graph_inst/ball1_vx_reg_reg[9]_0[3]
    SLICE_X105Y25        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.064 r  graph_inst/ball1_center_x0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.064    graph_inst/ball1_center_x0[6]
    SLICE_X105Y25        FDCE                                         r  graph_inst/ball1_center_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.866    -0.510    graph_inst/CLK
    SLICE_X105Y25        FDCE                                         r  graph_inst/ball1_center_x_reg[6]/C
                         clock pessimism              0.099    -0.411    
    SLICE_X105Y25        FDCE (Hold_fdce_C_D)         0.105    -0.306    graph_inst/ball1_center_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 graph_inst/ball1_center_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_center_y_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.598    -0.412    graph_inst/CLK
    SLICE_X95Y25         FDCE                                         r  graph_inst/ball1_center_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.271 r  graph_inst/ball1_center_y_reg[5]/Q
                         net (fo=8, routed)           0.079    -0.191    graph_inst/Q[3]
    SLICE_X95Y25         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.064 r  graph_inst/ball1_center_y0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.064    graph_inst/ball1_center_y0[6]
    SLICE_X95Y25         FDPE                                         r  graph_inst/ball1_center_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.865    -0.511    graph_inst/CLK
    SLICE_X95Y25         FDPE                                         r  graph_inst/ball1_center_y_reg[6]/C
                         clock pessimism              0.099    -0.412    
    SLICE_X95Y25         FDPE (Hold_fdpe_C_D)         0.105    -0.307    graph_inst/ball1_center_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.232ns (63.763%)  route 0.132ns (36.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.599    -0.411    sync_inst/CLK
    SLICE_X103Y24        FDRE                                         r  sync_inst/c_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y24        FDRE (Prop_fdre_C_Q)         0.128    -0.283 r  sync_inst/c_h_reg[1]/Q
                         net (fo=7, routed)           0.132    -0.151    sync_inst/c_h[1]
    SLICE_X103Y24        LUT4 (Prop_lut4_I2_O)        0.104    -0.047 r  sync_inst/c_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    sync_inst/c_h_0[3]
    SLICE_X103Y24        FDRE                                         r  sync_inst/c_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.866    -0.510    sync_inst/CLK
    SLICE_X103Y24        FDRE                                         r  sync_inst/c_h_reg[3]/C
                         clock pessimism              0.099    -0.411    
    SLICE_X103Y24        FDRE (Hold_fdre_C_D)         0.107    -0.304    sync_inst/c_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 graph_inst/ball1_center_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.333%)  route 0.199ns (51.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.599    -0.411    graph_inst/CLK
    SLICE_X105Y25        FDCE                                         r  graph_inst/ball1_center_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDCE (Prop_fdce_C_Q)         0.141    -0.270 r  graph_inst/ball1_center_x_reg[6]/Q
                         net (fo=8, routed)           0.199    -0.071    graph_inst/ball1_vx_reg_reg[9]_0[4]
    SLICE_X103Y26        LUT5 (Prop_lut5_I2_O)        0.045    -0.026 r  graph_inst/ball1_vx_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.026    graph_inst/ball1_vx_reg[9]_i_1_n_0
    SLICE_X103Y26        FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.867    -0.509    graph_inst/CLK
    SLICE_X103Y26        FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]/C
                         clock pessimism              0.133    -0.376    
    SLICE_X103Y26        FDCE (Hold_fdce_C_D)         0.091    -0.285    graph_inst/ball1_vx_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 graph_inst/ball1_center_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_center_x_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.599    -0.411    graph_inst/CLK
    SLICE_X105Y25        FDCE                                         r  graph_inst/ball1_center_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDCE (Prop_fdce_C_Q)         0.141    -0.270 r  graph_inst/ball1_center_x_reg[4]/Q
                         net (fo=8, routed)           0.079    -0.191    graph_inst/ball1_vx_reg_reg[9]_0[2]
    SLICE_X105Y25        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.045 r  graph_inst/ball1_center_x0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.045    graph_inst/ball1_center_x0[5]
    SLICE_X105Y25        FDPE                                         r  graph_inst/ball1_center_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.866    -0.510    graph_inst/CLK
    SLICE_X105Y25        FDPE                                         r  graph_inst/ball1_center_x_reg[5]/C
                         clock pessimism              0.099    -0.411    
    SLICE_X105Y25        FDPE (Hold_fdpe_C_D)         0.105    -0.306    graph_inst/ball1_center_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 graph_inst/ball1_center_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_center_x_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.265ns (72.121%)  route 0.102ns (27.879%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.600    -0.410    graph_inst/CLK
    SLICE_X105Y26        FDCE                                         r  graph_inst/ball1_center_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y26        FDCE (Prop_fdce_C_Q)         0.141    -0.269 r  graph_inst/ball1_center_x_reg[7]/Q
                         net (fo=8, routed)           0.102    -0.166    graph_inst/ball1_vx_reg_reg[9]_0[5]
    SLICE_X105Y26        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.042 r  graph_inst/ball1_center_x0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.042    graph_inst/ball1_center_x0[8]
    SLICE_X105Y26        FDPE                                         r  graph_inst/ball1_center_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.867    -0.509    graph_inst/CLK
    SLICE_X105Y26        FDPE                                         r  graph_inst/ball1_center_x_reg[8]/C
                         clock pessimism              0.099    -0.410    
    SLICE_X105Y26        FDPE (Hold_fdpe_C_D)         0.105    -0.305    graph_inst/ball1_center_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 graph_inst/ball1_center_y_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_center_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.265ns (71.919%)  route 0.103ns (28.081%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.599    -0.411    graph_inst/CLK
    SLICE_X95Y26         FDPE                                         r  graph_inst/ball1_center_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y26         FDPE (Prop_fdpe_C_Q)         0.141    -0.270 r  graph_inst/ball1_center_y_reg[7]/Q
                         net (fo=8, routed)           0.103    -0.166    graph_inst/Q[5]
    SLICE_X95Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.042 r  graph_inst/ball1_center_y0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.042    graph_inst/ball1_center_y0[8]
    SLICE_X95Y26         FDCE                                         r  graph_inst/ball1_center_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.866    -0.510    graph_inst/CLK
    SLICE_X95Y26         FDCE                                         r  graph_inst/ball1_center_y_reg[8]/C
                         clock pessimism              0.099    -0.411    
    SLICE_X95Y26         FDCE (Hold_fdce_C_D)         0.105    -0.306    graph_inst/ball1_center_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X104Y24    graph_inst/ball1_center_x_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X105Y25    graph_inst/ball1_center_x_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X105Y25    graph_inst/ball1_center_x_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X105Y25    graph_inst/ball1_center_x_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X105Y25    graph_inst/ball1_center_x_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X105Y26    graph_inst/ball1_center_x_reg[7]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X105Y26    graph_inst/ball1_center_x_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X105Y26    graph_inst/ball1_center_x_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X104Y24    graph_inst/ball1_center_x_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X105Y25    graph_inst/ball1_center_x_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X105Y25    graph_inst/ball1_center_x_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X105Y25    graph_inst/ball1_center_x_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X105Y25    graph_inst/ball1_center_x_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X95Y26     graph_inst/ball1_center_y_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X95Y26     graph_inst/ball1_center_y_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X95Y26     graph_inst/ball1_center_y_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X95Y27     graph_inst/ball1_vy_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y37      keypad_inst/sclk_reg[17]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X104Y24    graph_inst/ball1_center_x_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X105Y25    graph_inst/ball1_center_x_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X105Y25    graph_inst/ball1_center_x_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X105Y25    graph_inst/ball1_center_x_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X105Y25    graph_inst/ball1_center_x_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X105Y26    graph_inst/ball1_center_x_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X105Y26    graph_inst/ball1_center_x_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X105Y26    graph_inst/ball1_center_x_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X95Y25     graph_inst/ball1_center_y_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X95Y25     graph_inst/ball1_center_y_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



