[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InstArray/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 70
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/InstArray/dut.sv
n<> u<69> t<Top_level_rule> c<1> l<2:1> el<9:1>
  n<> u<1> t<Null_rule> p<69> s<68> l<2:1> el<1:2>
  n<> u<68> t<Source_text> p<69> c<50> l<2:1> el<8:10>
    n<> u<50> t<Description> p<68> c<49> s<67> l<2:1> el<4:10>
      n<> u<49> t<Module_declaration> p<50> c<21> l<2:1> el<4:10>
        n<> u<21> t<Module_ansi_header> p<49> c<2> s<47> l<2:1> el<2:29>
          n<module> u<2> t<Module_keyword> p<21> s<3> l<2:1> el<2:7>
          n<top> u<3> t<StringConst> p<21> s<20> l<2:8> el<2:11>
          n<> u<20> t<List_of_port_declarations> p<21> c<19> l<2:11> el<2:28>
            n<> u<19> t<Ansi_port_declaration> p<20> c<17> l<2:12> el<2:27>
              n<> u<17> t<Net_port_header> p<19> c<4> s<18> l<2:12> el<2:23>
                n<> u<4> t<PortDir_Inp> p<17> s<16> l<2:12> el<2:17>
                n<> u<16> t<Net_port_type> p<17> c<15> l<2:18> el<2:23>
                  n<> u<15> t<Data_type_or_implicit> p<16> c<14> l<2:18> el<2:23>
                    n<> u<14> t<Packed_dimension> p<15> c<13> l<2:18> el<2:23>
                      n<> u<13> t<Constant_range> p<14> c<8> l<2:19> el<2:22>
                        n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:19> el<2:20>
                          n<> u<7> t<Constant_primary> p<8> c<6> l<2:19> el<2:20>
                            n<> u<6> t<Primary_literal> p<7> c<5> l<2:19> el<2:20>
                              n<1> u<5> t<IntConst> p<6> l<2:19> el<2:20>
                        n<> u<12> t<Constant_expression> p<13> c<11> l<2:21> el<2:22>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<2:21> el<2:22>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<2:21> el<2:22>
                              n<0> u<9> t<IntConst> p<10> l<2:21> el<2:22>
              n<inp> u<18> t<StringConst> p<19> l<2:24> el<2:27>
        n<> u<47> t<Non_port_module_item> p<49> c<46> s<48> l<3:3> el<3:37>
          n<> u<46> t<Module_or_generate_item> p<47> c<45> l<3:3> el<3:37>
            n<> u<45> t<Module_instantiation> p<46> c<22> l<3:3> el<3:37>
              n<bus_conn> u<22> t<StringConst> p<45> s<44> l<3:3> el<3:11>
              n<> u<44> t<Hierarchical_instance> p<45> c<34> l<3:13> el<3:36>
                n<> u<34> t<Name_of_instance> p<44> c<23> s<43> l<3:13> el<3:21>
                  n<u1> u<23> t<StringConst> p<34> s<33> l<3:13> el<3:15>
                  n<> u<33> t<Unpacked_dimension> p<34> c<32> l<3:16> el<3:21>
                    n<> u<32> t<Constant_range> p<33> c<27> l<3:17> el<3:20>
                      n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<3:17> el<3:18>
                        n<> u<26> t<Constant_primary> p<27> c<25> l<3:17> el<3:18>
                          n<> u<25> t<Primary_literal> p<26> c<24> l<3:17> el<3:18>
                            n<1> u<24> t<IntConst> p<25> l<3:17> el<3:18>
                      n<> u<31> t<Constant_expression> p<32> c<30> l<3:19> el<3:20>
                        n<> u<30> t<Constant_primary> p<31> c<29> l<3:19> el<3:20>
                          n<> u<29> t<Primary_literal> p<30> c<28> l<3:19> el<3:20>
                            n<0> u<28> t<IntConst> p<29> l<3:19> el<3:20>
                n<> u<43> t<List_of_port_connections> p<44> c<42> l<3:23> el<3:35>
                  n<> u<42> t<Named_port_connection> p<43> c<35> l<3:23> el<3:35>
                    n<datain> u<35> t<StringConst> p<42> s<40> l<3:24> el<3:30>
                    n<> u<40> t<OPEN_PARENS> p<42> s<39> l<3:30> el<3:31>
                    n<> u<39> t<Expression> p<42> c<38> s<41> l<3:31> el<3:34>
                      n<> u<38> t<Primary> p<39> c<37> l<3:31> el<3:34>
                        n<> u<37> t<Primary_literal> p<38> c<36> l<3:31> el<3:34>
                          n<inp> u<36> t<StringConst> p<37> l<3:31> el<3:34>
                    n<> u<41> t<CLOSE_PARENS> p<42> l<3:34> el<3:35>
        n<> u<48> t<ENDMODULE> p<49> l<4:1> el<4:10>
    n<> u<67> t<Description> p<68> c<66> l<6:1> el<8:10>
      n<> u<66> t<Module_declaration> p<67> c<64> l<6:1> el<8:10>
        n<> u<64> t<Module_ansi_header> p<66> c<51> s<65> l<6:1> el<7:22>
          n<module> u<51> t<Module_keyword> p<64> s<52> l<6:1> el<6:7>
          n<bus_conn> u<52> t<StringConst> p<64> s<63> l<6:8> el<6:16>
          n<> u<63> t<List_of_port_declarations> p<64> c<62> l<6:17> el<7:21>
            n<> u<62> t<Ansi_port_declaration> p<63> c<56> l<7:1> el<7:20>
              n<> u<56> t<Net_port_header> p<62> c<53> s<57> l<7:1> el<7:6>
                n<> u<53> t<PortDir_Inp> p<56> s<55> l<7:1> el<7:6>
                n<> u<55> t<Net_port_type> p<56> c<54> l<7:7> el<7:7>
                  n<> u<54> t<Data_type_or_implicit> p<55> l<7:7> el<7:7>
              n<datain> u<57> t<StringConst> p<62> s<61> l<7:7> el<7:13>
              n<> u<61> t<Constant_expression> p<62> c<60> l<7:16> el<7:20>
                n<> u<60> t<Constant_primary> p<61> c<59> l<7:16> el<7:20>
                  n<> u<59> t<Primary_literal> p<60> c<58> l<7:16> el<7:20>
                    n<> u<58> t<Number_1Tickb1> p<59> l<7:16> el<7:20>
        n<> u<65> t<ENDMODULE> p<66> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InstArray/dut.sv:2:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/InstArray/dut.sv:6:1: No timescale set for "bus_conn".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/InstArray/dut.sv:6:1: Compile module "work@bus_conn".
[INF:CP0303] ${SURELOG_DIR}/tests/InstArray/dut.sv:2:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               5
Design                                                 1
LogicNet                                               2
LogicTypespec                                          2
Module                                                 2
ModuleArray                                            1
ModuleTypespec                                         1
Port                                                   3
Range                                                  2
RefObj                                                 3
RefTypespec                                            3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InstArray/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/InstArray/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/InstArray/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/InstArray/dut.sv, line:6:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@bus_conn
  |vpiDefName:work@bus_conn
  |vpiNet:
  \_LogicNet: (work@bus_conn.datain), line:7:7, endln:7:13
    |vpiParent:
    \_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/InstArray/dut.sv, line:6:1, endln:8:10
    |vpiName:datain
    |vpiFullName:work@bus_conn.datain
  |vpiPort:
  \_Port: (datain), line:7:7, endln:7:13
    |vpiParent:
    \_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/InstArray/dut.sv, line:6:1, endln:8:10
    |vpiName:datain
    |vpiDirection:1
    |vpiHighConn:
    \_Constant: , line:7:16, endln:7:20
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLowConn:
    \_RefObj: (work@bus_conn.datain.datain), line:7:7, endln:7:13
      |vpiParent:
      \_Port: (datain), line:7:7, endln:7:13
      |vpiName:datain
      |vpiFullName:work@bus_conn.datain.datain
      |vpiActual:
      \_LogicNet: (work@bus_conn.datain), line:7:7, endln:7:13
    |vpiTypedef:
    \_RefTypespec: (work@bus_conn.datain)
      |vpiParent:
      \_Port: (datain), line:7:7, endln:7:13
      |vpiFullName:work@bus_conn.datain
      |vpiActual:
      \_LogicTypespec: , line:7:7, endln:7:7
|uhdmallModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InstArray/dut.sv, line:2:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.inp), line:2:24, endln:2:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InstArray/dut.sv, line:2:1, endln:4:10
    |vpiName:inp
    |vpiFullName:work@top.inp
  |vpiPort:
  \_Port: (inp), line:2:24, endln:2:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InstArray/dut.sv, line:2:1, endln:4:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@top.inp.inp), line:2:24, endln:2:27
      |vpiParent:
      \_Port: (inp), line:2:24, endln:2:27
      |vpiName:inp
      |vpiFullName:work@top.inp.inp
      |vpiActual:
      \_LogicNet: (work@top.inp), line:2:24, endln:2:27
    |vpiTypedef:
    \_RefTypespec: (work@top.inp)
      |vpiParent:
      \_Port: (inp), line:2:24, endln:2:27
      |vpiFullName:work@top.inp
      |vpiActual:
      \_LogicTypespec: , line:2:18, endln:2:23
  |vpiModuleArray:
  \_ModuleArray: (work@bus_conn), line:3:13, endln:3:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InstArray/dut.sv, line:2:1, endln:4:10
    |vpiName:u1
    |vpiFullName:work@bus_conn
    |vpiRange:
    \_Range: , line:3:16, endln:3:21
      |vpiParent:
      \_ModuleArray: (work@bus_conn), line:3:13, endln:3:15
      |vpiLeftRange:
      \_Constant: , line:3:17, endln:3:18
        |vpiParent:
        \_Range: , line:3:16, endln:3:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:19, endln:3:20
        |vpiParent:
        \_Range: , line:3:16, endln:3:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top.u1)
      |vpiParent:
      \_ModuleArray: (work@bus_conn), line:3:13, endln:3:15
      |vpiFullName:work@top.u1
      |vpiActual:
      \_ModuleTypespec: (bus_conn), line:3:3, endln:3:11
    |vpiPort:
    \_Port: (datain), line:3:23, endln:3:35
      |vpiParent:
      \_ModuleArray: (work@bus_conn), line:3:13, endln:3:15
      |vpiName:datain
      |vpiHighConn:
      \_RefObj: (work@top.u1.datain.inp), line:3:31, endln:3:34
        |vpiParent:
        \_Port: (datain), line:3:23, endln:3:35
        |vpiName:inp
        |vpiFullName:work@top.u1.datain.inp
        |vpiActual:
        \_LogicNet: (work@top.inp), line:2:24, endln:2:27
\_weaklyReferenced:
\_ModuleTypespec: (bus_conn), line:3:3, endln:3:11
  |vpiParent:
  \_ModuleArray: (work@bus_conn), line:3:13, endln:3:15
  |vpiName:bus_conn
\_LogicTypespec: , line:7:7, endln:7:7
\_LogicTypespec: , line:2:18, endln:2:23
  |vpiRange:
  \_Range: , line:2:18, endln:2:23
    |vpiParent:
    \_LogicTypespec: , line:2:18, endln:2:23
    |vpiLeftRange:
    \_Constant: , line:2:19, endln:2:20
      |vpiParent:
      \_Range: , line:2:18, endln:2:23
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:2:21, endln:2:22
      |vpiParent:
      \_Range: , line:2:18, endln:2:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
