{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79926,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79974,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000738258,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000897015,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000345366,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000897015,
	"finish__design__instance__count__class:antenna_cell": 15,
	"finish__design__instance__count__class:clock_buffer": 210,
	"finish__design__instance__count__class:timing_repair_buffer": 1852,
	"finish__design__instance__count__class:inverter": 113,
	"finish__design__instance__count__class:clock_inverter": 45,
	"finish__design__instance__count__class:sequential_cell": 1274,
	"finish__design__instance__count__class:multi_input_combinational_cell": 5034,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.38713,
	"finish__clock__skew__setup": 0.513869,
	"finish__clock__skew__hold": 0.802625,
	"finish__timing__drv__max_slew_limit": 0.0613249,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.734263,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 2,
	"finish__power__internal__total": 0.011235,
	"finish__power__switching__total": 0.00722073,
	"finish__power__leakage__total": 3.54335e-08,
	"finish__power__total": 0.0184558,
	"finish__design__io": 12,
	"finish__design__die__area": 234000,
	"finish__design__core__area": 204256,
	"finish__design__instance__count": 11258,
	"finish__design__instance__area": 87983.1,
	"finish__design__instance__count__stdcell": 11258,
	"finish__design__instance__area__stdcell": 87983.1,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.43075,
	"finish__design__instance__utilization__stdcell": 0.43075,
	"finish__design__rows": 179,
	"finish__design__rows:unithd": 179,
	"finish__design__sites": 163248,
	"finish__design__sites:unithd": 163248,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}