---
layout: default
title: Lintã¨å½¢å¼æ¤œè¨¼ï¼ˆStatic Verificationï¼‰
---

---

# ğŸ§ª Lintã¨å½¢å¼æ¤œè¨¼ï¼ˆStatic Verificationï¼‰  
**ğŸ§ª Lint and Formal (Static) Verification**

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

æœ¬ç¯€ã§ã¯ã€RTLè¨­è¨ˆæ®µéšã«ãŠã„ã¦è«–ç†çš„ãªèª¤ã‚Šã‚„ä¸æ•´åˆã‚’æ¤œå‡ºã™ã‚‹ãŸã‚ã®  
**Lintï¼ˆæ§‹æ–‡ãƒ»è«–ç†ãƒã‚§ãƒƒã‚¯ï¼‰** ãŠã‚ˆã³ **å½¢å¼æ¤œè¨¼ï¼ˆFormal Verificationï¼‰** ã®åŸºæœ¬ã‚’è§£èª¬ã—ã¾ã™ã€‚  
ç‰¹ã«SoCè¨­è¨ˆã§ã¯ã€**å®Ÿè£…å‰ã®é™çš„æ¤œè¨¼ãŒãƒã‚°ã®æ—©æœŸç™ºè¦‹ã¨è¨­è¨ˆå“è³ªã®ç¢ºä¿ã«ä¸å¯æ¬ **ã§ã™ã€‚

This section introduces the basics of **Lint (syntactic/logical checks)** and **Formal Verification**  
to detect logic errors and inconsistencies at the RTL design stage.  
Especially in SoC development, **static verification is essential for early bug detection and design quality assurance**.

---

## ğŸ” Lintã¨ã¯ï¼Ÿï½œWhat is Lint?

Lintã¯ã€HDLè¨˜è¿°ã«æ½œã‚€**æ§‹æ–‡ã‚¨ãƒ©ãƒ¼ã‚„è«–ç†çš„ãªéæ¨å¥¨è¨˜è¿°**ã‚’æ¤œå‡ºã™ã‚‹é™çš„è§£ææ‰‹æ³•ã§ã™ã€‚  
Lint is a static analysis method to detect **syntactic errors and bad coding practices** in HDL descriptions.

### âœ”ï¸ ãƒã‚§ãƒƒã‚¯å†…å®¹ä¾‹ï½œExamples of Checks

- æœªæ¥ç¶šãƒãƒ¼ãƒˆï¼æœªä½¿ç”¨ä¿¡å·  
  *Unconnected ports / unused signals*
- åŒåå¤‰æ•°ã®ã‚¹ã‚³ãƒ¼ãƒ—è¡çª  
  *Variable name scope collisions*
- æ¨å¥¨ã•ã‚Œãªã„è¨˜è¿°ï¼ˆéåŒæœŸãƒªã‚»ãƒƒãƒˆã€è¤‡é›‘ãª if-caseï¼‰  
  *Discouraged descriptions (e.g., asynchronous resets, complex if-cases)*
- ä¿¡å·å¹…ã®ãƒŸã‚¹ãƒãƒƒãƒ  
  *Bit-width mismatches*
- `case` æ–‡ã®æ¼ã‚Œã€`default` ã®æ¬ å¦‚  
  *Missing `case` branches or lacking `default`*

### âœ”ï¸ ä¸»ãªãƒ„ãƒ¼ãƒ«ï½œPopular Tools

| ãƒ„ãƒ¼ãƒ«åï½œTool | ç¨®é¡ï½œType | å‚™è€ƒï½œRemarks |
|--------------|------------|---------------------------|
| `Verilator` | OSS | Verilogå°‚ç”¨ã€‚C++å¤‰æ›ã«ã‚ˆã‚‹ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚‚å¯èƒ½<br>*Verilog only; also supports C++ simulation* |
| `SpyGlass` | å•†ç”¨ï½œCommercial | Lintã‚„CDCè§£æã®æ¥­ç•Œæ¨™æº–<br>*Industry standard for Lint and CDC* |
| `Ascent Lint` | å•†ç”¨ï½œCommercial | ã‚¹ã‚¿ã‚¤ãƒ«ã‚¬ã‚¤ãƒ‰æº–æ‹ ã€é«˜é€Ÿå‡¦ç†<br>*Fast analysis with style guide compliance* |

---

## ğŸ“ å½¢å¼æ¤œè¨¼ã¨ã¯ï¼Ÿï½œWhat is Formal Verification?

å½¢å¼æ¤œè¨¼ã¯ã€è¨­è¨ˆä»•æ§˜ã¨RTLãŒ**å¸¸ã«è«–ç†çš„ã«ä¸€è‡´ã—ã¦ã„ã‚‹ã‹ã‚’è¨¼æ˜ã™ã‚‹æ‰‹æ³•**ã§ã™ã€‚  
Formal verification is a method to **mathematically prove that RTL behavior matches the intended specification**.

### âœ”ï¸ æ¤œè¨¼æŠ€è¡“ï½œVerification Techniques

- **ç­‰ä¾¡æ€§æ¤œè¨¼ï¼ˆEquivalence Checkï¼‰**ï¼š  
  *Verify logical equivalence between RTL and gate netlist*

- **ãƒ—ãƒ­ãƒ‘ãƒ†ã‚£æ¤œè¨¼ï¼ˆProperty Checkingï¼‰**ï¼š  
  *Verify if system behaviors always satisfy specified properties (e.g., SystemVerilog Assertions)*

### âœ”ï¸ ç‰¹å¾´ï½œCharacteristics

- **ãƒ™ã‚¯ãƒˆãƒ«éä¾å­˜**ï¼šã™ã¹ã¦ã®çŠ¶æ…‹ã‚’ç¶²ç¾…  
  *Vector-independent: explores all possible states*
- **é«˜ã‚«ãƒãƒ¬ãƒƒã‚¸**ï¼šãƒã‚°ã®æ—©æœŸç™ºè¦‹ã«æœ‰åŠ¹  
  *High coverage: effective for early bug detection*
- **çŠ¶æ…‹ç©ºé–“çˆ†ç™ºã®ãƒªã‚¹ã‚¯**ï¼šåæŸã—ãªã„å ´åˆã‚‚ã‚ã‚Š  
  *Risk of state explosion: may not converge*

---

## ğŸ§° CDCè§£æï½œClock Domain Crossing (CDC) Analysis

è¤‡æ•°ã®ã‚¯ãƒ­ãƒƒã‚¯ãƒ‰ãƒ¡ã‚¤ãƒ³ã‚’æŒã¤è¨­è¨ˆã«ãŠã„ã¦ã€**éåŒæœŸå‹•ä½œã«ã‚ˆã‚‹ä¸æ•´åˆ**ã‚’é™çš„ã«æ¤œå‡ºã—ã¾ã™ã€‚  
CDC analysis statically detects **inconsistencies caused by asynchronous clock domains**.

### âœ”ï¸ ãƒã‚§ãƒƒã‚¯å†…å®¹ï½œCheck Items

- éåŒæœŸé–“ã®ä¿¡å·ä¼æ’­ã®å•é¡Œ  
  *Signal transition issues across asynchronous domains*
- åŒæœŸåŒ–FFï¼ˆ2æ®µãªã©ï¼‰ã®ä¸è¶³  
  *Missing synchronizer flip-flops*
- ãƒªã‚»ãƒƒãƒˆã‚„ enable ä¿¡å·ã®é…ç·šãƒŸã‚¹  
  *Issues with global reset or enable signal distribution*

### âœ”ï¸ ä¸»ãªãƒ„ãƒ¼ãƒ«ï½œPopular Tools

| ãƒ„ãƒ¼ãƒ«åï½œTool | ç¨®é¡ï½œType | å‚™è€ƒï½œRemarks |
|--------------|------------|-----------------------------|
| `SpyGlass CDC` | å•†ç”¨ | CDCç‰¹åŒ–ã®é™çš„æ¤œè¨¼ãƒ„ãƒ¼ãƒ«<br>*Specialized CDC static checker* |
| `Conformal CDC` | å•†ç”¨ | æ©Ÿèƒ½ãƒ–ãƒ­ãƒƒã‚¯å˜ä½ã®è©³ç´°è§£æ<br>*Detailed block-level analysis* |
| `OpenTimer` | OSS | ä¸€éƒ¨CDCè§£æã«å¯¾å¿œ<br>*Partial CDC checking support* |

---

## ğŸ¯ æ•™æçš„æ„ç¾©ï½œEducational Significance

- **Lint** ã¯æ§‹æ–‡ã¨ã‚¹ã‚¿ã‚¤ãƒ«ã®ç†è§£ã‚’åŠ©ã‘ã€**è¨˜è¿°å“è³ªã‚’å‘ä¸Š**ã•ã›ã‚‹  
  *Lint improves coding style and HDL syntax awareness.*

- **å½¢å¼æ¤œè¨¼** ã¯ä»•æ§˜ã‚’**è«–ç†çš„ã«ç†è§£ãƒ»è¨¼æ˜ã™ã‚‹èƒ½åŠ›ã‚’è‚²æˆ**ã™ã‚‹  
  *Formal verification trains the ability to validate logic against intent.*

- **CDCè§£æ** ã«ã‚ˆã‚Šã€éåŒæœŸè¨­è¨ˆã«å¿…è¦ãª**ä¿¡é ¼æ€§ã®è¦–ç‚¹ãŒèº«ã«ä»˜ã**  
  *CDC checks provide insights into reliability for asynchronous designs.*

---

## ğŸ”— é–¢é€£ç« ï½œRelated Chapters

- [`chapter5_soc_design_flow`](../chapter5_soc_design_flow/README.md)ï¼šRTLè¨˜è¿°ã¨è«–ç†åˆæˆãƒ•ãƒ­ãƒ¼  
  *RTL and synthesis process overview*

- [`openlane_validation.md`](./openlane_validation.md)ï¼šé…ç½®é…ç·šå¾Œã®æ¤œè¨¼ã¨ã®é€£æº  
  *Verification after physical design via OpenLane*

---

### ğŸ¤– å¿œç”¨ç·¨ ç¬¬7ç« ï¼šè‡ªå‹•åŒ–ã¨å®Ÿè£…æ¤œè¨¼æŠ€è¡“ï½œApplied Chapter 7: Automation and Implementation Verification  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œGo to Chapter](./README.md)

---

Â© 2025 Shinichi Samizo / MIT License
