--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o
glib_gbt_example_design.twr glib_gbt_example_design.pcf

Design file:              glib_gbt_example_design.ncd
Physical constraint file: glib_gbt_example_design.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y69.A6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.021ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.986ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.AQ      Tcklo                 0.355   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y75.A1      net (fanout=1)        0.579   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y75.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X48Y68.B2      net (fanout=2)        0.877   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X48Y68.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X48Y68.A6      net (fanout=1)        0.125   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X48Y68.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X51Y69.B1      net (fanout=1)        0.595   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X51Y69.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X51Y69.A6      net (fanout=1)        0.110   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
    SLICE_X51Y69.CLK     Tas                   0.073   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.986ns (0.700ns logic, 2.286ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X50Y75.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.206ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.AQ      Tcklo                 0.355   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y75.A1      net (fanout=1)        0.579   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y75.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X50Y75.AX      net (fanout=2)        0.135   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y75.CLK     Tdick                 0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (0.457ns logic, 0.714ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X51Y75.A1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.042ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.007ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.AQ      Tcklo                 0.355   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y75.A1      net (fanout=1)        0.579   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y75.CLK     Tas                   0.073   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.428ns logic, 0.579ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X51Y75.A1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.244ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.AQ      Tcklo                 0.095   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y75.A1      net (fanout=1)        0.204   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y75.CLK     Tah         (-Th)     0.055   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.244ns (0.040ns logic, 0.204ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X50Y75.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.313ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.AQ      Tcklo                 0.095   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y75.A1      net (fanout=1)        0.204   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y75.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X50Y75.AX      net (fanout=2)        0.056   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y75.CLK     Tckdi       (-Th)     0.076   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.053ns logic, 0.260ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y69.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.011ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.011ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/rxIlaControl_from_icon<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y76.AQ      Tcklo                 0.095   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y75.A1      net (fanout=1)        0.204   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y75.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X48Y68.B2      net (fanout=2)        0.328   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X48Y68.B       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X48Y68.A6      net (fanout=1)        0.053   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X48Y68.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X51Y69.B1      net (fanout=1)        0.212   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X51Y69.B       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X51Y69.A6      net (fanout=1)        0.038   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
    SLICE_X51Y69.CLK     Tah         (-Th)     0.055   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.011ns (0.176ns logic, 0.835ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y76.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.567ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.520ns (Levels of Logic = 0)
  Clock Path Skew:      -2.445ns (1.847 - 4.292)
  Source Clock:         FMC1_LA_P_2_OBUF rising
  Destination Clock:    usr/rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y84.AQ      Tcko                  0.381   usr/rxIla/U0/I_NO_D.U_ILA/iARM
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X51Y76.SR      net (fanout=9)        0.842   usr/rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X51Y76.CLK     Trck                  0.297   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.678ns logic, 0.842ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y76.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.380ns (data path)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.380ns (Levels of Logic = 2)
  Source Clock:         usr/rxIlaControl_from_icon<0> rising

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y84.AQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X66Y84.A2      net (fanout=2)        0.861   usr/icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X66Y84.AMUX    Tilo                  0.194   usr/txIlaControl_from_icon<20>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X51Y78.A3      net (fanout=20)       1.572   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X51Y78.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X51Y76.CLK     net (fanout=5)        0.348   usr/rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.380ns (0.599ns logic, 2.781ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.349ns (data path)
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.349ns (Levels of Logic = 2)
  Source Clock:         usr/rxIlaControl_from_icon<0> rising

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y90.DQ      Tcko                  0.337   usr/icon/U0/U_ICON/iSYNC
                                                       usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X59Y90.B2      net (fanout=1)        0.476   usr/icon/U0/U_ICON/iSYNC
    SLICE_X59Y90.B       Tilo                  0.068   usr/txrxIla/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X51Y78.A2      net (fanout=31)       2.052   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X51Y78.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X51Y76.CLK     net (fanout=5)        0.348   usr/rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.349ns (0.473ns logic, 2.876ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.244ns (data path)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.244ns (Levels of Logic = 2)
  Source Clock:         usr/rxIlaControl_from_icon<0> rising

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y84.BQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X66Y84.A3      net (fanout=3)        0.737   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X66Y84.AMUX    Tilo                  0.182   usr/txIlaControl_from_icon<20>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X51Y78.A3      net (fanout=20)       1.572   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X51Y78.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X51Y76.CLK     net (fanout=5)        0.348   usr/rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (0.587ns logic, 2.657ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y76.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.025ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.550ns (Levels of Logic = 0)
  Clock Path Skew:      -0.475ns (1.745 - 2.220)
  Source Clock:         FMC1_LA_P_2_OBUF rising
  Destination Clock:    usr/rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y84.AQ      Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iARM
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X51Y76.SR      net (fanout=9)        0.360   usr/rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X51Y76.CLK     Tremck      (-Th)    -0.075   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.190ns logic, 0.360ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X24Y90.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X24Y90.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" 
TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2334 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.244ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_20 (SLICE_X37Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_20 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.925 - 0.940)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y90.A       Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X25Y90.A5      net (fanout=1)        0.179   system/rst/rst_powerup_b
    SLICE_X25Y90.A       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X37Y107.SR     net (fanout=5)        1.949   system/rst/rst_from_orGate
    SLICE_X37Y107.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (2.066ns logic, 2.128ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_21 (SLICE_X37Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.925 - 0.940)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y90.A       Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X25Y90.A5      net (fanout=1)        0.179   system/rst/rst_powerup_b
    SLICE_X25Y90.A       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X37Y107.SR     net (fanout=5)        1.949   system/rst/rst_from_orGate
    SLICE_X37Y107.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_21
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (2.066ns logic, 2.128ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_22 (SLICE_X37Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.925 - 0.940)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y90.A       Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X25Y90.A5      net (fanout=1)        0.179   system/rst/rst_powerup_b
    SLICE_X25Y90.A       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X37Y107.SR     net (fanout=5)        1.949   system/rst/rst_from_orGate
    SLICE_X37Y107.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_22
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (2.066ns logic, 2.128ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_17 (SLICE_X37Y104.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_17 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_17 to system/rst/dlyRstCtrl.timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y104.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/dlyRstCtrl.timer_17
    SLICE_X37Y104.C5     net (fanout=4)        0.066   system/rst/dlyRstCtrl.timer_17
    SLICE_X37Y104.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT91
                                                       system/rst/dlyRstCtrl.timer_17
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_24 (SLICE_X37Y107.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_24 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_24 to system/rst/dlyRstCtrl.timer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_24
    SLICE_X37Y107.C5     net (fanout=4)        0.070   system/rst/dlyRstCtrl.timer_24
    SLICE_X37Y107.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT171
                                                       system/rst/dlyRstCtrl.timer_24
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_3 (SLICE_X37Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_3 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_3 to system/rst/dlyRstCtrl.timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y103.AQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_7
                                                       system/rst/dlyRstCtrl.timer_3
    SLICE_X37Y103.A5     net (fanout=4)        0.071   system/rst/dlyRstCtrl.timer_3
    SLICE_X37Y103.CLK    Tah         (-Th)     0.055   system/rst/dlyRstCtrl.timer_7
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT211
                                                       system/rst/dlyRstCtrl.timer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X24Y90.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X24Y90.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" 
TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" TS_XPOINT1_CLK3_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkDiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkDiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkDiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p 
PHASE 2.0833 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51 paths analyzed, 46 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X55Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseshift_r0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      1.829ns (Levels of Logic = 0)
  Clock Path Skew:      -0.072ns (1.607 - 1.679)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG to usr/txpll/mmc_ctrl_inst/phaseshift_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y62.CQ      Tcko                  0.337   usr/sync_from_vio<12>
                                                       usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG
    SLICE_X55Y48.AX      net (fanout=1)        1.458   usr/sync_from_vio<12>
    SLICE_X55Y48.CLK     Tdick                 0.034   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r0
    -------------------------------------------------  ---------------------------
    Total                                      1.829ns (0.371ns logic, 1.458ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X54Y48.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.943 - 1.002)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y48.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1
    SLICE_X52Y48.A2      net (fanout=2)        0.477   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<1>
    SLICE_X52Y48.COUT    Topcya                0.409   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X52Y49.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X52Y49.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y48.A2      net (fanout=1)        0.715   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y48.CLK     Tas                   0.073   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.268ns (1.076ns logic, 1.192ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.943 - 1.002)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y48.CQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2
    SLICE_X52Y48.A3      net (fanout=2)        0.355   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<2>
    SLICE_X52Y48.COUT    Topcya                0.409   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X52Y49.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X52Y49.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y48.A2      net (fanout=1)        0.715   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y48.CLK     Tas                   0.073   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.146ns (1.076ns logic, 1.070ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.943 - 1.002)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y48.CQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2
    SLICE_X52Y48.A3      net (fanout=2)        0.355   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<2>
    SLICE_X52Y48.COUT    Topcya                0.369   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lutdi1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X52Y49.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X52Y49.CMUX    Tcinc                 0.257   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y48.A2      net (fanout=1)        0.715   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X54Y48.CLK     Tas                   0.073   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.106ns (1.036ns logic, 1.070ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmcm_inst/pll/mmcm_adv_inst (MMCM_ADV_X0Y1.PSEN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Destination:          usr/txpll/mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Requirement:          4.166ns
  Data Path Delay:      2.158ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (1.536 - 1.516)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM to usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y45.CMUX    Tshcko                0.420   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    MMCM_ADV_X0Y1.PSEN   net (fanout=2)        0.698   usr/txpll/phaseShift_to_pll
    MMCM_ADV_X0Y1.PSCLK  Tmmcmdck_PSEN         1.040   usr/txpll/mmcm_inst/pll/mmcm_adv_inst
                                                       usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.158ns (1.460ns logic, 0.698ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X54Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseshift_r1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseshift_r1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y48.BQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r1
    SLICE_X54Y48.A6      net (fanout=1)        0.051   usr/txpll/mmc_ctrl_inst/phaseshift_r1
    SLICE_X54Y48.CLK     Tah         (-Th)     0.055   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.094ns (0.043ns logic, 0.051ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (SLICE_X54Y45.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y45.CQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X54Y45.C5      net (fanout=3)        0.078   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X54Y45.CLK     Tah         (-Th)     0.082   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_rstpot
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    -------------------------------------------------  ---------------------------
    Total                                      0.094ns (0.016ns logic, 0.078ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (SLICE_X54Y45.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y45.CQ      Tcko                  0.098   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X54Y45.C5      net (fanout=3)        0.078   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X54Y45.CLK     Tah         (-Th)     0.056   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.120ns (0.042ns logic, 0.078ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/dtc_top/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" 
TS_XPOINT1_CLK3_P         / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1 = PERIOD TIMEGRP "usr_clkDiv_clkout1" TS_XPOINT1_CLK3_P
        / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X6Y46.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X6Y46.WRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X6Y44.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" 
TS_XPOINT1_CLK3_P         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0 = PERIOD TIMEGRP "usr_clkDiv_clkout0" TS_XPOINT1_CLK3_P
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X57Y59.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X57Y59.CLK
  Clock network: usr/clk_40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP "usr_clkDiv_clkout2" 
TS_XPOINT1_CLK3_P         PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout2 = PERIOD TIMEGRP "usr_clkDiv_clkout2" TS_XPOINT1_CLK3_P
        PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout3_buf/I0
  Logical resource: usr/clkDiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/clkDiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/txData_from_dtcfetop<49>/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_54/CK
  Location pin: SLICE_X101Y89.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/txData_from_dtcfetop<49>/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_54/CK
  Location pin: SLICE_X101Y89.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout1_0"         TS_XPOINT1_CLK3_N / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9499 paths analyzed, 6337 endpoints analyzed, 45 failing endpoints
 45 timing errors detected. (45 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.079ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X6Y44.DIBDI0), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.125ns
  Data Path Delay:      3.916ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (1.498 - 1.581)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram to usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y48.DO2     Trcko_DOA             2.073   usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                                       usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    SLICE_X97Y115.A5     net (fanout=2)        0.858   usr/dtc_top/dtc/douta_0<2>
    SLICE_X97Y115.A      Tilo                  0.068   usr/dtc_top/dtc/din_buff_0<2>
                                                       usr/dtc_top/dtc/Mmux_din_buff_031
    RAMB18_X6Y44.DIBDI0  net (fanout=1)        0.717   usr/dtc_top/dtc/din_buff_0<2>
    RAMB18_X6Y44.WRCLK   Trdck_DIA             0.200   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.916ns (2.341ns logic, 1.575ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cycle (FF)
  Destination:          usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.125ns
  Data Path Delay:      1.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.985 - 0.930)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cycle to usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y116.AQ     Tcko                  0.337   usr/dtc_top/dtc/cycle
                                                       usr/dtc_top/dtc/cycle
    SLICE_X97Y115.A6     net (fanout=18)       0.368   usr/dtc_top/dtc/cycle
    SLICE_X97Y115.A      Tilo                  0.068   usr/dtc_top/dtc/din_buff_0<2>
                                                       usr/dtc_top/dtc/Mmux_din_buff_031
    RAMB18_X6Y44.DIBDI0  net (fanout=1)        0.717   usr/dtc_top/dtc/din_buff_0<2>
    RAMB18_X6Y44.WRCLK   Trdck_DIA             0.200   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.690ns (0.605ns logic, 1.085ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X6Y44.DIADI8), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.125ns
  Data Path Delay:      3.836ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (1.498 - 1.581)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram to usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y48.DO1     Trcko_DOA             2.073   usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                                       usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    SLICE_X96Y116.A6     net (fanout=2)        0.770   usr/dtc_top/dtc/douta_0<1>
    SLICE_X96Y116.A      Tilo                  0.068   usr/dtc_top/dtc/din_buff_0<1>
                                                       usr/dtc_top/dtc/Mmux_din_buff_021
    RAMB18_X6Y44.DIADI8  net (fanout=1)        0.725   usr/dtc_top/dtc/din_buff_0<1>
    RAMB18_X6Y44.WRCLK   Trdck_DIA             0.200   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.836ns (2.341ns logic, 1.495ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cycle (FF)
  Destination:          usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.125ns
  Data Path Delay:      1.795ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.985 - 0.930)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cycle to usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y116.AQ     Tcko                  0.337   usr/dtc_top/dtc/cycle
                                                       usr/dtc_top/dtc/cycle
    SLICE_X96Y116.A5     net (fanout=18)       0.465   usr/dtc_top/dtc/cycle
    SLICE_X96Y116.A      Tilo                  0.068   usr/dtc_top/dtc/din_buff_0<1>
                                                       usr/dtc_top/dtc/Mmux_din_buff_021
    RAMB18_X6Y44.DIADI8  net (fanout=1)        0.725   usr/dtc_top/dtc/din_buff_0<1>
    RAMB18_X6Y44.WRCLK   Trdck_DIA             0.200   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.795ns (0.605ns logic, 1.190ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X6Y44.DIBDI8), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Destination:          usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.125ns
  Data Path Delay:      3.827ns (Levels of Logic = 1)
  Clock Path Skew:      -0.083ns (1.498 - 1.581)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram to usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y48.DO3     Trcko_DOA             2.073   usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                                       usr/dtc_top/dtc/cicbram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    SLICE_X96Y115.A5     net (fanout=2)        0.876   usr/dtc_top/dtc/douta_0<3>
    SLICE_X96Y115.A      Tilo                  0.068   usr/dtc_top/dtc/din_buff_0<3>
                                                       usr/dtc_top/dtc/Mmux_din_buff_041
    RAMB18_X6Y44.DIBDI8  net (fanout=1)        0.610   usr/dtc_top/dtc/din_buff_0<3>
    RAMB18_X6Y44.WRCLK   Trdck_DIA             0.200   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.827ns (2.341ns logic, 1.486ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/cycle (FF)
  Destination:          usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          3.125ns
  Data Path Delay:      1.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.985 - 0.930)
  Source Clock:         usr/clk_320 rising at 0.000ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/cycle to usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y116.AQ     Tcko                  0.337   usr/dtc_top/dtc/cycle
                                                       usr/dtc_top/dtc/cycle
    SLICE_X96Y115.A6     net (fanout=18)       0.386   usr/dtc_top/dtc/cycle
    SLICE_X96Y115.A      Tilo                  0.068   usr/dtc_top/dtc/din_buff_0<3>
                                                       usr/dtc_top/dtc/Mmux_din_buff_041
    RAMB18_X6Y44.DIBDI8  net (fanout=1)        0.610   usr/dtc_top/dtc/din_buff_0<3>
    RAMB18_X6Y44.WRCLK   Trdck_DIA             0.200   usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (0.605ns logic, 0.996ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_TQ0.G_TW[30].U_TQ (SLICE_X100Y90.C2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/DTC_FE_OUT_70 (FF)
  Destination:          usr/txrxIla/U0/I_TQ0.G_TW[30].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (1.407 - 1.320)
  Source Clock:         usr/clk_40sh rising at 6.250ns
  Destination Clock:    usr/clk_320 rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/DTC_FE_OUT_70 to usr/txrxIla/U0/I_TQ0.G_TW[30].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y90.AMUX   Tshcko                0.130   usr/txData_from_dtcfetop<25>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_70
    SLICE_X100Y90.C2     net (fanout=6)        0.271   usr/txData_from_dtcfetop<30>
    SLICE_X100Y90.CLK    Tah         (-Th)     0.086   usr/txrxIla/U0/iTRIG_IN<43>
                                                       usr/txData_from_dtcfetop<30>_rt
                                                       usr/txrxIla/U0/I_TQ0.G_TW[30].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (0.044ns logic, 0.271ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 (RAMB36_X4Y16.DIBDI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[471].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.777 - 0.670)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[471].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y77.DQ         Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<471>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[471].I_SRLT_NE_0.FF
    RAMB36_X4Y16.DIBDI4     net (fanout=1)        0.194   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<471>
    RAMB36_X4Y16.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.111ns (-0.083ns logic, 0.194ns route)
                                                          (-74.8% logic, 174.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAMB36_X4Y24.DIBDI20), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[975].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.777 - 0.617)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[975].I_SRLT_NE_0.FF to usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y116.BQ        Tcko                  0.115   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<973>
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[975].I_SRLT_NE_0.FF
    RAMB36_X4Y24.DIBDI20    net (fanout=1)        0.248   usr/txrxIla/U0/I_NO_D.U_ILA/iDATA<975>
    RAMB36_X4Y24.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
                                                          usr/txrxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.165ns (-0.083ns logic, 0.248ns route)
                                                          (-50.3% logic, 150.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout1_0 = PERIOD TIMEGRP "usr_clkDiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X6Y46.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc_top/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X6Y46.WRCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc_top/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X6Y44.RDCLK
  Clock network: usr/clk_320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout0_0"         TS_XPOINT1_CLK3_N HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout0_0 = PERIOD TIMEGRP "usr_clkDiv_clkout0_0"
        TS_XPOINT1_CLK3_N HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout1_buf/I0
  Logical resource: usr/clkDiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: usr/clkDiv/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X57Y59.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X57Y59.CLK
  Clock network: usr/clk_40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP 
"usr_clkDiv_clkout2_0"         TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.680ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_61 (SLICE_X103Y88.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_17 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_61 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.919ns (Levels of Logic = 0)
  Clock Path Skew:      -0.188ns (2.936 - 3.124)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_17 to usr/dtc_top/dtc/DTC_FE_OUT_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y112.BQ    Tcko                  0.337   usr/dtc_top/dtc/EPORT_OUT<19>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_17
    SLICE_X103Y88.DX     net (fanout=1)        1.548   usr/dtc_top/dtc/EPORT_OUT<17>
    SLICE_X103Y88.CLK    Tdick                 0.034   usr/txData_from_dtcfetop<21>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_61
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (0.371ns logic, 1.548ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_53 (SLICE_X105Y90.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_25 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_53 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.846ns (Levels of Logic = 1)
  Clock Path Skew:      -0.189ns (2.935 - 3.124)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_25 to usr/dtc_top/dtc/DTC_FE_OUT_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y113.BQ    Tcko                  0.337   usr/dtc_top/dtc/EPORT_OUT<27>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_25
    SLICE_X105Y90.D5     net (fanout=1)        1.467   usr/dtc_top/dtc/EPORT_OUT<25>
    SLICE_X105Y90.CLK    Tas                   0.042   usr/txData_from_dtcfetop<3>
                                                       usr/dtc_top/dtc/EPORT_OUT<25>_rt
                                                       usr/dtc_top/dtc/DTC_FE_OUT_53
    -------------------------------------------------  ---------------------------
    Total                                      1.846ns (0.379ns logic, 1.467ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_64 (SLICE_X104Y90.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_12 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_64 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.831ns (Levels of Logic = 0)
  Clock Path Skew:      -0.187ns (2.935 - 3.122)
  Source Clock:         usr/clk_320 rising at 3.125ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_12 to usr/dtc_top/dtc/DTC_FE_OUT_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y110.AQ    Tcko                  0.337   usr/dtc_top/dtc/EPORT_OUT<12>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_12
    SLICE_X104Y90.CX     net (fanout=1)        1.460   usr/dtc_top/dtc/EPORT_OUT<12>
    SLICE_X104Y90.CLK    Tdick                 0.034   usr/txData_from_dtcfetop<25>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_64
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (0.371ns logic, 1.460ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP "usr_clkDiv_clkout2_0"
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_41 (SLICE_X105Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_5 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.408 - 1.322)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_5 to usr/dtc_top/dtc/DTC_FE_OUT_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y111.BQ    Tcko                  0.098   usr/dtc_top/dtc/EPORT_OUT<7>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_5
    SLICE_X105Y90.BX     net (fanout=1)        0.429   usr/dtc_top/dtc/EPORT_OUT<5>
    SLICE_X105Y90.CLK    Tckdi       (-Th)     0.076   usr/txData_from_dtcfetop<3>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_41
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.022ns logic, 0.429ns route)
                                                       (4.9% logic, 95.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_40 (SLICE_X105Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_4 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.408 - 1.322)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_4 to usr/dtc_top/dtc/DTC_FE_OUT_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y111.AQ    Tcko                  0.098   usr/dtc_top/dtc/EPORT_OUT<7>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_4
    SLICE_X105Y90.AX     net (fanout=1)        0.430   usr/dtc_top/dtc/EPORT_OUT<4>
    SLICE_X105Y90.CLK    Tckdi       (-Th)     0.076   usr/txData_from_dtcfetop<3>
                                                       usr/dtc_top/dtc/DTC_FE_OUT_40
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.022ns logic, 0.430ns route)
                                                       (4.9% logic, 95.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/dtc/DTC_FE_OUT_50 (SLICE_X105Y90.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/dtc/eports_trig/eport_out_30 (FF)
  Destination:          usr/dtc_top/dtc/DTC_FE_OUT_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.408 - 1.322)
  Source Clock:         usr/clk_320 rising at 6.250ns
  Destination Clock:    usr/clk_40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/dtc/eports_trig/eport_out_30 to usr/dtc_top/dtc/DTC_FE_OUT_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y111.CQ    Tcko                  0.098   usr/dtc_top/dtc/EPORT_OUT<31>
                                                       usr/dtc_top/dtc/eports_trig/eport_out_30
    SLICE_X105Y90.A4     net (fanout=1)        0.479   usr/dtc_top/dtc/EPORT_OUT<30>
    SLICE_X105Y90.CLK    Tah         (-Th)     0.082   usr/txData_from_dtcfetop<3>
                                                       usr/dtc_top/dtc/EPORT_OUT<30>_rt
                                                       usr/dtc_top/dtc/DTC_FE_OUT_50
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.016ns logic, 0.479ns route)
                                                       (3.2% logic, 96.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkDiv_clkout2_0 = PERIOD TIMEGRP "usr_clkDiv_clkout2_0"
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkDiv/clkout3_buf/I0
  Logical resource: usr/clkDiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/clkDiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/txData_from_dtcfetop<49>/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_54/CK
  Location pin: SLICE_X101Y89.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/txData_from_dtcfetop<49>/CLK
  Logical resource: usr/dtc_top/dtc/DTC_FE_OUT_54/CK
  Location pin: SLICE_X101Y89.CLK
  Clock network: usr/clk_40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         
"usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y17.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Logical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: usr/txpll/mmcm_inst/pll/clkout0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP        
 "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7852 paths analyzed, 3043 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.293ns.
--------------------------------------------------------------------------------

Paths for end point usr/reg_Tx_0_96 (SLICE_X100Y102.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Tx_0_96 (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.001ns (Levels of Logic = 1)
  Clock Path Skew:      -0.187ns (0.859 - 1.046)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Tx_0_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y17.DOADO26 Trcko_DO              2.073   usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X100Y102.A1    net (fanout=8)        2.855   usr/doutb_tx_0<17>
    SLICE_X100Y102.CLK   Tas                   0.073   usr/reg_Tx_0<99>
                                                       usr/Mmux_addra_tx[2]_reg_Tx_0[319]_wide_mux_10_OUT3161
                                                       usr/reg_Tx_0_96
    -------------------------------------------------  ---------------------------
    Total                                      5.001ns (2.146ns logic, 2.855ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/reg_Tx_0_98 (SLICE_X100Y102.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Tx_0_98 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.918ns (Levels of Logic = 1)
  Clock Path Skew:      -0.187ns (0.859 - 1.046)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Tx_0_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y17.DOADO28 Trcko_DO              2.073   usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X100Y102.C2    net (fanout=8)        2.772   usr/doutb_tx_0<19>
    SLICE_X100Y102.CLK   Tas                   0.073   usr/reg_Tx_0<99>
                                                       usr/Mmux_addra_tx[2]_reg_Tx_0[319]_wide_mux_10_OUT3181
                                                       usr/reg_Tx_0_98
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (2.146ns logic, 2.772ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/reg_Tx_0_290 (SLICE_X81Y105.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram (RAM)
  Destination:          usr/reg_Tx_0_290 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.658ns (Levels of Logic = 1)
  Clock Path Skew:      -0.205ns (0.841 - 1.046)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram to usr/reg_Tx_0_290
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y17.DOADO17 Trcko_DO              2.073   usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
                                                       usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram
    SLICE_X81Y105.C2     net (fanout=8)        2.512   usr/doutb_tx_0<11>
    SLICE_X81Y105.CLK    Tas                   0.073   usr/reg_Tx_0<291>
                                                       usr/Mmux_addra_tx[2]_reg_Tx_0[319]_wide_mux_10_OUT2121
                                                       usr/reg_Tx_0_290
    -------------------------------------------------  ---------------------------
    Total                                      4.658ns (2.146ns logic, 2.512ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point usr/TX_O_0_233 (SLICE_X72Y88.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/reg_Tx_0_233 (FF)
  Destination:          usr/TX_O_0_233 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.434 - 0.399)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/reg_Tx_0_233 to usr/TX_O_0_233
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y87.BQ      Tcko                  0.098   usr/reg_Tx_0<235>
                                                       usr/reg_Tx_0_233
    SLICE_X72Y88.BX      net (fanout=2)        0.103   usr/reg_Tx_0<233>
    SLICE_X72Y88.CLK     Tckdi       (-Th)     0.089   usr/TX_O_0<235>
                                                       usr/TX_O_0_233
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.009ns logic, 0.103ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/TX_O_0_235 (SLICE_X72Y88.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/reg_Tx_0_235 (FF)
  Destination:          usr/TX_O_0_235 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.434 - 0.399)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/reg_Tx_0_235 to usr/TX_O_0_235
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y87.DQ      Tcko                  0.098   usr/reg_Tx_0<235>
                                                       usr/reg_Tx_0_235
    SLICE_X72Y88.DX      net (fanout=2)        0.104   usr/reg_Tx_0<235>
    SLICE_X72Y88.CLK     Tckdi       (-Th)     0.089   usr/TX_O_0<235>
                                                       usr/TX_O_0_235
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.009ns logic, 0.104ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_11 (SLICE_X97Y59.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_13 (FF)
  Destination:          usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_13 to usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y59.AQ      Tcko                  0.098   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler<39>
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_13
    SLICE_X97Y59.A5      net (fanout=12)       0.066   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler<34>
    SLICE_X97Y59.CLK     Tah         (-Th)     0.082   usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txCommonFrame_from_scrambler<39>
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/TX_DATA_I[11]_feedbackRegister[13]_XOR_164_o1
                                                       usr/dtc_top/gbtBank_1/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_11
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y17.CLKARDCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: usr/txbram_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y17.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Logical resource: usr/txpll/mmcm_inst/pll/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: usr/txpll/mmcm_inst/pll/clkout0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_XPOINT1_CLK1_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK1_P              |     25.000ns|      1.700ns|      4.244ns|            0|            0|            0|         2334|
| TS_XPOINT1_CLK1_N             |     25.000ns|      4.244ns|          N/A|            0|            0|         2334|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_XPOINT1_CLK3_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK3_P              |     25.000ns|     10.000ns|     32.632ns|            0|           45|            0|         9531|
| TS_XPOINT1_CLK3_N             |     25.000ns|     10.000ns|     32.632ns|            0|           45|            0|         9531|
|  TS_usr_clkDiv_clkout1_0      |      3.125ns|      4.079ns|          N/A|           45|            0|         9499|            0|
|  TS_usr_clkDiv_clkout0_0      |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  TS_usr_clkDiv_clkout2_0      |     25.000ns|     18.680ns|          N/A|            0|            0|           32|            0|
| TS_usr_clkDiv_clkout1         |      3.125ns|      2.500ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkDiv_clkout0         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkDiv_clkout2         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cdce_out0_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out0_p                 |      4.167ns|      2.800ns|      2.800ns|            0|            0|            0|         7903|
| TS_cdce_out0_n                |      4.167ns|      2.800ns|      0.882ns|            0|            0|           51|         7852|
|  TS_usr_txpll_mmcm_inst_pll_cl|     25.000ns|      5.293ns|          N/A|            0|            0|         7852|            0|
|  kout0_0                      |             |             |             |             |             |             |             |
| TS_usr_txpll_mmcm_inst_pll_clk|     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| out0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CDCE_OUT0_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    5.293|         |         |         |
CDCE_OUT0_P    |    5.293|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CDCE_OUT0_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    5.293|         |         |         |
CDCE_OUT0_P    |    5.293|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.244|         |         |         |
XPOINT1_CLK1_P |    4.244|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.244|         |         |         |
XPOINT1_CLK1_P |    4.244|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    4.079|         |         |         |
XPOINT1_CLK3_P |    4.079|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    4.079|         |         |         |
XPOINT1_CLK3_P |    4.079|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 45  Score: 23470  (Setup/Max: 23470, Hold: 0)

Constraints cover 19783 paths, 0 nets, and 13007 connections

Design statistics:
   Minimum period:  18.680ns{1}   (Maximum frequency:  53.533MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 15 13:09:35 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 502 MB



