[1;34m[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff][0m
sh: 1: spike-dasm: not found
Emu compiled at Apr 13 2022, 16:48:52
The image is /home/jy/oscpu/bin/non-output/cpu-tests/recursion-cpu-tests.bin
Using simulated 4096MB RAM
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using /home/jy/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 

============== Commit Group Trace (Core 0) ==============
commit group [00]: pc 008000014c cmtcnt 2
commit group [01]: pc 0080000154 cmtcnt 1
commit group [02]: pc 0080000158 cmtcnt 2
commit group [03]: pc 0080000160 cmtcnt 1
commit group [04]: pc 0080000164 cmtcnt 2
commit group [05]: pc 008000016c cmtcnt 1
commit group [06]: pc 0080000170 cmtcnt 1
commit group [07]: pc 0080000174 cmtcnt 1
commit group [08]: pc 0080000178 cmtcnt 2
commit group [09]: pc 0080000180 cmtcnt 2
commit group [10]: pc 0080000188 cmtcnt 2
commit group [11]: pc 0080000190 cmtcnt 1
commit group [12]: pc 00800000c8 cmtcnt 2
commit group [13]: pc 00800000d0 cmtcnt 2
commit group [14]: pc 00800000d8 cmtcnt 2
commit group [15]: pc 00800000e0 cmtcnt 2 <--

============== Commit Instr Trace ==============
commit inst [00]: pc 00800000c8 inst 00000717 wen 1 dst 0000000e data 00000000800000c8
commit inst [01]: pc 00800000cc inst 54870713 wen 1 dst 0000000e data 00000000800000c8
commit inst [02]: pc 00800000d0 inst 00072683 wen 1 dst 0000000d data 0000000000000001
commit inst [03]: pc 00800000d4 inst 00050793 wen 1 dst 0000000f data 000000000000095b
commit inst [04]: pc 00800000d8 inst 00b6d463 wen 0 dst 00000000 data 0000000080000078
commit inst [05]: pc 00800000dc inst 00b72023 wen 0 dst 00000000 data 0000000080000078
commit inst [06]: pc 00800000e0 inst 00000697 wen 1 dst 0000000d data 00000000800000e0
commit inst [07]: pc 00800000e4 inst 53468693 wen 1 dst 0000000d data 00000000800000e0 <--
commit inst [08]: pc 0080000134 inst 00072683 wen 1 dst 0000000d data 0000000000000000
commit inst [09]: pc 0080000138 inst 00050793 wen 1 dst 0000000f data 00000000000012b6
commit inst [10]: pc 008000013c inst 00b6d463 wen 0 dst 00000000 data 0000000080000078
commit inst [11]: pc 0080000140 inst 00b72023 wen 0 dst 00000000 data 0000000080000078
commit inst [12]: pc 0080000144 inst 00000697 wen 1 dst 0000000d data 0000000080000144
commit inst [13]: pc 0080000148 inst 4d068693 wen 1 dst 0000000d data 0000000080000614
commit inst [14]: pc 008000014c inst 0006a703 wen 1 dst 0000000e data 0000000000000001
commit inst [15]: pc 0080000150 inst 00100513 wen 1 dst 0000000a data 0000000000000001
commit inst [16]: pc 0080000154 inst 0017071b wen 1 dst 0000000e data 0000000000000002
commit inst [17]: pc 0080000158 inst 00e6a023 wen 0 dst 00000000 data 0000000080000078
commit inst [18]: pc 008000015c inst 06f05a63 wen 0 dst 00000000 data 0000000080000078
commit inst [19]: pc 0080000160 inst fe010113 wen 1 dst 00000002 data 0000000080008fc0
commit inst [20]: pc 0080000164 inst 01213023 wen 0 dst 00000000 data 0000000080000078
commit inst [21]: pc 0080000168 inst 00000917 wen 1 dst 00000012 data 0000000080000168
commit inst [22]: pc 008000016c inst 47890913 wen 1 dst 00000012 data 00000000800005e0
commit inst [23]: pc 0080000170 inst 01093703 wen 1 dst 0000000e data 00000000800000c8
commit inst [24]: pc 0080000174 inst 00813823 wen 0 dst 00000000 data 0000000080000078
commit inst [25]: pc 0080000178 inst 00913423 wen 0 dst 00000000 data 0000000080000078
commit inst [26]: pc 008000017c inst 0015841b wen 1 dst 00000008 data 0000000000000002
commit inst [27]: pc 0080000180 inst 4017d493 wen 1 dst 00000009 data 000000000000095b
commit inst [28]: pc 0080000184 inst 00113c23 wen 0 dst 00000000 data 0000000080000078
commit inst [29]: pc 0080000188 inst 00040593 wen 1 dst 0000000b data 0000000000000002
commit inst [30]: pc 008000018c inst 00048513 wen 1 dst 0000000a data 000000000000095b
commit inst [31]: pc 0080000190 inst 000700e7 wen 1 dst 00000001 data 0000000080000194

==============  REF Regs  ==============
[WARNING] difftest store queue overflow
  $0: 0x0000000000000000   ra: 0x0000000080000194   sp: 0x0000000080008fc0   gp: 0x352fdf98e52fcfc7 
  tp: 0xdcbf0f62626151e5   t0: 0x00ed0eace4dae482   t1: 0x000000008000012c   t2: 0xedfc400e6a038067 
  s0: 0x0000000000000002   s1: 0x000000000000095b   a0: 0x000000000000095b   a1: 0x0000000000000002 
  a2: 0x0000000000000001   a3: 0x0000000080000614   a4: 0x0000000080000610   a5: 0x000000000000095b 
  a6: 0xb6b252314923a1d9   a7: 0xd864129fbfcfde1f   s2: 0x00000000800005e0   s3: 0xcd7c3b8b35bef882 
  s4: 0xebc619084016065a   s5: 0xb1bcba8f7aefabc4   s6: 0xa0e62d20b46b5236   s7: 0xaecbb226c4d1e497 
  s8: 0x88bfc3bc6b955579   s9: 0xd07d9a22a3aa966a  s10: 0xe1be04456234661d  s11: 0x4c23bcb7582560ee 
  t3: 0x9f1221e4922f52ff   t4: 0xe30e9ccab7e1ce94   t5: 0xf3632551678d6045   t6: 0x5f8d2c8d47e26698 
 ft0: 0x0000806702010113  ft1: 0x0005046300008067  ft2: 0xff01011300008067  ft3: 0x0011342300100513 
 ft4: 0xff010113084000ef  ft5: 0x0011342300004537  ft6: 0x0000059300813023  ft7: 0x3e07b78300000797 
 fs0: 0x000780e782350513  fs1: 0x3c04041300000417  fa0: 0x40a7853300042783  fa1: 0xfb1ff0ef00153513 
 fa2: 0x0000079700442503  fa3: 0x40f505333e87a783  fa4: 0xf99ff0ef00153513  fa5: 0x0000079700842503 
 fa6: 0x40f505333cc7a783  fa7: 0xf81ff0ef00153513  fs2: 0x0001340300813083  fs3: 0x0101011300000513 
 fs4: 0x0005051300008067  fs5: 0x0000006f0000006b  fs6: 0x0010079300051a63  fs7: 0x0000006b00078513 
 fs8: 0x000080670000006f  fs9: 0x00113423ff010113 fs10: 0x0000051711c000ef fs11: 0xf49ff0ef32c50513 
 ft8: 0x0000006b00050513  ft9: 0x020515130000006f ft10: 0x0000829302059593 ft11: 0x0005051b03c000ef 
pc: 0x00000000800000e8 mstatus: 0x0000000000000000 mcause: 0x0000000000000000 mepc: 0x0000000000000000
                       sstatus: 0x0000000000000000 scause: 0x0000000000000000 sepc: 0x0000000000000000
satp: 0x0000000000000000
mip: 0x0000000000000000 mie: 0x0000000000000000 mscratch: 0x0000000000000000 sscratch: 0x0000000000000000
mideleg: 0x0000000000000000 medeleg: 0x0000000000000000
mtval: 0x0000000000000000 stval: 0x0000000000000000 mtvec: 0x0000000000000000 stvec: 0x0000000000000000
privilege mode:3  pmp: below
 0: cfg:0x00 addr:0x0000000000000000| 1: cfg:0x00 addr:0x0000000000000000
 2: cfg:0x00 addr:0x0000000000000000| 3: cfg:0x00 addr:0x0000000000000000
 4: cfg:0x00 addr:0x0000000000000000| 5: cfg:0x00 addr:0x0000000000000000
 6: cfg:0x00 addr:0x0000000000000000| 7: cfg:0x00 addr:0x0000000000000000
 8: cfg:0x00 addr:0x0000000000000000| 9: cfg:0x00 addr:0x0000000000000000
10: cfg:0x00 addr:0x0000000000000000|11: cfg:0x00 addr:0x0000000000000000
12: cfg:0x00 addr:0x0000000000000000|13: cfg:0x00 addr:0x0000000000000000
14: cfg:0x00 addr:0x0000000000000000|15: cfg:0x00 addr:0x0000000000000000
priviledgeMode: 3
     a3 different at pc = 0x00800000e0, right= 0x0000000080000614, wrong = 0x0000000080000615
Core 0: [31mABORT at pc = 0x800000e0
[0m[35mtotal guest instructions = 614
[0m[35minstrCnt = 614, cycleCnt = 2,574, IPC = 0.238539
[0m[34mSeed=0 Guest cycle spent: 2,575 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 15ms
[0m