<dec f='tvm/src/tir/analysis/control_flow_graph.h' l='208' type='void tvm::tir::BufferState::Substitute(const Map&lt;tvm::tir::Var, tvm::PrimExpr&gt; &amp; var_remap, arith::Analyzer * analyzer)'/>
<def f='tvm/src/tir/analysis/control_flow_graph.cc' l='963' ll='972' type='void tvm::tir::BufferState::Substitute(const Map&lt;tvm::tir::Var, tvm::PrimExpr&gt; &amp; var_remap, tvm::arith::Analyzer * analyzer)'/>
<use f='tvm/src/tir/analysis/control_flow_graph.cc' l='1413' u='c' c='_ZN3tvm3tir16ControlFlowGraph27ForwardPropagateKnownValuesESt8optionalImE'/>
<use f='tvm/src/tir/analysis/control_flow_graph.cc' l='1542' u='c' c='_ZN3tvm3tir16ControlFlowGraph29BackwardPropagateUnusedValuesESt8optionalImE'/>
<doc f='tvm/src/tir/analysis/control_flow_graph.h' l='201'>/*! \brief Perform a variable substitution for all constraints
   *
   * For example, when propagating constraints from the end of a loop
   * to the beginning, replace `i` with `i-1`.
   *
   * \param var_remap The variable remapping to apply.
   */</doc>
