{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571857789908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571857789912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 14:09:49 2019 " "Processing started: Wed Oct 23 14:09:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571857789912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571857789912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571857789912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571857791327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571857791327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 5 5 " "Found 5 design units, including 5 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1_notb " "Found entity 1: part1_notb" {  } { { "part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 8/Fitzmorris/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571857803772 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 8/Fitzmorris/part1.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571857803772 ""} { "Info" "ISGN_ENTITY_NAME" "3 memory1 " "Found entity 3: memory1" {  } { { "part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 8/Fitzmorris/part1.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571857803772 ""} { "Info" "ISGN_ENTITY_NAME" "4 slowClock " "Found entity 4: slowClock" {  } { { "part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 8/Fitzmorris/part1.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571857803772 ""} { "Info" "ISGN_ENTITY_NAME" "5 part1 " "Found entity 5: part1" {  } { { "part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 8/Fitzmorris/part1.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571857803772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571857803772 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset part1.v(18) " "Verilog HDL Implicit Net warning at part1.v(18): created implicit net for \"reset\"" {  } { { "part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 8/Fitzmorris/part1.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571857803772 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part1.v(18) " "Verilog HDL Instantiation warning at part1.v(18): instance has no name" {  } { { "part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 8/Fitzmorris/part1.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571857803774 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1571857803872 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1571857803872 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1571857803873 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571857803875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part1.v(159) " "Verilog HDL assignment warning at part1.v(159): truncated value with size 32 to match size of target (4)" {  } { { "part1.v" "" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 8/Fitzmorris/part1.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571857803875 "|part1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory1 memory1:DUT " "Elaborating entity \"memory1\" for hierarchy \"memory1:DUT\"" {  } { { "part1.v" "DUT" { Text "E:/Masters/Computer Hardware Design/Lab/Lab 8/Fitzmorris/part1.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571857803887 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1571857804238 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571857804324 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 23 14:10:04 2019 " "Processing ended: Wed Oct 23 14:10:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571857804324 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571857804324 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571857804324 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571857804324 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571857804985 ""}
