module Clock_down_converter(
    input clock,  // 50 MHz clock, built in function
    input clear,  // Reset down-converter
    output clk1,  // ~0.5 Hz clock
    output clk200 // 500 Hz clock
);
       
 
  // 27-bit counter
  reg[26:0] q;
 
  always @ (posedge clock, posedge clear) begin
    if (clear)
       q <= 0;
    else
       q <= q+1;
  end
 
  // Uncomment and comment following statements as needed for
  // simulation and synthesis
  // assign clk0 = q[0];     //40 ns period (for simulation)
  // assign clk1 = q[1];      //80 ns period (for simulation)
 
    assign clk500 = q[15];//500 Hz(for 7-seg display)
    assign clk1 = q[26];    //~0.5 Hz (for the sequential ckt)
 
endmodule
