{
  "design": {
    "design_info": {
      "boundary_crc": "0xB51A16BD4652961B",
      "device": "xc7a35tftg256-1",
      "name": "ddr3_ram",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2.2",
      "validated": "true"
    },
    "design_tree": {
      "ddr3_ram": ""
    },
    "interface_ports": {
      "AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0FFFFFFF",
          "width": "28"
        },
        "parameters": {
          "ADDR_WIDTH": {
            "value": "28"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "ddr3_ram_mig_7series_0_0_ui_clk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "DDR3": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "AXI_CLK_OUT": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "AXI",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ddr3_ram_mig_7series_0_0_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "RESET_N": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "CLK_100_IN": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ddr3_ram_clk_ref_i_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ddr3_ram": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "ddr3_ram_mig_7series_0_0",
        "xci_path": "ip/ddr3_ram_mig_7series_0_0/ddr3_ram_mig_7series_0_0.xci",
        "inst_hier_path": "ddr3_ram",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_b.prj"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_0_1": {
        "interface_ports": [
          "AXI",
          "ddr3_ram/S_AXI"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3",
          "ddr3_ram/DDR3"
        ]
      }
    },
    "nets": {
      "mig_7series_0_ui_clk": {
        "ports": [
          "ddr3_ram/ui_clk",
          "AXI_CLK_OUT"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "RESET_N",
          "ddr3_ram/aresetn",
          "ddr3_ram/sys_rst"
        ]
      },
      "clk_ref_i_0_1": {
        "ports": [
          "CLK_100_IN",
          "ddr3_ram/clk_ref_i",
          "ddr3_ram/sys_clk_i"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "AXI": {
            "range": "256M",
            "width": "28",
            "segments": {
              "SEG_ddr3_ram_memaddr": {
                "address_block": "/ddr3_ram/memmap/memaddr",
                "offset": "0x0000000",
                "range": "256M"
              }
            }
          }
        }
      }
    }
  }
}