// Seed: 3535078189
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output supply0 id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6,
    input tri id_7
    , id_20,
    output wire id_8,
    input wire id_9,
    input tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input tri id_13,
    output wand id_14
    , id_21,
    output supply0 id_15,
    output wand id_16,
    output wor id_17,
    output uwire id_18
);
  wire id_22;
  uwire id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34, id_35;
  assign id_25 = 1'h0;
  assign id_16 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    output wire id_5
);
  generate
    wire id_7;
  endgenerate
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_2,
      id_5,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_4,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3
  );
endmodule
