# load configuration from a file
# -config               

# dump configuration to a file
# -dumpconfig           

# print help message
# -h                          false 

# verbose operation
# -v                          false 

# enable debug message
# -d                          false 

# start in Dlite debugger
# -i                          false 

# random number generator seed (0 for timer seed)
-seed                             1 

# initialize and terminate immediately
# -q                          false 

# redirect simulator output to file (non-interactive only)
# -redir:sim                 <null> 

# redirect simulated program output to file
# -redir:prog                <null> 

# simulator scheduling priority
-nice                             0 

# maximum number of inst's to execute
-max:inst                   20000000

# number of insts skipped before timing starts
-fastfwd                    10000000

# generate pipetrace, i.e., <fname|stdout|stderr> <range>
# -ptrace                    <null> 

# speed of front-end of machine relative to execution core
-fetch:speed                      1 

# branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred                        bimod 

# bimodal predictor config (<table size>)
-bpred:bimod           2048 

# 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:2lev            1 1024 8 0 

# combining predictor config (<meta_table_size>)
-bpred:comb            1024 

# return address stack size (0 for no return stack)
-bpred:ras                        8 

# BTB config (<num_sets> <associativity>)
-bpred:btb             512 4 

# speculative predictors update in {ID|WB} (default non-spec)
# -bpred:spec_update         <null> 

# cache load-latency predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-cpred                        bimod 

# cache load-latency bimodal predictor config (<table size>)
-cpred:bimod           2048 

# cache load-latency 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-cpred:2lev            1 1024 8 0 

# cache load-latency combining predictor config (<meta_table_size>)
-cpred:comb            1024 

# return address stack size (0 for no return stack)
-cpred:ras                        0 

# cache load-latency BTB config (<num_sets> <associativity>)
-cpred:btb             512 4 

# instruction decode B/W (insts/cycle)
-decode:width                     4 

# instruction issue B/W (insts/cycle)
-issue:width                      4 

# run pipeline with in-order issue
-issue:inorder                false 

# issue instructions down wrong execution paths
-issue:wrongpath               true 

# instruction commit B/W (insts/cycle)
-commit:width                     4 

# reorder buffer (ROB) size
-rob:size                       128 

# fetch policy
#-fetch:policy |icount|round_robin|       icount 

# Alpha squash recovery or perfect predition: |squash|perfect|
-recovery:model              squash 

# issue queue (IQ) size
-iq:size                         32 

# minimum cycles between issue and execution
-iq:issue_exec_delay              1 

# number of cycles between fetch and rename stages
-fetch_rename_delay               4 

# number cycles between rename and dispatch stages
-rename_dispatch_delay            1 

# register file (RF) size for each the INT and FP physical register file)
-rf:size                        128

# load/store queue (LSQ) size
-lsq:size                        48 

# l1 data cache config, i.e., {<config>|none}
-cache:dl1             dl1:256:32:4:l 

# l1 data cache hit latency (in cycles)
-cache:dl1lat                     1 

# l2 data cache config, i.e., {<config>|none}
-cache:dl2             ul2:1024:64:8:l 

# l2 data cache hit latency (in cycles)
-cache:dl2lat                     6 

# l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1             il1:512:32:2:l 

# l1 instruction cache hit latency (in cycles)
-cache:il1lat                     1 

# l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2                      dl2 

# l2 instruction cache hit latency (in cycles)
-cache:il2lat                     6 

# flush caches on system calls
-cache:flush                  false 

# convert 64-bit inst addresses to 32-bit inst equivalents
-cache:icompress              false 

# memory access latency (<first_chunk> <inter_chunk>)
-mem:lat               100 2 

# memory access bus width (in bytes)
-mem:width                        8 

# instruction TLB config, i.e., {<config>|none}
-tlb:itlb              itlb:16:4096:4:l 

# data TLB config, i.e., {<config>|none}
-tlb:dtlb              dtlb:32:4096:4:l 

# inst/data TLB miss latency (in cycles)
-tlb:lat                         30 

# total number of integer ALU's available
-res:ialu                         4 

# total number of integer multiplier/dividers available
-res:imult                        1 

# total number of memory system ports available (to CPU)
-res:memport                      2 

# total number of floating point ALU's available
-res:fpalu                        2

# total number of floating point multiplier/dividers available
-res:fpmult                       1 

# profile stat(s) against text addr's (mult uses ok)
# -pcstat                    <null> 

# print power statistics collected by wattch?
-power:print_stats             true 

