# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/util/bus_sync_sf.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv_vivado.srcs/sources_1/imports/priencr.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscvcore/FSM/FSM.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscvcore/UTILITIES/UTILITY.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscvcore/MULT/MULT.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscvcore/REG_FILE/REG_FILE.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscvcore/IRQ/IRQ.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscvcore/MEMORY_INTERFACE/MEMORY_INTERFACE.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscvcore/ALU/ALU.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscvcore/DECO_INSTR/DECO_INSTR.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/GPIO/macstate2.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/GPIO/latchW.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/GPIO/decodificador.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/GPIO/flipsdataw.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/GPIO/flipflopRS.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/spi_axi_slave/spi_axi_slave.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/DAC_interface_AXI/DAC_interface_AXI.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv_vivado.srcs/sources_1/imports/verilog/AXI_SP32B1024.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/spi_axi_master/spi_axi_master.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv_vivado.srcs/sources_1/new/SP32B1024.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscvcore/mriscvcore.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/axi4_interconnect/axi4_interconnect.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/ADC_interface_AXI/ADC_interface_AXI.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/GPIO/completogpio.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/impl_axi/impl_axi.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"
verilog xil_defaultlib  "../../../mriscv/mriscv_axi/impl_axi/impl_axi_tb.v" --include "../../../mriscv/mriscvcore/tests" --include "../../../mriscv_vivado.srcs/sim_1/imports/39571024Mb_ddr2"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
