// Seed: 1862095663
program module_0;
  wire id_2, id_3, id_4;
  integer id_5 = -1;
  parameter id_6 = "";
  assign module_1.id_0 = 0;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    output logic id_4,
    input logic id_5,
    id_8,
    input logic id_6
);
  reg  id_9;
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
  assign id_4 = id_5;
  always id_9 <= 1;
  initial id_4 <= id_6;
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    output tri id_2,
    output wor id_3,
    input supply1 id_4,
    input wor id_5
);
  parameter id_7 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
