<stg><name>fir</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
.preheader:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ %acc, %1 ], [ 0, %.preheader ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i7 [ %i, %1 ], [ -1, %.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln30 = icmp eq i7 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln30, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %i = add i7 %i_0, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="7">
<![CDATA[
:2  %zext_ln31 = zext i7 %i to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %shift_reg_addr = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="7">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln31_1 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %c_addr = getelementptr [128 x i5]* @c, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="7">
<![CDATA[
:9  %c_load = load i5* %c_addr, align 1

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %shl_ln35 = shl i32 %x_read, 3

]]></Node>
<StgValue><ssdm name="shl_ln35"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %shl_ln35_1 = shl i32 %x_read, 1

]]></Node>
<StgValue><ssdm name="shl_ln35_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln35 = add i32 %shl_ln35_1, %acc_0

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %acc_1 = add nsw i32 %add_ln35, %shl_ln35

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %x_read, i32* getelementptr inbounds ([128 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_1) nounwind

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
:6  ret void

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="7">
<![CDATA[
:4  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %shift_reg_addr_1 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="7">
<![CDATA[
:9  %c_load = load i5* %c_addr, align 1

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
:10  %sext_ln32 = sext i5 %c_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %mul_ln32 = mul nsw i32 %shift_reg_load, %sext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %acc = add nsw i32 %mul_ln32, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="46" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="47" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="c" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="y" to="specbitsmap_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="53" from="x" to="specbitsmap_ln0" fromId="46" toId="7">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="57" from="fir_str" to="spectopmodule_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="x" to="x_read" fromId="46" toId="9">
</dataflow>
<dataflow id="61" from="acc" to="acc_0" fromId="37" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="62" from="br_ln30" to="acc_0" fromId="38" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="64" from="StgValue_63" to="acc_0" fromId="63" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="65" from="br_ln30" to="acc_0" fromId="10" toId="11">
</dataflow>
<dataflow id="66" from="i" to="i_0" fromId="16" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="67" from="br_ln30" to="i_0" fromId="38" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="69" from="StgValue_68" to="i_0" fromId="68" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="70" from="br_ln30" to="i_0" fromId="10" toId="12">
</dataflow>
<dataflow id="71" from="i_0" to="icmp_ln30" fromId="12" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_72" to="icmp_ln30" fromId="72" toId="13">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="74" toId="14">
</dataflow>
<dataflow id="77" from="StgValue_76" to="empty" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_76" to="empty" fromId="76" toId="14">
</dataflow>
<dataflow id="79" from="StgValue_76" to="empty" fromId="76" toId="14">
</dataflow>
<dataflow id="80" from="icmp_ln30" to="br_ln30" fromId="13" toId="15">
</dataflow>
<dataflow id="81" from="i_0" to="i" fromId="12" toId="16">
</dataflow>
<dataflow id="82" from="StgValue_68" to="i" fromId="68" toId="16">
</dataflow>
<dataflow id="83" from="i" to="zext_ln31" fromId="16" toId="17">
</dataflow>
<dataflow id="84" from="shift_reg" to="shift_reg_addr" fromId="47" toId="18">
</dataflow>
<dataflow id="86" from="StgValue_85" to="shift_reg_addr" fromId="85" toId="18">
</dataflow>
<dataflow id="87" from="zext_ln31" to="shift_reg_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="88" from="shift_reg_addr" to="shift_reg_load" fromId="18" toId="19">
</dataflow>
<dataflow id="89" from="i_0" to="zext_ln31_1" fromId="12" toId="20">
</dataflow>
<dataflow id="90" from="c" to="c_addr" fromId="48" toId="21">
</dataflow>
<dataflow id="91" from="StgValue_85" to="c_addr" fromId="85" toId="21">
</dataflow>
<dataflow id="92" from="zext_ln31_1" to="c_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="93" from="c_addr" to="c_load" fromId="21" toId="22">
</dataflow>
<dataflow id="94" from="x_read" to="shl_ln35" fromId="9" toId="23">
</dataflow>
<dataflow id="96" from="StgValue_95" to="shl_ln35" fromId="95" toId="23">
</dataflow>
<dataflow id="97" from="x_read" to="shl_ln35_1" fromId="9" toId="24">
</dataflow>
<dataflow id="99" from="StgValue_98" to="shl_ln35_1" fromId="98" toId="24">
</dataflow>
<dataflow id="100" from="shl_ln35_1" to="add_ln35" fromId="24" toId="25">
</dataflow>
<dataflow id="101" from="acc_0" to="add_ln35" fromId="11" toId="25">
</dataflow>
<dataflow id="102" from="add_ln35" to="acc_1" fromId="25" toId="26">
</dataflow>
<dataflow id="103" from="shl_ln35" to="acc_1" fromId="23" toId="26">
</dataflow>
<dataflow id="104" from="x_read" to="store_ln36" fromId="9" toId="27">
</dataflow>
<dataflow id="106" from="StgValue_105" to="store_ln36" fromId="105" toId="27">
</dataflow>
<dataflow id="108" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln38" fromId="107" toId="28">
</dataflow>
<dataflow id="109" from="y" to="write_ln38" fromId="45" toId="28">
</dataflow>
<dataflow id="110" from="acc_1" to="write_ln38" fromId="26" toId="28">
</dataflow>
<dataflow id="111" from="shift_reg_addr" to="shift_reg_load" fromId="18" toId="30">
</dataflow>
<dataflow id="112" from="shift_reg" to="shift_reg_addr_1" fromId="47" toId="31">
</dataflow>
<dataflow id="113" from="StgValue_85" to="shift_reg_addr_1" fromId="85" toId="31">
</dataflow>
<dataflow id="114" from="zext_ln31_1" to="shift_reg_addr_1" fromId="20" toId="31">
</dataflow>
<dataflow id="115" from="shift_reg_load" to="store_ln31" fromId="30" toId="32">
</dataflow>
<dataflow id="116" from="shift_reg_addr_1" to="store_ln31" fromId="31" toId="32">
</dataflow>
<dataflow id="117" from="c_addr" to="c_load" fromId="21" toId="33">
</dataflow>
<dataflow id="118" from="c_load" to="sext_ln32" fromId="33" toId="34">
</dataflow>
<dataflow id="119" from="shift_reg_load" to="mul_ln32" fromId="30" toId="35">
</dataflow>
<dataflow id="120" from="sext_ln32" to="mul_ln32" fromId="34" toId="35">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="121" toId="36">
</dataflow>
<dataflow id="124" from="p_str" to="specloopname_ln30" fromId="123" toId="36">
</dataflow>
<dataflow id="125" from="mul_ln32" to="acc" fromId="35" toId="37">
</dataflow>
<dataflow id="126" from="acc_0" to="acc" fromId="11" toId="37">
</dataflow>
<dataflow id="127" from="icmp_ln30" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
