<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 232.516 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;benchmarks/jianyicheng/covariance/src/covariance.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.38 seconds; current allocated memory: 234.387 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 291 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 239 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 191 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 168 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 166 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 166 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 166 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 166 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 166 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 172 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 166 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 166 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 166 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 166 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 166 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 221 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/covariance/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;covariance(float*, float*)&apos; into &apos;main&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_46_2&gt; at benchmarks/jianyicheng/covariance/src/covariance.cpp:46:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_55_3&gt; at benchmarks/jianyicheng/covariance/src/covariance.cpp:55:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_65_7&gt; at benchmarks/jianyicheng/covariance/src/covariance.cpp:65:24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_12_1&gt; at benchmarks/jianyicheng/covariance/src/covariance.cpp:12:20" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_26_3&gt; at benchmarks/jianyicheng/covariance/src/covariance.cpp:26:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_79_10&gt; at benchmarks/jianyicheng/covariance/src/covariance.cpp:79:23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 1.57 seconds. CPU system time: 0.24 seconds. Elapsed time: 6.64 seconds; current allocated memory: 236.066 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.066 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.500 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.582 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_55_3&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:55) in function &apos;main&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_65_7&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:65) in function &apos;main&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_12_1&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:12) in function &apos;main&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_26_3&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:26) in function &apos;main&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_57_4&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:57) in function &apos;main&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_60_5&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:60) in function &apos;main&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_67_8&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:67) in function &apos;main&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;loop_0&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:15) in function &apos;main&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;loop_1&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:19) in function &apos;main&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;loop_2&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:29) in function &apos;main&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 261.191 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_45_1&apos;(benchmarks/jianyicheng/covariance/src/covariance.cpp:45:20) and &apos;VITIS_LOOP_46_2&apos;(benchmarks/jianyicheng/covariance/src/covariance.cpp:46:22) in function &apos;main&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_78_9&apos;(benchmarks/jianyicheng/covariance/src/covariance.cpp:78:20) and &apos;VITIS_LOOP_79_10&apos;(benchmarks/jianyicheng/covariance/src/covariance.cpp:79:23) in function &apos;main&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_45_1&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:45:20) in function &apos;main&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_64_6&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:64:22) in function &apos;main&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_24_2&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:24:20) in function &apos;main&apos; the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_78_9&apos; (benchmarks/jianyicheng/covariance/src/covariance.cpp:78:20) in function &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 316.188 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;main&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_46_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2&apos; (loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_46_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation 6 bit (&apos;add_ln46&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:46) and &apos;icmp&apos; operation 1 bit (&apos;icmp_ln46&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:46)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop &apos;VITIS_LOOP_45_1_VITIS_LOOP_46_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.815 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;indvar_flatten_write_ln0&apos;) of constant 0 on local variable &apos;indvar_flatten&apos; [7]  (1.588 ns)
	&apos;load&apos; operation 11 bit (&apos;indvar_flatten_load&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:45) on local variable &apos;indvar_flatten&apos; [12]  (0.000 ns)
	&apos;add&apos; operation 11 bit (&apos;add_ln45&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:45) [14]  (1.639 ns)
	&apos;store&apos; operation 0 bit (&apos;indvar_flatten_write_ln45&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:45) of variable &apos;add_ln45&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:45 on local variable &apos;indvar_flatten&apos; [38]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 318.012 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 318.012 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_55_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_55_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_55_3&apos; (loop &apos;VITIS_LOOP_55_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln61&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61) of variable &apos;sub_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61 on array &apos;data_s&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:58) on array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_55_3&apos; (loop &apos;VITIS_LOOP_55_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln61&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61) of variable &apos;sub_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61 on array &apos;data_s&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:58) on array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_55_3&apos; (loop &apos;VITIS_LOOP_55_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln61&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61) of variable &apos;sub_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61 on array &apos;data_s&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:58) on array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_55_3&apos; (loop &apos;VITIS_LOOP_55_3&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln61&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61) of variable &apos;sub_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61 on array &apos;data_s&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:58) on array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_55_3&apos; (loop &apos;VITIS_LOOP_55_3&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln61&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61) of variable &apos;sub_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61 on array &apos;data_s&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:58) on array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_55_3&apos; (loop &apos;VITIS_LOOP_55_3&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln61&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61) of variable &apos;sub_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61 on array &apos;data_s&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:58) on array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_55_3&apos; (loop &apos;VITIS_LOOP_55_3&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln61&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61) of variable &apos;sub_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61 on array &apos;data_s&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:58) on array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_55_3&apos; (loop &apos;VITIS_LOOP_55_3&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln61&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61) of variable &apos;sub_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61 on array &apos;data_s&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:58) on array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_55_3&apos; (loop &apos;VITIS_LOOP_55_3&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln61&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61) of variable &apos;sub_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61 on array &apos;data_s&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:58) on array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_55_3&apos; (loop &apos;VITIS_LOOP_55_3&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln61&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61) of variable &apos;sub_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61 on array &apos;data_s&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:58) on array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_55_3&apos; (loop &apos;VITIS_LOOP_55_3&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln61&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61) of variable &apos;sub_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61 on array &apos;data_s&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:58) on array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_55_3&apos; (loop &apos;VITIS_LOOP_55_3&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln61&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61) of variable &apos;sub_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:61 on array &apos;data_s&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:58) on array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;VITIS_LOOP_55_3&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 320.848 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 321.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_65_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_65_7&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_65_7&apos; (loop &apos;VITIS_LOOP_65_7&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;cov_addr_1_write_ln71&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:71) of variable &apos;c&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:69 on array &apos;cov_s&apos; and &apos;store&apos; operation 0 bit (&apos;cov_addr_write_ln70&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:70) of variable &apos;c&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:69 on array &apos;cov_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_65_7&apos; (loop &apos;VITIS_LOOP_65_7&apos;): Unable to schedule &apos;load&apos; operation 32 bit (&apos;data_load_3&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:68) on array &apos;data_s&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_65_7&apos; (loop &apos;VITIS_LOOP_65_7&apos;): Unable to schedule &apos;load&apos; operation 32 bit (&apos;data_load_5&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:68) on array &apos;data_s&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_65_7&apos; (loop &apos;VITIS_LOOP_65_7&apos;): Unable to schedule &apos;load&apos; operation 32 bit (&apos;data_load_7&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:68) on array &apos;data_s&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_65_7&apos; (loop &apos;VITIS_LOOP_65_7&apos;): Unable to schedule &apos;load&apos; operation 32 bit (&apos;data_load_38&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:68) on array &apos;data_s&apos; due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_65_7&apos; (loop &apos;VITIS_LOOP_65_7&apos;): Unable to schedule &apos;load&apos; operation 32 bit (&apos;data_load_54&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:68) on array &apos;data_s&apos; due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_65_7&apos; (loop &apos;VITIS_LOOP_65_7&apos;): Unable to schedule &apos;load&apos; operation 32 bit (&apos;data_load_62&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:68) on array &apos;data_s&apos; due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array &apos;data_s&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 32, Depth = 363, loop &apos;VITIS_LOOP_65_7&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.842 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_65_7&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln65&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:65) of variable &apos;i_4_cast&apos; on local variable &apos;j&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:65 [17]  (1.588 ns)
	&apos;load&apos; operation 6 bit (&apos;j&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:71) on local variable &apos;j&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:65 [20]  (0.000 ns)
	&apos;getelementptr&apos; operation 10 bit (&apos;data_addr&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:68) [32]  (0.000 ns)
	&apos;load&apos; operation 32 bit (&apos;data_load&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:68) on array &apos;data_s&apos; [33]  (3.254 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 325.348 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 326.641 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_12_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_12_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_12_1&apos; (loop &apos;VITIS_LOOP_12_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln20&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;sub_i_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;data&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:16-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_12_1&apos; (loop &apos;VITIS_LOOP_12_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln20&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;sub_i_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;data&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:16-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_12_1&apos; (loop &apos;VITIS_LOOP_12_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln20&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;sub_i_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;data&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:16-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_12_1&apos; (loop &apos;VITIS_LOOP_12_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln20&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;sub_i_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;data&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:16-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_12_1&apos; (loop &apos;VITIS_LOOP_12_1&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln20&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;sub_i_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;data&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:16-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_12_1&apos; (loop &apos;VITIS_LOOP_12_1&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln20&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;sub_i_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;data&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:16-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_12_1&apos; (loop &apos;VITIS_LOOP_12_1&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln20&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;sub_i_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;data&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:16-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_12_1&apos; (loop &apos;VITIS_LOOP_12_1&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln20&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;sub_i_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;data&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:16-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_12_1&apos; (loop &apos;VITIS_LOOP_12_1&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln20&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;sub_i_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;data&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:16-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_12_1&apos; (loop &apos;VITIS_LOOP_12_1&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln20&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;sub_i_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;data&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:16-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_12_1&apos; (loop &apos;VITIS_LOOP_12_1&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln20&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;sub_i_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;data&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:16-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_12_1&apos; (loop &apos;VITIS_LOOP_12_1&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;data_addr_3_write_ln20&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;sub_i_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:20-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;data&apos; and &apos;load&apos; operation 32 bit (&apos;data_load_2&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:16-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;VITIS_LOOP_12_1&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 330.555 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 331.258 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_26_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_26_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_26_3&apos; (loop &apos;VITIS_LOOP_26_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;cov_addr_1_write_ln33&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:33-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;c&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:31-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;cov&apos; and &apos;store&apos; operation 0 bit (&apos;cov_addr_write_ln32&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:32-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;c&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:31-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on array &apos;cov&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_26_3&apos; (loop &apos;VITIS_LOOP_26_3&apos;): Unable to schedule &apos;load&apos; operation 32 bit (&apos;data_load_3&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:30-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_26_3&apos; (loop &apos;VITIS_LOOP_26_3&apos;): Unable to schedule &apos;load&apos; operation 32 bit (&apos;data_load_5&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:30-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_26_3&apos; (loop &apos;VITIS_LOOP_26_3&apos;): Unable to schedule &apos;load&apos; operation 32 bit (&apos;data_load_7&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:30-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_26_3&apos; (loop &apos;VITIS_LOOP_26_3&apos;): Unable to schedule &apos;load&apos; operation 32 bit (&apos;data_load_38&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:30-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos; due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_26_3&apos; (loop &apos;VITIS_LOOP_26_3&apos;): Unable to schedule &apos;load&apos; operation 32 bit (&apos;data_load_54&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:30-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos; due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_26_3&apos; (loop &apos;VITIS_LOOP_26_3&apos;): Unable to schedule &apos;load&apos; operation 32 bit (&apos;data_load_62&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:30-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos; due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array &apos;data&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 32, Depth = 363, loop &apos;VITIS_LOOP_26_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.842 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_26_3&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;j_write_ln26&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:26-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable &apos;i_5_cast&apos; on local variable &apos;j&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:26-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 [21]  (1.588 ns)
	&apos;load&apos; operation 6 bit (&apos;j&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:26-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on local variable &apos;j&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:26-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75 [25]  (0.000 ns)
	&apos;getelementptr&apos; operation 10 bit (&apos;data_addr&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:30-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) [39]  (0.000 ns)
	&apos;load&apos; operation 32 bit (&apos;data_load&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:30-&gt;benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array &apos;data&apos; [40]  (3.254 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 335.215 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 336.664 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_78_9_VITIS_LOOP_79_10&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10&apos; (loop &apos;VITIS_LOOP_78_9_VITIS_LOOP_79_10&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation 6 bit (&apos;add_ln79&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:79) and &apos;icmp&apos; operation 1 bit (&apos;icmp_ln79&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:79)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop &apos;VITIS_LOOP_78_9_VITIS_LOOP_79_10&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.815 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;indvar_flatten8_write_ln0&apos;) of constant 0 on local variable &apos;indvar_flatten8&apos; [8]  (1.588 ns)
	&apos;load&apos; operation 11 bit (&apos;indvar_flatten8_load&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:78) on local variable &apos;indvar_flatten8&apos; [14]  (0.000 ns)
	&apos;add&apos; operation 11 bit (&apos;add_ln78&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:78) [16]  (1.639 ns)
	&apos;store&apos; operation 0 bit (&apos;indvar_flatten8_write_ln78&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:78) of variable &apos;add_ln78&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:78 on local variable &apos;indvar_flatten8&apos; [56]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 338.027 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 338.027 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.842 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main&apos; consists of the following:
	&apos;call&apos; operation 0 bit (&apos;_ln64&apos;, benchmarks/jianyicheng/covariance/src/covariance.cpp:64) to &apos;main_Pipeline_VITIS_LOOP_65_7&apos; [26]  (4.842 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 338.504 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 338.504 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2&apos; pipeline &apos;VITIS_LOOP_45_1_VITIS_LOOP_46_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 338.504 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_55_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_30_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsub_32ns_32ns_32_10_full_dsp_1&apos;: 31 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_55_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 345.633 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_65_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_65_7&apos; pipeline &apos;VITIS_LOOP_65_7&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_30_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_65_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 354.141 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_12_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_30_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsub_32ns_32ns_32_10_full_dsp_1&apos;: 31 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_12_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 366.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_26_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_26_3&apos; pipeline &apos;VITIS_LOOP_26_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_30_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_26_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 375.297 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10&apos; pipeline &apos;VITIS_LOOP_78_9_VITIS_LOOP_79_10&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 383.398 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;main&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_10_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_30_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_8_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fsub_32ns_32ns_32_10_full_dsp_1&apos;: 31 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_data_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_cov_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 386.484 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 390.328 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 394.383 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 206.53 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 4.88 seconds. CPU system time: 0.63 seconds. Elapsed time: 10.34 seconds; current allocated memory: 162.551 MB." resolution=""/>
</Messages>
