Timing Analyzer report for simple_operations
Tue Sep 08 16:06:59 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; simple_operations                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
;     Processor 3            ;   0.7%      ;
;     Processors 4-6         ;   0.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 188.22 MHz ; 188.22 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_clk ; -4.313 ; -333.816           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.339 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.000 ; -232.714                         ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.313 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[2]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.450     ; 4.861      ;
; -4.214 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[7]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.450     ; 4.762      ;
; -4.100 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[4]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 4.662      ;
; -4.097 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[3]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 4.659      ;
; -4.083 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[0]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 4.645      ;
; -4.037 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[1]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.450     ; 4.585      ;
; -4.010 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[5]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.450     ; 4.558      ;
; -3.958 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[6]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.450     ; 4.506      ;
; -3.490 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.408      ;
; -3.490 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.408      ;
; -3.490 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.408      ;
; -3.490 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.408      ;
; -3.490 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.408      ;
; -3.490 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.408      ;
; -3.490 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.408      ;
; -3.490 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.408      ;
; -3.490 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.408      ;
; -3.490 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.408      ;
; -3.490 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.408      ;
; -3.490 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.408      ;
; -3.490 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.408      ;
; -3.487 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.405      ;
; -3.487 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.405      ;
; -3.487 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.405      ;
; -3.487 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.405      ;
; -3.487 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.405      ;
; -3.487 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.405      ;
; -3.487 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.405      ;
; -3.487 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.405      ;
; -3.487 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.405      ;
; -3.487 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.405      ;
; -3.487 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.405      ;
; -3.487 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.405      ;
; -3.487 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.405      ;
; -3.436 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 4.342      ;
; -3.433 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 4.339      ;
; -3.428 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.978      ;
; -3.418 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 4.324      ;
; -3.415 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 4.321      ;
; -3.392 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[1]          ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.942      ;
; -3.392 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 4.298      ;
; -3.390 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 4.296      ;
; -3.389 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 4.295      ;
; -3.387 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 4.293      ;
; -3.386 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 4.292      ;
; -3.383 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 4.289      ;
; -3.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.208      ;
; -3.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.208      ;
; -3.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.208      ;
; -3.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.208      ;
; -3.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.208      ;
; -3.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.208      ;
; -3.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.208      ;
; -3.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.208      ;
; -3.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.208      ;
; -3.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.208      ;
; -3.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.208      ;
; -3.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.208      ;
; -3.290 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.208      ;
; -3.278 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 4.186      ;
; -3.276 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[5]          ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.826      ;
; -3.275 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 4.183      ;
; -3.269 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.819      ;
; -3.267 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.174      ;
; -3.264 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.171      ;
; -3.254 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.161      ;
; -3.254 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.161      ;
; -3.251 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.158      ;
; -3.251 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.158      ;
; -3.251 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.158      ;
; -3.248 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.155      ;
; -3.245 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[7]          ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.795      ;
; -3.244 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]          ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.794      ;
; -3.243 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.793      ;
; -3.242 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]          ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.792      ;
; -3.241 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.148      ;
; -3.238 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 4.145      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.154      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.154      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.154      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.154      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.154      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.154      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.154      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.154      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.154      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.154      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.154      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.154      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.154      ;
; -3.236 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 4.142      ;
; -3.231 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.149      ;
; -3.231 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.149      ;
; -3.231 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.149      ;
; -3.231 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.149      ;
; -3.231 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.149      ;
; -3.231 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.149      ;
; -3.231 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.149      ;
; -3.231 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.149      ;
; -3.231 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 4.149      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; r_tx_data[7]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.016      ;
; 0.350 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.440      ; 1.012      ;
; 0.353 ; r_tx_data[3]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.030      ;
; 0.353 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.440      ; 1.015      ;
; 0.357 ; r_tx_data[4]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.034      ;
; 0.358 ; r_tx_data[0]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.035      ;
; 0.361 ; r_tx_data[5]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.038      ;
; 0.364 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.451      ; 1.037      ;
; 0.367 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.030      ;
; 0.367 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.030      ;
; 0.369 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.032      ;
; 0.372 ; r_tx_data[2]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.049      ;
; 0.373 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.440      ; 1.035      ;
; 0.375 ; r_tx_data[1]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.052      ;
; 0.377 ; r_tx_data[6]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.455      ; 1.054      ;
; 0.390 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.451      ; 1.063      ;
; 0.391 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.453      ; 1.066      ;
; 0.394 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.453      ; 1.069      ;
; 0.397 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.060      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|o_tx_serial              ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_dv                     ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; r_sm_main.s_idle                                            ; r_sm_main.s_idle                                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; r_rd_rx                                                     ; r_rd_rx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; r_wr_tx                                                     ; r_wr_tx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; r_sm_main.s_put_fifo_data                                   ; r_sm_main.s_put_fifo_data                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.674      ;
; 0.420 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.441      ; 1.083      ;
; 0.429 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.694      ;
; 0.444 ; r_data[7]                                                   ; r_data[7]                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.708      ;
; 0.453 ; r_tx_data[2]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; r_tx_data[5]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[17]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; r_tx_data[1]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; r_tx_data[6]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.719      ;
; 0.456 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.722      ;
; 0.461 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.727      ;
; 0.542 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.451      ; 1.215      ;
; 0.547 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.812      ;
; 0.555 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.820      ;
; 0.576 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[15]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.842      ;
; 0.578 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[9]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.844      ;
; 0.590 ; r_sm_main.s_get_fifo_data                                   ; r_rd_rx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.855      ;
; 0.603 ; uart:uart_unit|uart_rx:receiver|r_rx_data_r                 ; uart:uart_unit|uart_rx:receiver|r_rx_data                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.869      ;
; 0.624 ; r_tx_data[0]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.889      ;
; 0.624 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.889      ;
; 0.625 ; r_tx_data[3]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.890      ;
; 0.626 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[1]                 ; r_sm_main.s_get_fifo_data                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.891      ;
; 0.631 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.453      ; 1.306      ;
; 0.637 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.902      ;
; 0.637 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.902      ;
; 0.639 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.904      ;
; 0.640 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.453      ; 1.315      ;
; 0.640 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.904      ;
; 0.644 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.911      ;
; 0.649 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.914      ;
; 0.650 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.915      ;
; 0.650 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.916      ;
; 0.651 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.916      ;
; 0.652 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.454      ; 1.328      ;
; 0.652 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.918      ;
; 0.653 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.919      ;
; 0.654 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.919      ;
; 0.656 ; r_sm_main.s_put_fifo_data                                   ; r_sm_main.s_clear                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.920      ;
; 0.656 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.451      ; 1.330      ;
; 0.658 ; r_data[1]                                                   ; r_data[1]                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.922      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 207.56 MHz ; 207.56 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -3.818 ; -291.260          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.337 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -232.362                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.818 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[2]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.403     ; 4.414      ;
; -3.761 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[7]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.403     ; 4.357      ;
; -3.646 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[4]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.387     ; 4.258      ;
; -3.643 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[3]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.387     ; 4.255      ;
; -3.631 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[0]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.387     ; 4.243      ;
; -3.587 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[1]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.403     ; 4.183      ;
; -3.570 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[5]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.403     ; 4.166      ;
; -3.521 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[6]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.403     ; 4.117      ;
; -3.082 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.010      ;
; -3.082 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.010      ;
; -3.082 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.010      ;
; -3.082 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.010      ;
; -3.082 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.010      ;
; -3.082 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.010      ;
; -3.082 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.010      ;
; -3.082 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.010      ;
; -3.082 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.010      ;
; -3.082 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.010      ;
; -3.082 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.010      ;
; -3.082 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.010      ;
; -3.082 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.010      ;
; -3.079 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.007      ;
; -3.079 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.007      ;
; -3.079 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.007      ;
; -3.079 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.007      ;
; -3.079 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.007      ;
; -3.079 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.007      ;
; -3.079 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.007      ;
; -3.079 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.007      ;
; -3.079 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.007      ;
; -3.079 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.007      ;
; -3.079 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.007      ;
; -3.079 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.007      ;
; -3.079 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.007      ;
; -3.014 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[2]          ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.612      ;
; -3.008 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.924      ;
; -3.007 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.923      ;
; -2.993 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.909      ;
; -2.992 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.908      ;
; -2.984 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[1]          ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.582      ;
; -2.969 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.885      ;
; -2.969 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.885      ;
; -2.968 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.884      ;
; -2.968 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.884      ;
; -2.966 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.882      ;
; -2.965 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 3.881      ;
; -2.897 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.825      ;
; -2.897 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.825      ;
; -2.897 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.825      ;
; -2.897 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.825      ;
; -2.897 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.825      ;
; -2.897 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.825      ;
; -2.897 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.825      ;
; -2.897 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.825      ;
; -2.897 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.825      ;
; -2.897 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.825      ;
; -2.897 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.825      ;
; -2.897 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.825      ;
; -2.897 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.825      ;
; -2.885 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[5]          ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.483      ;
; -2.885 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.813      ;
; -2.885 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.813      ;
; -2.885 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.813      ;
; -2.885 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.813      ;
; -2.885 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.813      ;
; -2.885 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.813      ;
; -2.885 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.813      ;
; -2.885 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.813      ;
; -2.885 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.813      ;
; -2.885 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.813      ;
; -2.885 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.813      ;
; -2.885 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.813      ;
; -2.885 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.813      ;
; -2.879 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[3]          ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.477      ;
; -2.863 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.781      ;
; -2.862 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 3.780      ;
; -2.857 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[7]          ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.455      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.785      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.785      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.785      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.785      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.785      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.785      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.785      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.785      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.785      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.785      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.785      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.785      ;
; -2.857 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.785      ;
; -2.856 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]          ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.454      ;
; -2.856 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 3.773      ;
; -2.855 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[0]          ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.453      ;
; -2.855 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 3.772      ;
; -2.854 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]          ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.452      ;
; -2.850 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 3.767      ;
; -2.849 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 3.766      ;
; -2.849 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 3.766      ;
; -2.848 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 3.765      ;
; -2.846 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 3.763      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; r_tx_data[7]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.946      ;
; 0.351 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.391      ; 0.943      ;
; 0.354 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.391      ; 0.946      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|o_tx_serial              ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; r_tx_data[5]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.964      ;
; 0.355 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_dv                     ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; r_sm_main.s_idle                                            ; r_sm_main.s_idle                                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; r_rd_rx                                                     ; r_rd_rx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; r_wr_tx                                                     ; r_wr_tx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; r_sm_main.s_put_fifo_data                                   ; r_sm_main.s_put_fifo_data                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.359 ; r_tx_data[3]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.968      ;
; 0.365 ; r_tx_data[0]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.974      ;
; 0.365 ; r_tx_data[4]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.974      ;
; 0.366 ; r_tx_data[1]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.975      ;
; 0.366 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.608      ;
; 0.368 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 0.974      ;
; 0.369 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.392      ; 0.962      ;
; 0.369 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.392      ; 0.962      ;
; 0.371 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.392      ; 0.964      ;
; 0.373 ; r_tx_data[2]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.982      ;
; 0.376 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.391      ; 0.968      ;
; 0.382 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.407      ; 0.990      ;
; 0.383 ; r_tx_data[6]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.408      ; 0.992      ;
; 0.388 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.629      ;
; 0.392 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.407      ; 1.000      ;
; 0.395 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 1.001      ;
; 0.398 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.392      ; 0.991      ;
; 0.402 ; r_data[7]                                                   ; r_data[7]                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.643      ;
; 0.412 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.654      ;
; 0.417 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[17]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; r_tx_data[1]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; r_tx_data[2]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; r_tx_data[5]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; r_tx_data[6]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.392      ; 1.012      ;
; 0.497 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.738      ;
; 0.502 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 1.108      ;
; 0.510 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.751      ;
; 0.529 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[15]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.771      ;
; 0.531 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[9]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.773      ;
; 0.545 ; r_sm_main.s_get_fifo_data                                   ; r_rd_rx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.786      ;
; 0.551 ; uart:uart_unit|uart_rx:receiver|r_rx_data_r                 ; uart:uart_unit|uart_rx:receiver|r_rx_data                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.793      ;
; 0.570 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.812      ;
; 0.571 ; r_tx_data[0]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.812      ;
; 0.572 ; r_tx_data[3]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.813      ;
; 0.582 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.823      ;
; 0.583 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.825      ;
; 0.583 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.824      ;
; 0.584 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.825      ;
; 0.585 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[1]                 ; r_sm_main.s_get_fifo_data                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.826      ;
; 0.588 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.829      ;
; 0.590 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.407      ; 1.199      ;
; 0.592 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.833      ;
; 0.594 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.835      ;
; 0.595 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.836      ;
; 0.595 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.837      ;
; 0.596 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.838      ;
; 0.596 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.837      ;
; 0.597 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.839      ;
; 0.597 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.839      ;
; 0.599 ; r_sm_main.s_put_fifo_data                                   ; r_sm_main.s_clear                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.840      ;
; 0.600 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; r_data[1]                                                   ; r_data[1]                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.407      ; 1.210      ;
; 0.603 ; r_data[6]                                                   ; r_data[6]                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.844      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -1.366 ; -94.322           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.131 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -184.100                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.366 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[2]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.238     ; 2.115      ;
; -1.308 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[7]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.238     ; 2.057      ;
; -1.276 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[4]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 2.039      ;
; -1.272 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[3]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 2.035      ;
; -1.260 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[0]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 2.023      ;
; -1.223 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[1]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.238     ; 1.972      ;
; -1.209 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[5]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.238     ; 1.958      ;
; -1.207 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.154      ;
; -1.207 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.154      ;
; -1.207 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.154      ;
; -1.207 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.154      ;
; -1.207 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.154      ;
; -1.207 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.154      ;
; -1.207 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.154      ;
; -1.207 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.154      ;
; -1.207 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.154      ;
; -1.207 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.154      ;
; -1.207 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.154      ;
; -1.207 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.154      ;
; -1.207 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.154      ;
; -1.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.153      ;
; -1.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.153      ;
; -1.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.153      ;
; -1.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.153      ;
; -1.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.153      ;
; -1.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.153      ;
; -1.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.153      ;
; -1.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.153      ;
; -1.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.153      ;
; -1.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.153      ;
; -1.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.153      ;
; -1.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.153      ;
; -1.206 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.153      ;
; -1.186 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 2.121      ;
; -1.185 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 2.120      ;
; -1.181 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; r_data[6]                                                ; i_clk        ; i_clk       ; 1.000        ; -0.238     ; 1.930      ;
; -1.176 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 2.111      ;
; -1.175 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 2.110      ;
; -1.166 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 2.101      ;
; -1.165 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 2.100      ;
; -1.165 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 2.100      ;
; -1.164 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 2.099      ;
; -1.160 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 2.095      ;
; -1.159 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 2.094      ;
; -1.111 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.058      ;
; -1.111 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.058      ;
; -1.111 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.058      ;
; -1.111 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.058      ;
; -1.111 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.058      ;
; -1.111 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.058      ;
; -1.111 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.058      ;
; -1.111 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.058      ;
; -1.111 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.058      ;
; -1.111 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.058      ;
; -1.111 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.058      ;
; -1.111 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.058      ;
; -1.111 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.058      ;
; -1.108 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 2.046      ;
; -1.107 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 2.045      ;
; -1.100 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 2.036      ;
; -1.099 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit  ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 2.035      ;
; -1.095 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.042      ;
; -1.095 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.042      ;
; -1.095 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.042      ;
; -1.095 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.042      ;
; -1.095 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.042      ;
; -1.095 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.042      ;
; -1.095 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.042      ;
; -1.095 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.042      ;
; -1.095 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.042      ;
; -1.095 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.042      ;
; -1.095 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.042      ;
; -1.095 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.042      ;
; -1.095 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.042      ;
; -1.091 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 2.027      ;
; -1.090 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 2.026      ;
; -1.090 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]             ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 2.026      ;
; -1.089 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]             ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 2.025      ;
; -1.086 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 2.022      ;
; -1.085 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]             ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 2.021      ;
; -1.084 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 2.020      ;
; -1.083 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 2.019      ;
; -1.074 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 2.009      ;
; -1.073 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.020      ;
; -1.073 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.020      ;
; -1.073 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.020      ;
; -1.073 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.020      ;
; -1.073 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.020      ;
; -1.073 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.020      ;
; -1.073 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.020      ;
; -1.073 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.020      ;
; -1.073 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.020      ;
; -1.073 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]           ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.020      ;
; -1.073 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.020      ;
; -1.073 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.020      ;
; -1.073 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]          ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.020      ;
; -1.064 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 1.999      ;
; -1.054 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 1.989      ;
; -1.053 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 1.988      ;
; -1.048 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]             ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 1.983      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.131 ; r_tx_data[7]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.473      ;
; 0.139 ; r_tx_data[4]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.481      ;
; 0.141 ; r_tx_data[3]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.483      ;
; 0.141 ; r_tx_data[5]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.483      ;
; 0.143 ; r_tx_data[0]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.485      ;
; 0.144 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.223      ; 0.471      ;
; 0.145 ; r_tx_data[2]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.487      ;
; 0.146 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.223      ; 0.473      ;
; 0.148 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.490      ;
; 0.149 ; r_tx_data[6]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.491      ;
; 0.151 ; r_tx_data[1]                                                ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.493      ;
; 0.152 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.495      ;
; 0.154 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.223      ; 0.481      ;
; 0.155 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.497      ;
; 0.156 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.498      ;
; 0.163 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.224      ; 0.491      ;
; 0.174 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.224      ; 0.502      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|o_tx_serial              ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; r_wr_tx                                                     ; r_wr_tx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; r_sm_main.s_put_fifo_data                                   ; r_sm_main.s_put_fifo_data                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_dv                     ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[3]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_rd_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; r_sm_main.s_idle                                            ; r_sm_main.s_idle                                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; r_rd_rx                                                     ; r_rd_rx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.314      ;
; 0.195 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.318      ;
; 0.201 ; r_data[7]                                                   ; r_data[7]                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; r_tx_data[1]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; r_tx_data[2]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; r_tx_data[5]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[17]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; r_tx_data[6]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.327      ;
; 0.212 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.554      ;
; 0.212 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.336      ;
; 0.216 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.340      ;
; 0.249 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.373      ;
; 0.251 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.375      ;
; 0.259 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.601      ;
; 0.261 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[15]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.385      ;
; 0.263 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[9]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.387      ;
; 0.265 ; uart:uart_unit|uart_rx:receiver|r_rx_data_r                 ; uart:uart_unit|uart_rx:receiver|r_rx_data                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.389      ;
; 0.267 ; r_sm_main.s_get_fifo_data                                   ; r_rd_rx                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.390      ;
; 0.275 ; r_tx_data[0]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.399      ;
; 0.276 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.399      ;
; 0.276 ; r_tx_data[3]                                                ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.400      ;
; 0.276 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.618      ;
; 0.278 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[1]                 ; r_sm_main.s_get_fifo_data                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.401      ;
; 0.281 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.238      ; 0.623      ;
; 0.282 ; uart:uart_unit|fifo:fifo_rx|r_rd_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.242      ; 0.628      ;
; 0.283 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.240      ; 0.627      ;
; 0.283 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.407      ;
; 0.286 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.409      ;
; 0.286 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.410      ;
; 0.290 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.414      ;
; 0.291 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.415      ;
; 0.293 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.416      ;
; 0.295 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[18]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.422      ;
; 0.299 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.423      ;
; 0.301 ; r_data[1]                                                   ; r_data[1]                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; r_sm_main.s_put_fifo_data                                   ; r_sm_main.s_clear                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.425      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.313   ; 0.131 ; N/A      ; N/A     ; -3.000              ;
;  i_clk           ; -4.313   ; 0.131 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -333.816 ; 0.0   ; 0.0      ; 0.0     ; -232.714            ;
;  i_clk           ; -333.816 ; 0.000 ; N/A      ; N/A     ; -232.714            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_rx_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_rx_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rst_sync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rst                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rx                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_rx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_rx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_tx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_tx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_rx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_rx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_tx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_rx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_rx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_tx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 2378     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 2378     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 117   ; 117  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_rst      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_sync ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_data[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_rst      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_sync ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_data[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Sep 08 16:06:57 2020
Info: Command: quartus_sta simple_operations -c simple_operations
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'simple_operations.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.313            -333.816 i_clk 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -232.714 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.818
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.818            -291.260 i_clk 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -232.362 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.366             -94.322 i_clk 
Info (332146): Worst-case hold slack is 0.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.131               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -184.100 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4874 megabytes
    Info: Processing ended: Tue Sep 08 16:06:59 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


