// Seed: 2399706116
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  string id_9, id_10, id_11, id_12, id_13 = id_7, id_14, id_15, id_16, id_17 = "";
  id_18 :
  assert property (@(posedge 1) id_6)
  else;
  module_0(
      id_3, id_2, id_18, id_4
  );
  assign id_6 = 1;
endmodule
