;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <0, @2
	SPL 0, <332
	CMP -207, <-120
	SUB @121, 103
	SPL 0, <332
	DAT #0, <300
	SLT 270, 60
	MOV -7, <-20
	SUB -127, 900
	MOV 0, 0
	SUB 0, 6
	SUB -127, 900
	DJN -1, @-20
	SUB 21, @100
	SUB 21, @100
	DJN -1, @-20
	SPL 0, <332
	SUB #0, 9
	SUB #112, 0
	DJN -1, @-20
	SLT <300, 90
	SUB #0, 9
	SUB 21, @100
	ADD 210, 30
	SUB @127, 108
	JMN -7, @-20
	ADD 210, 60
	SUB #0, -33
	SPL 0, <332
	SUB @127, 108
	ADD @1, 3
	SPL 2, #-10
	SUB 2, @-10
	DJN -1, @-20
	SPL 0, <332
	SPL 0, <332
	SPL @300, 90
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	MOV 0, 0
	MOV -1, <-20
	MOV -1, <-20
