
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -211.80

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.39

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.39

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[372]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3480.77    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.06    0.87    1.31 ^ gen_regfile_ff.register_file_i.rf_reg_q[372]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[372]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.51    1.51   library removal time
                                  1.51   data required time
-----------------------------------------------------------------------------
                                  1.51   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.15    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.72    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.21    0.01    0.01    0.09 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[372]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3480.77    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.06    0.87    1.31 ^ gen_regfile_ff.register_file_i.rf_reg_q[372]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.31   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[372]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.20    2.00   library recovery time
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.07    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[863]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.53    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.48    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   61.66    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.18 ^ _16518_/A (BUF_X32)
    10   42.66    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   34.08    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.22 ^ _16520_/A (BUF_X8)
    10   32.78    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   48.23    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18259_/A (BUF_X2)
    10   31.19    0.04    0.06    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.01    0.37 ^ _18260_/A (BUF_X1)
    10   25.86    0.06    0.09    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   28.85    0.03    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.03    0.00    0.52 ^ _18432_/S (MUX2_X1)
     1    1.74    0.01    0.06    0.58 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.58 v _18433_/A2 (NOR2_X1)
     1    1.74    0.02    0.03    0.61 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.61 ^ _18436_/A2 (NOR3_X1)
     1    1.86    0.02    0.01    0.62 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.62 v _18442_/A2 (NOR3_X1)
     1    1.95    0.03    0.05    0.67 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.59    0.01    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.68 v _18471_/A (AOI21_X1)
     8   35.40    0.17    0.20    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.90 ^ _20600_/A (MUX2_X1)
     7   22.91    0.05    0.11    1.01 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    1.02 ^ _20998_/A (BUF_X1)
    10   21.55    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.59    0.02    0.03    1.12 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.12 v _30197_/B (FA_X1)
     1    3.98    0.02    0.13    1.25 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.25 ^ _30199_/A (FA_X1)
     1    3.74    0.02    0.09    1.34 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.34 v _30202_/B (FA_X1)
     1    4.39    0.02    0.13    1.47 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.47 ^ _30207_/A (FA_X1)
     1    4.35    0.02    0.09    1.57 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.57 v _30211_/A (FA_X1)
     1    4.80    0.02    0.12    1.69 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.69 ^ _30212_/A (FA_X1)
     1    2.09    0.02    0.09    1.78 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.78 v _21502_/A (INV_X1)
     1    3.30    0.01    0.02    1.80 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.80 ^ _30538_/A (HA_X1)
     1    1.15    0.02    0.04    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.54    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.79    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    3.64    0.04    0.07    1.97 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.97 ^ _23682_/A2 (NOR2_X1)
     1    3.07    0.01    0.02    1.99 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.99 v _23683_/B2 (AOI21_X2)
     5   11.82    0.04    0.05    2.05 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.05 ^ _23908_/A3 (AND4_X1)
     2    3.60    0.02    0.07    2.12 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.12 ^ _23966_/A1 (NOR2_X1)
     1    3.40    0.01    0.01    2.13 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.13 v _23969_/B2 (AOI221_X2)
     2    4.64    0.05    0.08    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    3.55    0.03    0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.27 ^ _23971_/B (MUX2_X1)
     2    6.50    0.02    0.05    2.32 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.32 ^ _23972_/B2 (AOI221_X2)
     1    7.53    0.03    0.03    2.35 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.35 v _23981_/A1 (NOR4_X2)
     4   16.84    0.10    0.12    2.47 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.10    0.00    2.48 ^ _25172_/A (BUF_X2)
    10   19.04    0.02    0.05    2.53 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.02    0.00    2.53 ^ _25446_/B2 (OAI21_X1)
     1    1.51    0.01    0.02    2.55 v _25446_/ZN (OAI21_X1)
                                         _02127_ (net)
                  0.01    0.00    2.55 v gen_regfile_ff.register_file_i.rf_reg_q[863]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.55   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[863]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[372]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3480.77    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.06    0.87    1.31 ^ gen_regfile_ff.register_file_i.rf_reg_q[372]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.31   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[372]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.20    2.00   library recovery time
                                  2.00   data required time
-----------------------------------------------------------------------------
                                  2.00   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.07    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[863]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.53    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.48    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   61.66    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.18 ^ _16518_/A (BUF_X32)
    10   42.66    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   34.08    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.22 ^ _16520_/A (BUF_X8)
    10   32.78    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   48.23    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18259_/A (BUF_X2)
    10   31.19    0.04    0.06    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.01    0.37 ^ _18260_/A (BUF_X1)
    10   25.86    0.06    0.09    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   28.85    0.03    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.03    0.00    0.52 ^ _18432_/S (MUX2_X1)
     1    1.74    0.01    0.06    0.58 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.58 v _18433_/A2 (NOR2_X1)
     1    1.74    0.02    0.03    0.61 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.61 ^ _18436_/A2 (NOR3_X1)
     1    1.86    0.02    0.01    0.62 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.62 v _18442_/A2 (NOR3_X1)
     1    1.95    0.03    0.05    0.67 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.59    0.01    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.68 v _18471_/A (AOI21_X1)
     8   35.40    0.17    0.20    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.90 ^ _20600_/A (MUX2_X1)
     7   22.91    0.05    0.11    1.01 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    1.02 ^ _20998_/A (BUF_X1)
    10   21.55    0.05    0.08    1.10 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.10 ^ _21067_/A2 (NAND2_X1)
     1    3.59    0.02    0.03    1.12 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.12 v _30197_/B (FA_X1)
     1    3.98    0.02    0.13    1.25 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.25 ^ _30199_/A (FA_X1)
     1    3.74    0.02    0.09    1.34 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.34 v _30202_/B (FA_X1)
     1    4.39    0.02    0.13    1.47 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.47 ^ _30207_/A (FA_X1)
     1    4.35    0.02    0.09    1.57 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.57 v _30211_/A (FA_X1)
     1    4.80    0.02    0.12    1.69 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.69 ^ _30212_/A (FA_X1)
     1    2.09    0.02    0.09    1.78 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.78 v _21502_/A (INV_X1)
     1    3.30    0.01    0.02    1.80 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.80 ^ _30538_/A (HA_X1)
     1    1.15    0.02    0.04    1.84 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.84 ^ _23588_/A (BUF_X1)
     5    8.54    0.02    0.04    1.88 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.88 ^ _23632_/A2 (NAND3_X1)
     1    1.79    0.02    0.02    1.91 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.91 v _23633_/A3 (NOR3_X1)
     2    3.64    0.04    0.07    1.97 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.97 ^ _23682_/A2 (NOR2_X1)
     1    3.07    0.01    0.02    1.99 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.99 v _23683_/B2 (AOI21_X2)
     5   11.82    0.04    0.05    2.05 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.05 ^ _23908_/A3 (AND4_X1)
     2    3.60    0.02    0.07    2.12 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.12 ^ _23966_/A1 (NOR2_X1)
     1    3.40    0.01    0.01    2.13 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.13 v _23969_/B2 (AOI221_X2)
     2    4.64    0.05    0.08    2.21 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.21 ^ _23970_/B (XNOR2_X1)
     1    3.55    0.03    0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.27 ^ _23971_/B (MUX2_X1)
     2    6.50    0.02    0.05    2.32 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.32 ^ _23972_/B2 (AOI221_X2)
     1    7.53    0.03    0.03    2.35 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.35 v _23981_/A1 (NOR4_X2)
     4   16.84    0.10    0.12    2.47 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.10    0.00    2.48 ^ _25172_/A (BUF_X2)
    10   19.04    0.02    0.05    2.53 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.02    0.00    2.53 ^ _25446_/B2 (OAI21_X1)
     1    1.51    0.01    0.02    2.55 v _25446_/ZN (OAI21_X1)
                                         _02127_ (net)
                  0.01    0.00    2.55 v gen_regfile_ff.register_file_i.rf_reg_q[863]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.55   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[863]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.55   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.25   -0.05 (VIOLATED)
_20147_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_19183_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_19183_/ZN                             26.70   43.56  -16.85 (VIOLATED)
_20440_/ZN                             10.47   24.40  -13.93 (VIOLATED)
_17048_/Z                              25.33   39.12  -13.79 (VIOLATED)
_19731_/ZN                             26.02   39.23  -13.22 (VIOLATED)
_22344_/ZN                             23.23   35.15  -11.92 (VIOLATED)
_18215_/ZN                             26.02   37.83  -11.82 (VIOLATED)
_19370_/ZN                             26.02   37.82  -11.80 (VIOLATED)
_18417_/ZN                             26.02   37.30  -11.29 (VIOLATED)
_24776_/ZN                             16.02   27.22  -11.20 (VIOLATED)
_20328_/ZN                             16.02   27.08  -11.06 (VIOLATED)
_19553_/ZN                             26.02   36.98  -10.96 (VIOLATED)
_18429_/ZN                             26.02   36.88  -10.87 (VIOLATED)
_22176_/ZN                             23.23   34.04  -10.81 (VIOLATED)
_18225_/ZN                             26.02   36.32  -10.31 (VIOLATED)
_27512_/ZN                             23.23   33.47  -10.24 (VIOLATED)
_18471_/ZN                             25.33   35.40  -10.07 (VIOLATED)
_27504_/ZN                             23.23   33.03   -9.80 (VIOLATED)
_22089_/ZN                             23.23   32.62   -9.39 (VIOLATED)
_27522_/ZN                             23.23   32.62   -9.39 (VIOLATED)
_18977_/ZN                             26.02   35.37   -9.36 (VIOLATED)
_18358_/ZN                             25.33   34.52   -9.19 (VIOLATED)
_20147_/ZN                             10.47   19.51   -9.04 (VIOLATED)
_22911_/ZN                             10.47   18.98   -8.51 (VIOLATED)
_18603_/ZN                             26.02   34.42   -8.41 (VIOLATED)
_20319_/Z                              25.33   33.46   -8.13 (VIOLATED)
_23513_/ZN                             13.81   21.78   -7.97 (VIOLATED)
_20318_/Z                              25.33   33.27   -7.94 (VIOLATED)
_17534_/ZN                             13.81   21.48   -7.67 (VIOLATED)
_18028_/ZN                             26.02   33.57   -7.55 (VIOLATED)
_22284_/ZN                             23.23   30.54   -7.31 (VIOLATED)
_19924_/ZN                             25.33   32.60   -7.27 (VIOLATED)
_19384_/ZN                             26.70   33.81   -7.10 (VIOLATED)
_20890_/ZN                             16.02   23.03   -7.00 (VIOLATED)
_25831_/ZN                             10.47   17.42   -6.95 (VIOLATED)
_18615_/ZN                             28.99   35.84   -6.85 (VIOLATED)
_22052_/ZN                             23.23   29.99   -6.76 (VIOLATED)
_18055_/ZN                             28.99   35.75   -6.75 (VIOLATED)
_22073_/ZN                             23.23   29.91   -6.67 (VIOLATED)
_22217_/ZN                             23.23   29.82   -6.59 (VIOLATED)
_22363_/ZN                             26.05   32.60   -6.55 (VIOLATED)
_20352_/ZN                             16.02   21.66   -5.63 (VIOLATED)
_22133_/ZN                             23.23   28.70   -5.47 (VIOLATED)
_18303_/ZN                             25.33   30.79   -5.46 (VIOLATED)
_27740_/ZN                             10.47   15.65   -5.18 (VIOLATED)
_22831_/ZN                             10.47   14.31   -3.84 (VIOLATED)
_17619_/ZN                             16.02   19.30   -3.28 (VIOLATED)
_20148_/ZN                             10.47   13.63   -3.16 (VIOLATED)
_27230_/ZN                             25.33   27.73   -2.40 (VIOLATED)
_17872_/ZN                             25.33   27.09   -1.76 (VIOLATED)
_22301_/ZN                             10.47   12.07   -1.60 (VIOLATED)
_23147_/ZN                             25.33   26.88   -1.55 (VIOLATED)
_26507_/ZN                             13.01   14.44   -1.43 (VIOLATED)
_17600_/ZN                             16.02   17.40   -1.37 (VIOLATED)
_22868_/ZN                             10.47   11.82   -1.35 (VIOLATED)
_23322_/ZN                             10.47   11.69   -1.22 (VIOLATED)
_27770_/ZN                             10.47   11.63   -1.16 (VIOLATED)
_23367_/ZN                             16.02   17.03   -1.01 (VIOLATED)
_17917_/ZN                             25.33   26.22   -0.89 (VIOLATED)
_19863_/ZN                             25.33   26.09   -0.76 (VIOLATED)
_21836_/ZN                             10.47   11.04   -0.57 (VIOLATED)
_17229_/ZN                             16.02   16.25   -0.23 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.049173805862665176

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2477

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.853515625

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
26.702899932861328

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6311

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 61

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1167

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1218

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[863]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.20 ^ _16518_/Z (BUF_X32)
   0.02    0.22 ^ _16519_/Z (BUF_X16)
   0.04    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.06    0.36 ^ _18259_/Z (BUF_X2)
   0.10    0.45 ^ _18260_/Z (BUF_X1)
   0.06    0.51 ^ _18261_/Z (BUF_X2)
   0.06    0.58 v _18432_/Z (MUX2_X1)
   0.03    0.61 ^ _18433_/ZN (NOR2_X1)
   0.01    0.62 v _18436_/ZN (NOR3_X1)
   0.05    0.67 ^ _18442_/ZN (NOR3_X1)
   0.01    0.68 v _18453_/ZN (NOR3_X1)
   0.20    0.88 ^ _18471_/ZN (AOI21_X1)
   0.13    1.01 ^ _20600_/Z (MUX2_X1)
   0.09    1.10 ^ _20998_/Z (BUF_X1)
   0.03    1.12 v _21067_/ZN (NAND2_X1)
   0.13    1.25 ^ _30197_/S (FA_X1)
   0.09    1.34 v _30199_/S (FA_X1)
   0.13    1.47 ^ _30202_/S (FA_X1)
   0.09    1.57 v _30207_/S (FA_X1)
   0.12    1.69 ^ _30211_/S (FA_X1)
   0.09    1.78 v _30212_/S (FA_X1)
   0.02    1.80 ^ _21502_/ZN (INV_X1)
   0.04    1.84 ^ _30538_/S (HA_X1)
   0.04    1.88 ^ _23588_/Z (BUF_X1)
   0.02    1.91 v _23632_/ZN (NAND3_X1)
   0.07    1.97 ^ _23633_/ZN (NOR3_X1)
   0.02    1.99 v _23682_/ZN (NOR2_X1)
   0.05    2.05 ^ _23683_/ZN (AOI21_X2)
   0.07    2.12 ^ _23908_/ZN (AND4_X1)
   0.01    2.13 v _23966_/ZN (NOR2_X1)
   0.08    2.21 ^ _23969_/ZN (AOI221_X2)
   0.05    2.27 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.32 ^ _23971_/Z (MUX2_X1)
   0.03    2.35 v _23972_/ZN (AOI221_X2)
   0.12    2.47 ^ _23981_/ZN (NOR4_X2)
   0.06    2.53 ^ _25172_/Z (BUF_X2)
   0.02    2.55 v _25446_/ZN (OAI21_X1)
   0.00    2.55 v gen_regfile_ff.register_file_i.rf_reg_q[863]$_DFFE_PN0P_/D (DFFR_X1)
           2.55   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[863]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.55   data arrival time
---------------------------------------------------------
          -0.39   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.09 v _28337_/ZN (OAI22_X1)
   0.00    0.09 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.09   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5505

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3922

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-15.377377

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.46e-03   1.56e-04   1.28e-02  16.4%
Combinational          2.99e-02   3.46e-02   4.29e-04   6.49e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.64e-02   5.85e-04   7.81e-02 100.0%
                          52.6%      46.6%       0.7%
