// Seed: 387658243
module module_0 (
    input wire id_0,
    output wire id_1,
    input wire id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wire id_9,
    input tri0 id_10,
    input supply0 id_11,
    input tri1 id_12,
    input wand id_13,
    input uwire id_14
);
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output tri1 id_2#(
        .id_6((1)),
        .id_7(id_7),
        .id_8(1),
        .id_9(1)
    ),
    output tri0 id_3,
    output supply1 id_4
);
  assign id_8 = 1;
  module_0(
      id_1, id_3, id_1, id_0, id_1, id_1, id_0, id_1, id_3, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
