 
****************************************
Report : resources
Design : cve2_top
Version: R-2020.09-SP2
Date   : Thu Jul  4 10:23:58 2024
****************************************

Resource Sharing Report 

===============================================================================
|          |              |            | Contained     |                      |
| Resource | Module       | Parameters | Resources     | Contained Operations |
===============================================================================
| u_cve2_core/r98         |            |               |                      |
|          | DW_rash      | A_width=5  |               | u_cve2_core/srl_1068 |
|          |              | SH_width=3 |               | u_cve2_core/srl_1068_2 |
| u_cve2_core/r105        |            |               |                      |
|          | DW01_dec     | width=3    |               | u_cve2_core/sub_1181 |
|          |              |            |               | u_cve2_core/sub_1193 |
| u_cve2_core/r107        |            |               |                      |
|          | DW01_inc     | width=3    |               | u_cve2_core/add_1191 |
|          |              |            |               | u_cve2_core/add_1203 |
| u_cve2_core/r119        |            |               |                      |
|          | DW01_cmp2    | width=3    |               | u_cve2_core/gt_1068  |
| u_cve2_core/r121        |            |               |                      |
|          | DW01_ash     | A_width=12 |               | u_cve2_core/sll_1068 |
|          |              | SH_width=3 |               |                      |
| u_cve2_core/r123        |            |               |                      |
|          | DW01_sub     | width=3    |               | u_cve2_core/sub_1068 |
| u_cve2_core/r125        |            |               |                      |
|          | DW_rash      | A_width=5  |               | u_cve2_core/srl_1068_3 |
         |              | SH_width=3 |               |                      |
| u_cve2_core/r127        |            |               |                      |
|          | DW01_cmp2    | width=32   |               | u_cve2_core/lte_1073 |
| u_cve2_core/r129        |            |               |                      |
|          | DW01_cmp2    | width=32   |               | u_cve2_core/lte_1074 |
| u_cve2_core/r131        |            |               |                      |
|          | DW01_inc     | width=33   |               | u_cve2_core/add_1157_round |
| u_cve2_core/r133        |            |               |                      |
|          | DW01_sub     | width=3    |               | u_cve2_core/sub_1182 |
| u_cve2_core/r135        |            |               |                      |
|          | DW01_add     | width=3    |               | u_cve2_core/add_1202 |
| u_cve2_core/if_stage_i/prefetch_buffer_i/r57         |                      |
|          | DW01_add     | width=32   |               | u_cve2_core/if_stage_i/prefetch_buffer_i/add_163 |
| u_cve2_core/if_stage_i/prefetch_buffer_i/fifo_i/r73  |                      |
|          | DW01_add     | width=31   |               | u_cve2_core/if_stage_i/prefetch_buffer_i/fifo_i/add_144 |
| u_cve2_core/id_stage_i/controller_i/r135             |                      |
|          | DW01_add     | width=32   |               | u_cve2_core/id_stage_i/controller_i/add_604_aco |
| u_cve2_core/ex_block_i/alu_i/r75     |               |                      |
|          | DW01_sub     | width=5    |               | u_cve2_core/ex_block_i/alu_i/sub_291 |
| u_cve2_core/ex_block_i/alu_i/r77     |               |                      |
|          | DW_rash      | A_width=33 |               | u_cve2_core/ex_block_i/alu_i/sra_353 |
          |            |               |                      |
|          |              | SH_width=5 |               |                      |
| u_cve2_core/ex_block_i/alu_i/adder_inst/r78          |                      |
|          | DW01_add     | width=9    |               | u_cve2_core/ex_block_i/alu_i/adder_inst/add_1_root_add_23_2 |
| u_cve2_core/ex_block_i/alu_i/adder_inst/r80          |                      |
|          | DW01_add     | width=9    |               | u_cve2_core/ex_block_i/alu_i/adder_inst/add_1_root_add_24_2 |
| u_cve2_core/ex_block_i/alu_i/adder_inst/r82          |                      |
|          | DW01_add     | width=9    |               | u_cve2_core/ex_block_i/alu_i/adder_inst/add_1_root_add_25_2 |
| u_cve2_core/ex_block_i/alu_i/adder_inst/r84          |                      |
|          | DW01_add     | width=9    |               | u_cve2_core/ex_block_i/alu_i/adder_inst/add_1_root_add_26_2 |
| u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/r155                      |
|          | DW01_ash     | A_width=32 |               | u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/sll_516 |
  |               |                      |
|          |              | SH_width=5 |               |                      |
| u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/r157                      |
|          | DW01_dec     | width=5    |               | u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/sub_536 |
| u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/r259                      |
|          | DW02_mult    | A_width=8  |               | u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_267 |
 |               |                      |
|          |              | B_width=8  |               |                      |
| u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/r361                      |
|          | DW02_mult    | A_width=17 |               | u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_263 |
 |               |                      |
|          |              | B_width=17 |               |                      |
| u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/r463                      |
|          | DW02_mult    | A_width=17 |               | u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_265 |
 |               |                      |
|          |              | B_width=17 |               |                      |
| u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/r565                      |
|          | DW02_mult    | A_width=17 |               | u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/mult_264 |
 |               |                      |
|          |              | B_width=17 |               |                      |
| u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/r674                      |
|          | DW01_add     | width=32   |               | u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/add_1_root_add_0_root_add_270_2 |
| u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/r676                      |
|          | DW01_add     | width=32   |               | u_cve2_core/ex_block_i/gen_multdiv_fast.multdiv_i/add_0_root_add_0_root_add_270_2 |
| u_cve2_core/lsu_interface_i/r59      |               |                      |
|          | DW01_add     | width=32   |               | u_cve2_core/lsu_interface_i/add_68 |
| u_cve2_core/vcve2_vrf_interface_inst/r199            |                      |
|          | DW_rash      | A_width=5  |               | u_cve2_core/vcve2_vrf_interface_inst/srl_146 |
  |            |               |                      |
|          |              | SH_width=3 |               | u_cve2_core/vcve2_vrf_interface_inst/srl_148 |
| u_cve2_core/vcve2_vrf_interface_inst/r202            |                      |
|          | DW01_dec     | width=32   |               | u_cve2_core/vcve2_vrf_interface_inst/sub_299 |
  |            |               |                      |
|          |              |            |               | u_cve2_core/vcve2_vrf_interface_inst/sub_389 |
  |            |               |                      |
|          |              |            |               | u_cve2_core/vcve2_vrf_interface_inst/sub_475 |
  |            |               |                      |
|          |              |            |               | u_cve2_core/vcve2_vrf_interface_inst/sub_510 |
| u_cve2_core/vcve2_vrf_interface_inst/r210            |                      |
|          | DW01_cmp2    | width=3    |               | u_cve2_core/vcve2_vrf_interface_inst/lt_145 |
| u_cve2_core/vcve2_vrf_interface_inst/r212            |                      |
|          | DW01_sub     | width=3    |               | u_cve2_core/vcve2_vrf_interface_inst/sub_146 |
| u_cve2_core/vcve2_vrf_interface_inst/r214            |                      |
|          | DW_rash      | A_width=5  |               | u_cve2_core/vcve2_vrf_interface_inst/srl_146_2 |
|            |               |                      |
|          |              | SH_width=3 |               |                      |
| u_cve2_core/vcve2_vrf_interface_inst/r216            |                      |
|          | DW01_ash     | A_width=12 |               | u_cve2_core/vcve2_vrf_interface_inst/sll_148 |
  |            |               |                      |
|          |              | SH_width=3 |               |                      |
| u_cve2_core/vcve2_vrf_interface_inst/r218            |                      |
|          | DW01_sub     | width=32   |               | u_cve2_core/vcve2_vrf_interface_inst/sub_363_aco |
| u_cve2_core/agu_inst/r63             |               |                      |
|          | DW01_inc     | width=30   |               | u_cve2_core/agu_inst/add_47 |
| u_cve2_core/agu_inst/r65             |               |                      |
|          | DW01_inc     | width=30   |               | u_cve2_core/agu_inst/add_48 |
| u_cve2_core/agu_inst/r67             |               |                      |
|          | DW01_inc     | width=30   |               | u_cve2_core/agu_inst/add_49 |
| u_cve2_core/cs_registers_i/r134      |               |                      |
|          | DW01_cmp2    | width=2    |               | u_cve2_core/cs_registers_i/gt_251 |
| u_cve2_core/cs_registers_i/r136      |               |                      |
|          | DW01_cmp6    | width=32   |               | u_cve2_core/cs_registers_i/eq_1432 |
| u_cve2_core/cs_registers_i/mcycle_counter_i/r54      |                      |
|          | DW01_inc     | width=64   |               | u_cve2_core/cs_registers_i/mcycle_counter_i/add_26 |
| u_cve2_core/cs_registers_i/minstret_counter_i/r54    |                      |
|          | DW01_inc     | width=64   |               | u_cve2_core/cs_registers_i/minstret_counter_i/add_26 |
===============================================================================


No implementations to report
1
