strict digraph "compose( ,  )" {
	node [label="\N"];
	"25:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f12a6309650>",
		clk_sens=True,
		fillcolor=gold,
		label="25:AL",
		sens="['MainClock']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['InputSignalEdge', 'OutputSignal']"];
	"26:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f12a62ede50>",
		fillcolor=turquoise,
		label="26:BL
Lag <= (InputSignalEdge == 1'b1) && (OutputSignal == 1'b0);
Lead <= (InputSignalEdge == 1'b1) && (OutputSignal == 1'b1);",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a62ed1d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f12a6641890>]",
		style=filled,
		typ=Block];
	"25:AL" -> "26:BL"	 [cond="[]",
		lineno=None];
	"Leaf_25:AL"	 [def_var="['Lag', 'Lead']",
		label="Leaf_25:AL"];
	"10:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f12a65dc390>",
		clk_sens=True,
		fillcolor=gold,
		label="10:AL",
		sens="['MainClock']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['InputSignal', 'InputSignalEdgeDet']"];
	"11:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f12a6331990>",
		fillcolor=turquoise,
		label="11:BL
InputSignalEdgeDet <= { InputSignalEdgeDet[0], InputSignal };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a62f1190>]",
		style=filled,
		typ=Block];
	"10:AL" -> "11:BL"	 [cond="[]",
		lineno=None];
	"Leaf_10:AL"	 [def_var="['InputSignalEdgeDet']",
		label="Leaf_10:AL"];
	"11:BL" -> "Leaf_10:AL"	 [cond="[]",
		lineno=None];
	"26:BL" -> "Leaf_25:AL"	 [cond="[]",
		lineno=None];
	"21:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f12a6295dd0>",
		def_var="['InputSignalEdge']",
		fillcolor=deepskyblue,
		label="21:AS
InputSignalEdge = InputSignalEdgeDet == 2'b01;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['InputSignalEdgeDet']"];
	"21:AS" -> "25:AL";
	"Leaf_10:AL" -> "10:AL";
	"Leaf_10:AL" -> "21:AS";
}
