Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Oct 30 18:36:39 2020
| Host         : PC-2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Iter_Div_control_sets_placed.rpt
| Design       : Iter_Div
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | Statemachine/Q_reg[0]_0[0] | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | Statemachine/Q_reg[3][0]   | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG |                            | rst_IBUF         |                2 |              5 |
|  clk_IBUF_BUFG | Statemachine/E[0]          | rst_IBUF         |                3 |              6 |
+----------------+----------------------------+------------------+------------------+----------------+


