$date
	Fri Dec 15 00:47:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and2_df_tb $end
$var wire 1 ! OUT $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module duv $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#5
0!
0#
0"
#10
1#
#15
0#
1"
#20
1!
1#
