#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct 31 19:50:51 2025
# Process ID: 5268
# Current directory: D:/FPGA_game/vivado_Music
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44592 D:\FPGA_game\vivado_Music\vivado_Music.xpr
# Log file: D:/FPGA_game/vivado_Music/vivado.log
# Journal file: D:/FPGA_game/vivado_Music\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_game/vivado_Music/vivado_Music.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/FPGA/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 795.055 ; gain = 190.555
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1819.383 ; gain = 849.191
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Fri Oct 31 21:18:43 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Fri Oct 31 21:18:43 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Fri Oct 31 21:28:52 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Fri Oct 31 21:28:52 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
export_ip_user_files -of_objects  [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left/fifo_delay_left.xci] -no_script -reset -force -quiet
remove_files  -fileset fifo_delay_left D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left/fifo_delay_left.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_left_synth_1

INFO: [Project 1-386] Moving file 'D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left/fifo_delay_left.xci' from fileset 'fifo_delay_left' to fileset 'sources_1'.
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_delay_left -dir d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {fifo_delay_left} CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {32768} CONFIG.Output_Data_Width {16} CONFIG.Output_Depth {32768} CONFIG.Use_Embedded_Registers {false} CONFIG.Reset_Pin {true} CONFIG.Reset_Type {Synchronous_Reset} CONFIG.Use_Dout_Reset {true} CONFIG.Data_Count {true} CONFIG.Data_Count_Width {15} CONFIG.Write_Data_Count_Width {15} CONFIG.Read_Data_Count_Width {15} CONFIG.Full_Threshold_Assert_Value {32766} CONFIG.Full_Threshold_Negate_Value {32765}] [get_ips fifo_delay_left]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'fifo_delay_left' to 'fifo_delay_left' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_delay_left'...
generate_target all [get_files  d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_delay_left'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_delay_left'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_delay_left'...
catch { config_ip_cache -export [get_ips -all fifo_delay_left] }
export_ip_user_files -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci]
launch_runs -jobs 12 fifo_delay_left_synth_1
[Fri Oct 31 22:08:38 2025] Launched fifo_delay_left_synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_left_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false}] [get_ips fifo_delay_left]
generate_target all [get_files  d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_delay_left'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_delay_left'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_delay_left'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_delay_left'...
catch { config_ip_cache -export [get_ips -all fifo_delay_left] }
export_ip_user_files -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -no_script -sync -force -quiet
reset_run fifo_delay_left_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_left_synth_1

launch_runs -jobs 12 fifo_delay_left_synth_1
[Fri Oct 31 22:12:57 2025] Launched fifo_delay_left_synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_left_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Input_Depth {32768} CONFIG.Output_Depth {32768} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count {true} CONFIG.Data_Count_Width {15} CONFIG.Write_Data_Count_Width {15} CONFIG.Read_Data_Count_Width {15} CONFIG.Full_Threshold_Assert_Value {32766} CONFIG.Full_Threshold_Negate_Value {32765}] [get_ips fifo_delay_right]
generate_target all [get_files  D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_delay_right'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_delay_right'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_delay_right'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_delay_right'...
catch { config_ip_cache -export [get_ips -all fifo_delay_right] }
export_ip_user_files -of_objects [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci] -no_script -sync -force -quiet
reset_run fifo_delay_right_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_right_synth_1

launch_runs -jobs 12 fifo_delay_right_synth_1
[Fri Oct 31 22:14:37 2025] Launched fifo_delay_right_synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_right_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Fri Oct 31 22:15:33 2025] Launched fifo_delay_right_synth_1, synth_1...
Run output will be captured here:
fifo_delay_right_synth_1: D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_right_synth_1/runme.log
synth_1: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Fri Oct 31 22:15:34 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

reset_run fifo_delay_right_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_right_synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Fri Oct 31 22:16:06 2025] Launched fifo_delay_right_synth_1, synth_1...
Run output will be captured here:
fifo_delay_right_synth_1: D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_right_synth_1/runme.log
synth_1: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Fri Oct 31 22:16:06 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Fri Oct 31 22:17:39 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Fri Oct 31 22:17:39 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
set_property -dict [list CONFIG.Data_Count_Width {14}] [get_ips fifo_delay_left]
generate_target all [get_files  d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_delay_left'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_delay_left'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_delay_left'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_delay_left'...
catch { config_ip_cache -export [get_ips -all fifo_delay_left] }
export_ip_user_files -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -no_script -sync -force -quiet
reset_run fifo_delay_left_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_left_synth_1

launch_runs -jobs 12 fifo_delay_left_synth_1
[Fri Oct 31 22:19:03 2025] Launched fifo_delay_left_synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_left_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Data_Count_Width {14}] [get_ips fifo_delay_right]
generate_target all [get_files  D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_delay_right'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_delay_right'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_delay_right'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_delay_right'...
catch { config_ip_cache -export [get_ips -all fifo_delay_right] }
export_ip_user_files -of_objects [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci] -no_script -sync -force -quiet
reset_run fifo_delay_right_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_right_synth_1

launch_runs -jobs 12 fifo_delay_right_synth_1
[Fri Oct 31 22:19:23 2025] Launched fifo_delay_right_synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_right_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Fri Oct 31 22:22:00 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Fri Oct 31 22:22:00 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 00:36:53 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 00:36:53 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 00:45:48 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 00:45:48 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property -dict [list CONFIG.Input_Depth {65536} CONFIG.Output_Depth {65536} CONFIG.Data_Count_Width {16} CONFIG.Write_Data_Count_Width {16} CONFIG.Read_Data_Count_Width {16} CONFIG.Full_Threshold_Assert_Value {65534} CONFIG.Full_Threshold_Negate_Value {65533}] [get_ips fifo_delay_left]
generate_target all [get_files  d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_delay_left'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_delay_left'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_delay_left'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_delay_left'...
catch { config_ip_cache -export [get_ips -all fifo_delay_left] }
export_ip_user_files -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -no_script -sync -force -quiet
reset_run fifo_delay_left_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_left_synth_1

launch_runs -jobs 12 fifo_delay_left_synth_1
[Sat Nov  1 01:00:47 2025] Launched fifo_delay_left_synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_left_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_left_1/fifo_delay_left.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Input_Depth {65536} CONFIG.Output_Depth {65536} CONFIG.Data_Count_Width {16} CONFIG.Write_Data_Count_Width {16} CONFIG.Read_Data_Count_Width {16} CONFIG.Full_Threshold_Assert_Value {65534} CONFIG.Full_Threshold_Negate_Value {65533}] [get_ips fifo_delay_right]
generate_target all [get_files  D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_delay_right'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_delay_right'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_delay_right'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_delay_right'...
catch { config_ip_cache -export [get_ips -all fifo_delay_right] }
export_ip_user_files -of_objects [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci] -no_script -sync -force -quiet
reset_run fifo_delay_right_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_right_synth_1

launch_runs -jobs 12 fifo_delay_right_synth_1
[Sat Nov  1 01:01:12 2025] Launched fifo_delay_right_synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/fifo_delay_right_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA_game/vivado_Music/vivado_Music.srcs/sources_1/ip/fifo_delay_right/fifo_delay_right.xci] -directory D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files -ipstatic_source_dir D:/FPGA_game/vivado_Music/vivado_Music.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/vivado_library} {questa=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/questa} {riviera=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/riviera} {activehdl=D:/FPGA_game/vivado_Music/vivado_Music.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 01:04:15 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 01:04:15 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 01:19:23 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 01:19:23 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 01:38:23 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 01:38:23 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 01:49:16 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 01:49:16 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 01:57:32 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 01:57:32 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 02:06:12 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 02:06:12 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 02:20:26 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 02:20:26 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 02:29:48 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 02:29:48 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 02:42:39 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 02:42:39 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 02:50:51 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 02:50:51 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 03:02:30 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 03:02:30 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 03:15:08 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 03:15:08 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 03:27:17 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 03:27:17 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 03:40:16 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 03:40:16 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 2214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3721.105 ; gain = 11.926
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3721.105 ; gain = 11.926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3721.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  SRLC32E => SRL16E: 64 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 3851.809 ; gain = 1111.832
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3960.465 ; gain = 65.383
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 03:49:16 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 03:49:16 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
reset_run impl_2 -prev_step 
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 03:55:35 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 03:55:36 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 04:03:46 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 04:03:46 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 04:10:33 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 04:10:33 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 04:18:06 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 04:18:06 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/audio_lookback.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 12
[Sat Nov  1 04:30:06 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/synth_1/runme.log
[Sat Nov  1 04:30:06 2025] Launched impl_2...
Run output will be captured here: D:/FPGA_game/vivado_Music/vivado_Music.runs/impl_2/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/C305A8F9ABCD
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  1 11:18:00 2025...
