---
title: Registres-vs_3_0
description: Cette section contient des informations de référence pour les registres d’entrée et de sortie implémentés par le nuanceur de vertex version 3 \_ 0.
ms.assetid: af81f1c4-9c11-455e-a565-1b80f1ee8683
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 47353a3f312a2abbd6f4fe5ea1dcd1ed9495a9d0
ms.sourcegitcommit: 2d531328b6ed82d4ad971a45a5131b430c5866f7
ms.translationtype: MT
ms.contentlocale: fr-FR
ms.lasthandoff: 09/16/2019
ms.locfileid: "103674717"
---
# <a name="registers---vs_3_0"></a><span data-ttu-id="ecd9d-103">Registres-vs \_ 3 \_ 0</span><span class="sxs-lookup"><span data-stu-id="ecd9d-103">Registers - vs\_3\_0</span></span>

<span data-ttu-id="ecd9d-104">Cette section contient des informations de référence pour les registres d’entrée et de sortie implémentés par le nuanceur de vertex version 3 \_ 0.</span><span class="sxs-lookup"><span data-stu-id="ecd9d-104">This section contains reference information for the input and output registers implemented by vertex shader version 3\_0.</span></span>

## <a name="input-registers"></a><span data-ttu-id="ecd9d-105">Registres d’entrée</span><span class="sxs-lookup"><span data-stu-id="ecd9d-105">Input Registers</span></span>



| <span data-ttu-id="ecd9d-106">S’inscrire</span><span class="sxs-lookup"><span data-stu-id="ecd9d-106">Register</span></span> | <span data-ttu-id="ecd9d-107">Nom</span><span class="sxs-lookup"><span data-stu-id="ecd9d-107">Name</span></span>                                                                                      | <span data-ttu-id="ecd9d-108">Count</span><span class="sxs-lookup"><span data-stu-id="ecd9d-108">Count</span></span>      | <span data-ttu-id="ecd9d-109">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="ecd9d-109">R/W</span></span> | <span data-ttu-id="ecd9d-110">\# Ports de lecture</span><span class="sxs-lookup"><span data-stu-id="ecd9d-110">\# Read ports</span></span> | <span data-ttu-id="ecd9d-111">\# Lectures/inst</span><span class="sxs-lookup"><span data-stu-id="ecd9d-111">\# Reads / inst</span></span> | <span data-ttu-id="ecd9d-112">Dimension</span><span class="sxs-lookup"><span data-stu-id="ecd9d-112">Dimension</span></span> | <span data-ttu-id="ecd9d-113">RelAddr</span><span class="sxs-lookup"><span data-stu-id="ecd9d-113">RelAddr</span></span> | <span data-ttu-id="ecd9d-114">Valeurs par défaut</span><span class="sxs-lookup"><span data-stu-id="ecd9d-114">Defaults</span></span>     | <span data-ttu-id="ecd9d-115">DCL obligatoire</span><span class="sxs-lookup"><span data-stu-id="ecd9d-115">Requires DCL</span></span> |
|----------|-------------------------------------------------------------------------------------------|------------|-----|---------------|-----------------|-----------|---------|--------------|--------------|
| <span data-ttu-id="ecd9d-116">v\#</span><span class="sxs-lookup"><span data-stu-id="ecd9d-116">v\#</span></span>      | [<span data-ttu-id="ecd9d-117">Registre d’entrée</span><span class="sxs-lookup"><span data-stu-id="ecd9d-117">Input Register</span></span>](dx9-graphics-reference-asm-vs-registers-input.md)                       | <span data-ttu-id="ecd9d-118">16</span><span class="sxs-lookup"><span data-stu-id="ecd9d-118">16</span></span>         | <span data-ttu-id="ecd9d-119">R</span><span class="sxs-lookup"><span data-stu-id="ecd9d-119">R</span></span>   | <span data-ttu-id="ecd9d-120">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-120">1</span></span>             | <span data-ttu-id="ecd9d-121">Illimité</span><span class="sxs-lookup"><span data-stu-id="ecd9d-121">Unlimited</span></span>       | <span data-ttu-id="ecd9d-122">4</span><span class="sxs-lookup"><span data-stu-id="ecd9d-122">4</span></span>         | <span data-ttu-id="ecd9d-123">a0/aL</span><span class="sxs-lookup"><span data-stu-id="ecd9d-123">a0/aL</span></span>   | <span data-ttu-id="ecd9d-124">Voir la remarque 1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-124">See note 1</span></span>   | <span data-ttu-id="ecd9d-125">Oui</span><span class="sxs-lookup"><span data-stu-id="ecd9d-125">Yes</span></span>          |
| <span data-ttu-id="ecd9d-126">r\#</span><span class="sxs-lookup"><span data-stu-id="ecd9d-126">r\#</span></span>      | [<span data-ttu-id="ecd9d-127">Registre temporaire</span><span class="sxs-lookup"><span data-stu-id="ecd9d-127">Temporary Register</span></span>](dx9-graphics-reference-asm-vs-registers-temporary.md)               | <span data-ttu-id="ecd9d-128">32</span><span class="sxs-lookup"><span data-stu-id="ecd9d-128">32</span></span>         | <span data-ttu-id="ecd9d-129">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="ecd9d-129">R/W</span></span> | <span data-ttu-id="ecd9d-130">3</span><span class="sxs-lookup"><span data-stu-id="ecd9d-130">3</span></span>             | <span data-ttu-id="ecd9d-131">Illimité</span><span class="sxs-lookup"><span data-stu-id="ecd9d-131">Unlimited</span></span>       | <span data-ttu-id="ecd9d-132">4</span><span class="sxs-lookup"><span data-stu-id="ecd9d-132">4</span></span>         | <span data-ttu-id="ecd9d-133">Non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-133">No</span></span>      | <span data-ttu-id="ecd9d-134">None</span><span class="sxs-lookup"><span data-stu-id="ecd9d-134">None</span></span>         | <span data-ttu-id="ecd9d-135">Non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-135">No</span></span>           |
| <span data-ttu-id="ecd9d-136">c\#</span><span class="sxs-lookup"><span data-stu-id="ecd9d-136">c\#</span></span>      | [<span data-ttu-id="ecd9d-137">Registre à virgule flottante constante</span><span class="sxs-lookup"><span data-stu-id="ecd9d-137">Constant Float Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-float.md)     | <span data-ttu-id="ecd9d-138">Voir la remarque 2</span><span class="sxs-lookup"><span data-stu-id="ecd9d-138">See note 2</span></span> | <span data-ttu-id="ecd9d-139">R</span><span class="sxs-lookup"><span data-stu-id="ecd9d-139">R</span></span>   | <span data-ttu-id="ecd9d-140">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-140">1</span></span>             | <span data-ttu-id="ecd9d-141">Illimité</span><span class="sxs-lookup"><span data-stu-id="ecd9d-141">Unlimited</span></span>       | <span data-ttu-id="ecd9d-142">4</span><span class="sxs-lookup"><span data-stu-id="ecd9d-142">4</span></span>         | <span data-ttu-id="ecd9d-143">a0/aL</span><span class="sxs-lookup"><span data-stu-id="ecd9d-143">a0/aL</span></span>   | <span data-ttu-id="ecd9d-144">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="ecd9d-144">(0, 0, 0, 0)</span></span> | <span data-ttu-id="ecd9d-145">Non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-145">No</span></span>           |
| <span data-ttu-id="ecd9d-146">a0</span><span class="sxs-lookup"><span data-stu-id="ecd9d-146">a0</span></span>       | [<span data-ttu-id="ecd9d-147">Registre d’adresses</span><span class="sxs-lookup"><span data-stu-id="ecd9d-147">Address Register</span></span>](dx9-graphics-reference-asm-vs-registers-address.md)                   | <span data-ttu-id="ecd9d-148">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-148">1</span></span>          | <span data-ttu-id="ecd9d-149">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="ecd9d-149">R/W</span></span> | <span data-ttu-id="ecd9d-150">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-150">1</span></span>             | <span data-ttu-id="ecd9d-151">Illimité</span><span class="sxs-lookup"><span data-stu-id="ecd9d-151">Unlimited</span></span>       | <span data-ttu-id="ecd9d-152">4</span><span class="sxs-lookup"><span data-stu-id="ecd9d-152">4</span></span>         | <span data-ttu-id="ecd9d-153">Non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-153">No</span></span>      | <span data-ttu-id="ecd9d-154">None</span><span class="sxs-lookup"><span data-stu-id="ecd9d-154">None</span></span>         | <span data-ttu-id="ecd9d-155">Non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-155">No</span></span>           |
| <span data-ttu-id="ecd9d-156">p\#</span><span class="sxs-lookup"><span data-stu-id="ecd9d-156">b\#</span></span>      | [<span data-ttu-id="ecd9d-157">Registre booléen constant</span><span class="sxs-lookup"><span data-stu-id="ecd9d-157">Constant Boolean Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-boolean.md) | <span data-ttu-id="ecd9d-158">16</span><span class="sxs-lookup"><span data-stu-id="ecd9d-158">16</span></span>         | <span data-ttu-id="ecd9d-159">R</span><span class="sxs-lookup"><span data-stu-id="ecd9d-159">R</span></span>   | <span data-ttu-id="ecd9d-160">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-160">1</span></span>             | <span data-ttu-id="ecd9d-161">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-161">1</span></span>               | <span data-ttu-id="ecd9d-162">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-162">1</span></span>         | <span data-ttu-id="ecd9d-163">Non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-163">No</span></span>      | <span data-ttu-id="ecd9d-164">FALSE</span><span class="sxs-lookup"><span data-stu-id="ecd9d-164">FALSE</span></span>        | <span data-ttu-id="ecd9d-165">Non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-165">No</span></span>           |
| <span data-ttu-id="ecd9d-166">cliqu\#</span><span class="sxs-lookup"><span data-stu-id="ecd9d-166">i\#</span></span>      | [<span data-ttu-id="ecd9d-167">Registre d’entiers constant</span><span class="sxs-lookup"><span data-stu-id="ecd9d-167">Constant Integer Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-integer.md) | <span data-ttu-id="ecd9d-168">16</span><span class="sxs-lookup"><span data-stu-id="ecd9d-168">16</span></span>         | <span data-ttu-id="ecd9d-169">R</span><span class="sxs-lookup"><span data-stu-id="ecd9d-169">R</span></span>   | <span data-ttu-id="ecd9d-170">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-170">1</span></span>             | <span data-ttu-id="ecd9d-171">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-171">1</span></span>               | <span data-ttu-id="ecd9d-172">4</span><span class="sxs-lookup"><span data-stu-id="ecd9d-172">4</span></span>         | <span data-ttu-id="ecd9d-173">Non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-173">No</span></span>      | <span data-ttu-id="ecd9d-174">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="ecd9d-174">(0, 0, 0, 0)</span></span> | <span data-ttu-id="ecd9d-175">Non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-175">No</span></span>           |
| <span data-ttu-id="ecd9d-176">&</span><span class="sxs-lookup"><span data-stu-id="ecd9d-176">aL</span></span>       | [<span data-ttu-id="ecd9d-177">Registre de compteur de boucle</span><span class="sxs-lookup"><span data-stu-id="ecd9d-177">Loop Counter Register</span></span>](dx9-graphics-reference-asm-vs-registers-loop-counter.md)         | <span data-ttu-id="ecd9d-178">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-178">1</span></span>          | <span data-ttu-id="ecd9d-179">R</span><span class="sxs-lookup"><span data-stu-id="ecd9d-179">R</span></span>   | <span data-ttu-id="ecd9d-180">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-180">1</span></span>             | <span data-ttu-id="ecd9d-181">Illimité</span><span class="sxs-lookup"><span data-stu-id="ecd9d-181">Unlimited</span></span>       | <span data-ttu-id="ecd9d-182">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-182">1</span></span>         | <span data-ttu-id="ecd9d-183">Non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-183">No</span></span>      | <span data-ttu-id="ecd9d-184">None</span><span class="sxs-lookup"><span data-stu-id="ecd9d-184">None</span></span>         | <span data-ttu-id="ecd9d-185">Non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-185">No</span></span>           |
| <span data-ttu-id="ecd9d-186">P0</span><span class="sxs-lookup"><span data-stu-id="ecd9d-186">p0</span></span>       | [<span data-ttu-id="ecd9d-187">Registre de prédicat</span><span class="sxs-lookup"><span data-stu-id="ecd9d-187">Predicate Register</span></span>](dx9-graphics-reference-asm-vs-registers-predicate.md)               | <span data-ttu-id="ecd9d-188">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-188">1</span></span>          | <span data-ttu-id="ecd9d-189">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="ecd9d-189">R/W</span></span> | <span data-ttu-id="ecd9d-190">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-190">1</span></span>             | <span data-ttu-id="ecd9d-191">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-191">1</span></span>               | <span data-ttu-id="ecd9d-192">4</span><span class="sxs-lookup"><span data-stu-id="ecd9d-192">4</span></span>         | <span data-ttu-id="ecd9d-193">non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-193">no</span></span>      | <span data-ttu-id="ecd9d-194">Aucun</span><span class="sxs-lookup"><span data-stu-id="ecd9d-194">none</span></span>         | <span data-ttu-id="ecd9d-195">non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-195">no</span></span>           |
| <span data-ttu-id="ecd9d-196">s\#</span><span class="sxs-lookup"><span data-stu-id="ecd9d-196">s\#</span></span>      | [<span data-ttu-id="ecd9d-197">Échantillonneur (Direct3D 9 ASM-vs)</span><span class="sxs-lookup"><span data-stu-id="ecd9d-197">Sampler (Direct3D 9 asm-vs)</span></span>](dx9-graphics-reference-asm-vs-registers-sampler.md)        | <span data-ttu-id="ecd9d-198">4</span><span class="sxs-lookup"><span data-stu-id="ecd9d-198">4</span></span>          | <span data-ttu-id="ecd9d-199">R</span><span class="sxs-lookup"><span data-stu-id="ecd9d-199">R</span></span>   | <span data-ttu-id="ecd9d-200">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-200">1</span></span>             | <span data-ttu-id="ecd9d-201">1</span><span class="sxs-lookup"><span data-stu-id="ecd9d-201">1</span></span>               | <span data-ttu-id="ecd9d-202">4</span><span class="sxs-lookup"><span data-stu-id="ecd9d-202">4</span></span>         | <span data-ttu-id="ecd9d-203">Non</span><span class="sxs-lookup"><span data-stu-id="ecd9d-203">No</span></span>      | <span data-ttu-id="ecd9d-204">Voir la remarque 3</span><span class="sxs-lookup"><span data-stu-id="ecd9d-204">See note 3</span></span>   | <span data-ttu-id="ecd9d-205">Oui</span><span class="sxs-lookup"><span data-stu-id="ecd9d-205">Yes</span></span>          |



 

<span data-ttu-id="ecd9d-206">Remarques :</span><span class="sxs-lookup"><span data-stu-id="ecd9d-206">Notes:</span></span>

1.  <span data-ttu-id="ecd9d-207">Partial (0, 0, 0, 1) : si seul un sous-ensemble de canaux est mis à jour, les autres canaux ont par défaut la valeur (0, 0, 0, 1).</span><span class="sxs-lookup"><span data-stu-id="ecd9d-207">Partial (0, 0, 0, 1) - If only a subset of channels are updated, the remaining channels will default to (0, 0, 0, 1).</span></span>
2.  <span data-ttu-id="ecd9d-208">Égal à D3DCAPS9. MaxVertexShaderConst (au moins 256 pour vs \_ 3 \_ 0).</span><span class="sxs-lookup"><span data-stu-id="ecd9d-208">Equal to D3DCAPS9.MaxVertexShaderConst (at least 256 for vs\_3\_0).</span></span>
3.  <span data-ttu-id="ecd9d-209">Les valeurs par défaut de recherche d’échantillonneur existent, mais les valeurs dépendent du format de texture.</span><span class="sxs-lookup"><span data-stu-id="ecd9d-209">Defaults for sampler lookup exist, but values depend on texture format.</span></span>

## <a name="output-registers"></a><span data-ttu-id="ecd9d-210">Registres de sortie</span><span class="sxs-lookup"><span data-stu-id="ecd9d-210">Output Registers</span></span>

<span data-ttu-id="ecd9d-211">Les registres de sortie ont été réduits en \# registres de 12 o (sortie).</span><span class="sxs-lookup"><span data-stu-id="ecd9d-211">Output registers have been collapsed into 12 o\# (output) registers.</span></span> <span data-ttu-id="ecd9d-212">Elles peuvent être utilisées pour tout ce que l’utilisateur souhaite interpoler pour le nuanceur de pixels : coordonnées de la texture, couleurs, brouillard, etc.</span><span class="sxs-lookup"><span data-stu-id="ecd9d-212">These can be used for anything the user wants to interpolate for the pixel shader: texture coordinates, colors, fog, etc.</span></span>



| <span data-ttu-id="ecd9d-213">S’inscrire</span><span class="sxs-lookup"><span data-stu-id="ecd9d-213">Register</span></span> | <span data-ttu-id="ecd9d-214">Nom</span><span class="sxs-lookup"><span data-stu-id="ecd9d-214">Name</span></span>            | <span data-ttu-id="ecd9d-215">Count</span><span class="sxs-lookup"><span data-stu-id="ecd9d-215">Count</span></span> | <span data-ttu-id="ecd9d-216">R/W (Lecture/écriture)</span><span class="sxs-lookup"><span data-stu-id="ecd9d-216">R/W</span></span> | <span data-ttu-id="ecd9d-217">Dimension</span><span class="sxs-lookup"><span data-stu-id="ecd9d-217">Dimension</span></span> | <span data-ttu-id="ecd9d-218">RelAddr</span><span class="sxs-lookup"><span data-stu-id="ecd9d-218">RelAddr</span></span> | <span data-ttu-id="ecd9d-219">Valeurs par défaut</span><span class="sxs-lookup"><span data-stu-id="ecd9d-219">Defaults</span></span> | <span data-ttu-id="ecd9d-220">DCL obligatoire</span><span class="sxs-lookup"><span data-stu-id="ecd9d-220">Requires DCL</span></span> |
|----------|-----------------|-------|-----|-----------|---------|----------|--------------|
| <span data-ttu-id="ecd9d-221">sorties\#</span><span class="sxs-lookup"><span data-stu-id="ecd9d-221">o\#</span></span>      | <span data-ttu-id="ecd9d-222">Registre de sortie</span><span class="sxs-lookup"><span data-stu-id="ecd9d-222">Output Register</span></span> | <span data-ttu-id="ecd9d-223">12</span><span class="sxs-lookup"><span data-stu-id="ecd9d-223">12</span></span>    | <span data-ttu-id="ecd9d-224">W</span><span class="sxs-lookup"><span data-stu-id="ecd9d-224">W</span></span>   | <span data-ttu-id="ecd9d-225">4</span><span class="sxs-lookup"><span data-stu-id="ecd9d-225">4</span></span>         | <span data-ttu-id="ecd9d-226">&</span><span class="sxs-lookup"><span data-stu-id="ecd9d-226">aL</span></span>      | <span data-ttu-id="ecd9d-227">Aucun</span><span class="sxs-lookup"><span data-stu-id="ecd9d-227">None</span></span>     | <span data-ttu-id="ecd9d-228">Oui</span><span class="sxs-lookup"><span data-stu-id="ecd9d-228">Yes</span></span>          |



 

## <a name="related-topics"></a><span data-ttu-id="ecd9d-229">Rubriques connexes</span><span class="sxs-lookup"><span data-stu-id="ecd9d-229">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="ecd9d-230">Registres de nuanceur vertex</span><span class="sxs-lookup"><span data-stu-id="ecd9d-230">Vertex Shader Registers</span></span>](dx9-graphics-reference-asm-vs-registers.md)
</dt> </dl>

 

 




