Analysis & Elaboration report for LC-3
Mon Feb 25 22:28:24 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Mon Feb 25 22:28:24 2019           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; LC-3                                        ;
; Top-level Entity Name              ; lab6_toplevel                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lab6_toplevel      ; LC-3               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Feb 25 22:28:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LC-3 -c LC-3 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tristate.sv
    Info (12023): Found entity 1: tristate File: C:/Users/Evan Miller/ece385/LC-3/tristate.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file test_memory.sv
    Info (12023): Found entity 1: test_memory File: C:/Users/Evan Miller/ece385/LC-3/test_memory.sv Line: 22
Info (12021): Found 1 design units, including 0 entities, in source file slc3_2.sv
    Info (12022): Found design unit 1: SLC3_2 (SystemVerilog) File: C:/Users/Evan Miller/ece385/LC-3/SLC3_2.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file slc3.sv
    Info (12023): Found entity 1: slc3 File: C:/Users/Evan Miller/ece385/LC-3/slc3.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file memory_contents.sv
    Info (12023): Found entity 1: memory_parser File: C:/Users/Evan Miller/ece385/LC-3/memory_contents.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file mem2io.sv
    Info (12023): Found entity 1: Mem2IO File: C:/Users/Evan Miller/ece385/LC-3/Mem2IO.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file lab6_toplevel.sv
    Info (12023): Found entity 1: lab6_toplevel File: C:/Users/Evan Miller/ece385/LC-3/lab6_toplevel.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file isdu.sv
    Info (12023): Found entity 1: ISDU File: C:/Users/Evan Miller/ece385/LC-3/ISDU.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file data-path.sv
    Info (12023): Found entity 1: datapath File: C:/Users/Evan Miller/ece385/LC-3/data-path.sv Line: 1
Error (10170): Verilog HDL syntax error at Flipflop.sv(47) near text: "<<<";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Evan Miller/ece385/LC-3/Flipflop.sv Line: 47
Info (12021): Found 0 design units, including 0 entities, in source file flipflop.sv
Info (12021): Found 3 design units, including 3 entities, in source file mux.sv
    Info (12023): Found entity 1: Mux2 File: C:/Users/Evan Miller/ece385/LC-3/MUX.sv Line: 1
    Info (12023): Found entity 2: Mux4 File: C:/Users/Evan Miller/ece385/LC-3/MUX.sv Line: 15
    Info (12023): Found entity 3: GateMux File: C:/Users/Evan Miller/ece385/LC-3/MUX.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/Evan Miller/ece385/LC-3/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/Evan Miller/ece385/LC-3/testbench.sv Line: 1
Warning (10229): Verilog HDL Expression warning at ALUK.sv(14): truncated literal to match 1 bits File: C:/Users/Evan Miller/ece385/LC-3/ALUK.sv Line: 14
Warning (10229): Verilog HDL Expression warning at ALUK.sv(17): truncated literal to match 1 bits File: C:/Users/Evan Miller/ece385/LC-3/ALUK.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file aluk.sv
    Info (12023): Found entity 1: ALUK File: C:/Users/Evan Miller/ece385/LC-3/ALUK.sv Line: 2
Info (12021): Found 4 design units, including 4 entities, in source file sign_extend.sv
    Info (12023): Found entity 1: SEXT5 File: C:/Users/Evan Miller/ece385/LC-3/SIGN_EXTEND.sv Line: 1
    Info (12023): Found entity 2: SEXT7 File: C:/Users/Evan Miller/ece385/LC-3/SIGN_EXTEND.sv Line: 16
    Info (12023): Found entity 3: SEXT10 File: C:/Users/Evan Miller/ece385/LC-3/SIGN_EXTEND.sv Line: 31
    Info (12023): Found entity 4: SEXT11 File: C:/Users/Evan Miller/ece385/LC-3/SIGN_EXTEND.sv Line: 46
Info (12021): Found 3 design units, including 3 entities, in source file carry_select_adder.sv
    Info (12023): Found entity 1: carry_select_adder File: C:/Users/Evan Miller/ece385/LC-3/carry_select_adder.sv Line: 1
    Info (12023): Found entity 2: fcarry_lookahead File: C:/Users/Evan Miller/ece385/LC-3/carry_select_adder.sv Line: 29
    Info (12023): Found entity 3: full_addery File: C:/Users/Evan Miller/ece385/LC-3/carry_select_adder.sv Line: 78
Info (12021): Found 2 design units, including 2 entities, in source file nzp_logic.sv
    Info (12023): Found entity 1: NZP_IN_LOGIC File: C:/Users/Evan Miller/ece385/LC-3/NZP_LOGIC.sv Line: 1
    Info (12023): Found entity 2: NZP_OUT_LOGIC File: C:/Users/Evan Miller/ece385/LC-3/NZP_LOGIC.sv Line: 27
Info (144001): Generated suppressed messages file C:/Users/Evan Miller/ece385/LC-3/output_files/LC-3.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 3 warnings
    Error: Peak virtual memory: 4738 megabytes
    Error: Processing ended: Mon Feb 25 22:28:25 2019
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:32


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Evan Miller/ece385/LC-3/output_files/LC-3.map.smsg.


