#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12c607290 .scope module, "Testbench" "Testbench" 2 686;
 .timescale 0 0;
v0x12c630060_0 .net "EX_Instruction", 31 0, v0x12c627bf0_0;  1 drivers
v0x12c6300f0_0 .net "ID_Instruction", 31 0, v0x12c628e80_0;  1 drivers
v0x12c630200_0 .net "IF_instruction", 31 0, v0x12c6295a0_0;  1 drivers
v0x12c630290_0 .net "MEM_Instruction", 31 0, v0x12c626b20_0;  1 drivers
v0x12c630320_0 .net "WB_Instruction", 31 0, v0x12c62aa70_0;  1 drivers
v0x12c6303b0_0 .var "clk", 0 0;
S_0x12c60e520 .scope module, "dut" "Processor" 2 693, 2 454 0, S_0x12c607290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "ID_Instruction";
    .port_info 2 /OUTPUT 32 "EX_Instruction";
    .port_info 3 /OUTPUT 32 "instruction";
    .port_info 4 /OUTPUT 32 "MEM_Instruction";
    .port_info 5 /OUTPUT 32 "WB_Instruction";
v0x12c62daf0_0 .net "ALUSrc", 0 0, v0x12c614fa0_0;  1 drivers
v0x12c62dbc0_0 .net "ALUsel", 3 0, v0x12c624ea0_0;  1 drivers
v0x12c62dc90_0 .net "BranchInstr", 7 0, L_0x12c630bc0;  1 drivers
v0x12c62dd60_0 .net "EX_ALUResult", 31 0, v0x12c62d2f0_0;  1 drivers
v0x12c62de30_0 .net "EX_ALUSrc", 0 0, v0x12c627900_0;  1 drivers
v0x12c62df40_0 .net "EX_ALUsel", 3 0, v0x12c6279b0_0;  1 drivers
v0x12c62e010_0 .net "EX_BranchAddr", 7 0, v0x12c627a50_0;  1 drivers
v0x12c62e0e0_0 .net "EX_Immediate", 31 0, v0x12c627b40_0;  1 drivers
v0x12c62e1b0_0 .net "EX_Instruction", 31 0, v0x12c627bf0_0;  alias, 1 drivers
v0x12c62e2c0_0 .net "EX_PCplus4", 7 0, v0x12c627c90_0;  1 drivers
v0x12c62e390_0 .net "EX_WBSel", 0 0, v0x12c627d40_0;  1 drivers
v0x12c62e460_0 .net "EX_branch", 0 0, v0x12c627e70_0;  1 drivers
v0x12c62e530_0 .net "EX_memwriteen", 0 0, v0x12c627f00_0;  1 drivers
v0x12c62e600_0 .net "EX_read1", 31 0, v0x12c627f90_0;  1 drivers
v0x12c62e6d0_0 .net "EX_read2", 31 0, v0x12c628020_0;  1 drivers
o0x130050e80 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c62e760_0 .net "EX_reset", 0 0, o0x130050e80;  0 drivers
v0x12c62e7f0_0 .net "EX_wen", 0 0, v0x12c6280d0_0;  1 drivers
v0x12c62e9c0_0 .net "ID_Instruction", 31 0, v0x12c628e80_0;  alias, 1 drivers
v0x12c62ea50_0 .net "ID_PCplus4", 7 0, v0x12c628f30_0;  1 drivers
o0x1300513f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c62eae0_0 .net "ID_reset", 0 0, o0x1300513f0;  0 drivers
v0x12c62eb70_0 .net "MEM_ALUResult", 31 0, v0x12c6269f0_0;  1 drivers
v0x12c62ec00_0 .net "MEM_Instruction", 31 0, v0x12c626b20_0;  alias, 1 drivers
v0x12c62ec90_0 .net "MEM_PCplus4", 7 0, v0x12c626bb0_0;  1 drivers
v0x12c62ed20_0 .net "MEM_WBSel", 0 0, v0x12c626c40_0;  1 drivers
v0x12c62edb0_0 .net "MEM_memwriteen", 0 0, v0x12c626d60_0;  1 drivers
o0x1300508b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c62ee80_0 .net "MEM_reset", 0 0, o0x1300508b0;  0 drivers
v0x12c62ef10_0 .net "MEM_wdat", 31 0, v0x12c626e10_0;  1 drivers
v0x12c62efe0_0 .net "MEM_wen", 0 0, v0x12c626ec0_0;  1 drivers
v0x12c62f0b0_0 .net "PCplus4", 7 0, L_0x12c630540;  1 drivers
v0x12c62f140_0 .net "WBSel", 0 0, v0x12c624f50_0;  1 drivers
v0x12c62f210_0 .net "WB_ALUResult", 31 0, v0x12c62a9e0_0;  1 drivers
v0x12c62f2a0_0 .net "WB_Instruction", 31 0, v0x12c62aa70_0;  alias, 1 drivers
v0x12c62f330_0 .net "WB_WBSel", 0 0, v0x12c62ab00_0;  1 drivers
v0x12c62e8c0_0 .net "WB_readD", 31 0, v0x12c62aba0_0;  1 drivers
o0x130051990 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c62f600_0 .net "WB_reset", 0 0, o0x130051990;  0 drivers
v0x12c62f690_0 .net "WB_wen", 0 0, v0x12c62acd0_0;  1 drivers
v0x12c62f760_0 .net "address", 7 0, v0x12c62b3a0_0;  1 drivers
v0x12c62f7f0_0 .net "branch", 0 0, v0x12c625000_0;  1 drivers
v0x12c62f8c0_0 .net "clk", 0 0, v0x12c6303b0_0;  1 drivers
v0x12c62f950_0 .net "immExtended", 31 0, v0x12c62a090_0;  1 drivers
v0x12c62f9e0_0 .net "instruction", 31 0, v0x12c6295a0_0;  alias, 1 drivers
v0x12c62fab0_0 .net "loadfromMem", 31 0, L_0x12c630fa0;  1 drivers
v0x12c62fb80_0 .net "memwriteen", 0 0, v0x12c625240_0;  1 drivers
v0x12c62fc50_0 .net "read1", 31 0, v0x12c62c040_0;  1 drivers
v0x12c62fd20_0 .net "read2", 31 0, v0x12c62c120_0;  1 drivers
v0x12c62fdf0_0 .net "wdat", 31 0, v0x12c62ca30_0;  1 drivers
v0x12c62fec0_0 .net "wen", 0 0, v0x12c625390_0;  1 drivers
v0x12c62ff90_0 .net "zero", 0 0, v0x12c62d580_0;  1 drivers
L_0x12c630660 .part v0x12c628e80_0, 15, 5;
L_0x12c630700 .part v0x12c628e80_0, 20, 5;
L_0x12c6307a0 .part v0x12c62aa70_0, 7, 5;
L_0x12c630840 .part v0x12c628e80_0, 0, 7;
L_0x12c6308e0 .part v0x12c628e80_0, 25, 7;
L_0x12c630a80 .part v0x12c628e80_0, 12, 3;
S_0x12c607400 .scope module, "Ctrl" "ControlCenter" 2 552, 2 113 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 7 "f7";
    .port_info 2 /INPUT 3 "f3";
    .port_info 3 /OUTPUT 4 "ALUsel";
    .port_info 4 /OUTPUT 1 "wen";
    .port_info 5 /OUTPUT 1 "WBSel";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "memwriteen";
v0x12c614fa0_0 .var "ALUSrc", 0 0;
v0x12c624ea0_0 .var "ALUsel", 3 0;
v0x12c624f50_0 .var "WBSel", 0 0;
v0x12c625000_0 .var "branch", 0 0;
v0x12c6250a0_0 .net "f3", 2 0, L_0x12c630a80;  1 drivers
v0x12c625190_0 .net "f7", 6 0, L_0x12c6308e0;  1 drivers
v0x12c625240_0 .var "memwriteen", 0 0;
v0x12c6252e0_0 .net "opcode", 6 0, L_0x12c630840;  1 drivers
v0x12c625390_0 .var "wen", 0 0;
E_0x12c608410 .event anyedge, v0x12c6252e0_0, v0x12c625190_0, v0x12c6250a0_0;
S_0x12c625570 .scope module, "DM" "DataMemory" 2 645, 2 370 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "wdat";
    .port_info 3 /INPUT 1 "memwriteen";
    .port_info 4 /OUTPUT 32 "readD";
L_0x12c630fa0 .functor BUFZ 32, L_0x12c630d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12c6257b0 .array "DRAM", 0 63, 31 0;
v0x12c625860_0 .net *"_ivl_0", 31 0, L_0x12c630d40;  1 drivers
v0x12c625910_0 .net *"_ivl_3", 5 0, L_0x12c630de0;  1 drivers
v0x12c6259d0_0 .net *"_ivl_4", 7 0, L_0x12c630f00;  1 drivers
L_0x130088058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c625a80_0 .net *"_ivl_7", 1 0, L_0x130088058;  1 drivers
v0x12c625b70_0 .net "address", 31 0, v0x12c6269f0_0;  alias, 1 drivers
v0x12c625c20_0 .net "clk", 0 0, v0x12c6303b0_0;  alias, 1 drivers
v0x12c625cc0_0 .var/i "i", 31 0;
v0x12c625d70_0 .net "memwriteen", 0 0, v0x12c626d60_0;  alias, 1 drivers
v0x12c625e80_0 .net "readD", 31 0, L_0x12c630fa0;  alias, 1 drivers
v0x12c625f20_0 .net "wdat", 31 0, v0x12c626e10_0;  alias, 1 drivers
E_0x12c625760 .event posedge, v0x12c625c20_0;
L_0x12c630d40 .array/port v0x12c6257b0, L_0x12c630f00;
L_0x12c630de0 .part v0x12c6269f0_0, 2, 6;
L_0x12c630f00 .concat [ 6 2 0 0], L_0x12c630de0, L_0x130088058;
S_0x12c626050 .scope module, "EX_R_MEM" "EXregisterMEM" 2 622, 2 325 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "EX_PCplus4";
    .port_info 2 /OUTPUT 32 "MEM_Instruction";
    .port_info 3 /INPUT 32 "EX_Instruction";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "EX_wdat";
    .port_info 6 /INPUT 1 "EX_wen";
    .port_info 7 /INPUT 1 "EX_WBSel";
    .port_info 8 /INPUT 1 "EX_branch";
    .port_info 9 /INPUT 1 "EX_memwriteen";
    .port_info 10 /INPUT 32 "EX_ALUResult";
    .port_info 11 /OUTPUT 32 "MEM_wdat";
    .port_info 12 /OUTPUT 1 "MEM_wen";
    .port_info 13 /OUTPUT 1 "MEM_WBSel";
    .port_info 14 /OUTPUT 1 "MEM_branch";
    .port_info 15 /OUTPUT 1 "MEM_memwriteen";
    .port_info 16 /OUTPUT 8 "MEM_PCplus4";
    .port_info 17 /OUTPUT 32 "MEM_ALUResult";
v0x12c626490_0 .net "EX_ALUResult", 31 0, v0x12c62d2f0_0;  alias, 1 drivers
v0x12c626520_0 .net "EX_Instruction", 31 0, v0x12c627bf0_0;  alias, 1 drivers
v0x12c6265c0_0 .net "EX_PCplus4", 7 0, v0x12c627c90_0;  alias, 1 drivers
v0x12c626680_0 .net "EX_WBSel", 0 0, v0x12c627d40_0;  alias, 1 drivers
o0x130050700 .functor BUFZ 1, C4<z>; HiZ drive
v0x12c626720_0 .net "EX_branch", 0 0, o0x130050700;  0 drivers
v0x12c626800_0 .net "EX_memwriteen", 0 0, v0x12c627f00_0;  alias, 1 drivers
v0x12c6268a0_0 .net "EX_wdat", 31 0, v0x12c628020_0;  alias, 1 drivers
v0x12c626950_0 .net "EX_wen", 0 0, v0x12c6280d0_0;  alias, 1 drivers
v0x12c6269f0_0 .var "MEM_ALUResult", 31 0;
v0x12c626b20_0 .var "MEM_Instruction", 31 0;
v0x12c626bb0_0 .var "MEM_PCplus4", 7 0;
v0x12c626c40_0 .var "MEM_WBSel", 0 0;
v0x12c626cd0_0 .var "MEM_branch", 0 0;
v0x12c626d60_0 .var "MEM_memwriteen", 0 0;
v0x12c626e10_0 .var "MEM_wdat", 31 0;
v0x12c626ec0_0 .var "MEM_wen", 0 0;
v0x12c626f50_0 .net "clk", 0 0, v0x12c6303b0_0;  alias, 1 drivers
v0x12c627100_0 .net "reset", 0 0, o0x1300508b0;  alias, 0 drivers
E_0x12c626450 .event posedge, v0x12c627100_0, v0x12c625c20_0;
S_0x12c6272c0 .scope module, "ID_R_EX" "IDregisterEX" 2 577, 2 202 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "ID_PCplus4";
    .port_info 2 /INPUT 32 "ID_Instruction";
    .port_info 3 /OUTPUT 4 "EX_ALUsel";
    .port_info 4 /OUTPUT 32 "EX_Instruction";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 32 "ID_Immediate";
    .port_info 7 /INPUT 8 "ID_BranchAddr";
    .port_info 8 /INPUT 4 "ALUsel";
    .port_info 9 /INPUT 1 "wen";
    .port_info 10 /INPUT 1 "WBSel";
    .port_info 11 /INPUT 1 "ALUSrc";
    .port_info 12 /INPUT 1 "branch";
    .port_info 13 /INPUT 1 "memwriteen";
    .port_info 14 /INPUT 32 "ID_read1";
    .port_info 15 /INPUT 32 "ID_read2";
    .port_info 16 /OUTPUT 1 "EX_ALUSrc";
    .port_info 17 /OUTPUT 1 "EX_wen";
    .port_info 18 /OUTPUT 1 "EX_WBSel";
    .port_info 19 /OUTPUT 1 "EX_branch";
    .port_info 20 /OUTPUT 1 "EX_memwriteen";
    .port_info 21 /OUTPUT 32 "EX_read1";
    .port_info 22 /OUTPUT 32 "EX_read2";
    .port_info 23 /OUTPUT 32 "EX_Immediate";
    .port_info 24 /OUTPUT 8 "EX_PCplus4";
    .port_info 25 /OUTPUT 8 "EX_BranchAddr";
v0x12c626210_0 .net "ALUSrc", 0 0, v0x12c614fa0_0;  alias, 1 drivers
v0x12c627850_0 .net "ALUsel", 3 0, v0x12c624ea0_0;  alias, 1 drivers
v0x12c627900_0 .var "EX_ALUSrc", 0 0;
v0x12c6279b0_0 .var "EX_ALUsel", 3 0;
v0x12c627a50_0 .var "EX_BranchAddr", 7 0;
v0x12c627b40_0 .var "EX_Immediate", 31 0;
v0x12c627bf0_0 .var "EX_Instruction", 31 0;
v0x12c627c90_0 .var "EX_PCplus4", 7 0;
v0x12c627d40_0 .var "EX_WBSel", 0 0;
v0x12c627e70_0 .var "EX_branch", 0 0;
v0x12c627f00_0 .var "EX_memwriteen", 0 0;
v0x12c627f90_0 .var "EX_read1", 31 0;
v0x12c628020_0 .var "EX_read2", 31 0;
v0x12c6280d0_0 .var "EX_wen", 0 0;
v0x12c628180_0 .net "ID_BranchAddr", 7 0, L_0x12c630bc0;  alias, 1 drivers
v0x12c628210_0 .net "ID_Immediate", 31 0, v0x12c62a090_0;  alias, 1 drivers
v0x12c6282b0_0 .net "ID_Instruction", 31 0, v0x12c628e80_0;  alias, 1 drivers
v0x12c628460_0 .net "ID_PCplus4", 7 0, v0x12c628f30_0;  alias, 1 drivers
v0x12c628510_0 .net "ID_read1", 31 0, v0x12c62c040_0;  alias, 1 drivers
v0x12c6285c0_0 .net "ID_read2", 31 0, v0x12c62c120_0;  alias, 1 drivers
v0x12c628670_0 .net "WBSel", 0 0, v0x12c624f50_0;  alias, 1 drivers
v0x12c628720_0 .net "branch", 0 0, v0x12c625000_0;  alias, 1 drivers
v0x12c6287b0_0 .net "clk", 0 0, v0x12c6303b0_0;  alias, 1 drivers
v0x12c628840_0 .net "memwriteen", 0 0, v0x12c625240_0;  alias, 1 drivers
v0x12c6288d0_0 .net "reset", 0 0, o0x130050e80;  alias, 0 drivers
v0x12c628960_0 .net "wen", 0 0, v0x12c625390_0;  alias, 1 drivers
E_0x12c6277c0 .event posedge, v0x12c6288d0_0, v0x12c625c20_0;
S_0x12c628c30 .scope module, "IF_R_ID" "IFregisterID" 2 532, 2 51 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "IF_PCplus4";
    .port_info 3 /INPUT 32 "IF_instruction";
    .port_info 4 /OUTPUT 32 "ID_Instruction";
    .port_info 5 /OUTPUT 8 "ID_PCplus4";
v0x12c628e80_0 .var "ID_Instruction", 31 0;
v0x12c628f30_0 .var "ID_PCplus4", 7 0;
v0x12c628fe0_0 .net "IF_PCplus4", 7 0, L_0x12c630540;  alias, 1 drivers
v0x12c629090_0 .net "IF_instruction", 31 0, v0x12c6295a0_0;  alias, 1 drivers
v0x12c629140_0 .net "clk", 0 0, v0x12c6303b0_0;  alias, 1 drivers
v0x12c629210_0 .net "reset", 0 0, o0x1300513f0;  alias, 0 drivers
E_0x12c628e30 .event posedge, v0x12c629210_0, v0x12c625c20_0;
S_0x12c629340 .scope module, "IM" "InstructionMemory" 2 527, 2 32 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 32 "IF_instruction";
v0x12c6295a0_0 .var "IF_instruction", 31 0;
v0x12c629670 .array "RAM", 8 0, 31 0;
v0x12c6297e0_0 .net "address", 7 0, v0x12c62b3a0_0;  alias, 1 drivers
v0x12c629670_0 .array/port v0x12c629670, 0;
v0x12c629670_1 .array/port v0x12c629670, 1;
v0x12c629670_2 .array/port v0x12c629670, 2;
E_0x12c629500/0 .event anyedge, v0x12c6297e0_0, v0x12c629670_0, v0x12c629670_1, v0x12c629670_2;
v0x12c629670_3 .array/port v0x12c629670, 3;
v0x12c629670_4 .array/port v0x12c629670, 4;
v0x12c629670_5 .array/port v0x12c629670, 5;
v0x12c629670_6 .array/port v0x12c629670, 6;
E_0x12c629500/1 .event anyedge, v0x12c629670_3, v0x12c629670_4, v0x12c629670_5, v0x12c629670_6;
v0x12c629670_7 .array/port v0x12c629670, 7;
v0x12c629670_8 .array/port v0x12c629670, 8;
E_0x12c629500/2 .event anyedge, v0x12c629670_7, v0x12c629670_8, v0x12c629090_0;
E_0x12c629500 .event/or E_0x12c629500/0, E_0x12c629500/1, E_0x12c629500/2;
S_0x12c6298d0 .scope module, "IPC4" "ImmediatePC4adder" 2 569, 2 192 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "immediate";
    .port_info 1 /INPUT 8 "PCplus4";
    .port_info 2 /OUTPUT 8 "BranchAddr";
v0x12c629b00_0 .net "BranchAddr", 7 0, L_0x12c630bc0;  alias, 1 drivers
v0x12c629bc0_0 .net "PCplus4", 7 0, v0x12c628f30_0;  alias, 1 drivers
v0x12c629c90_0 .net *"_ivl_1", 7 0, L_0x12c630b20;  1 drivers
v0x12c629d30_0 .net "immediate", 31 0, v0x12c62a090_0;  alias, 1 drivers
L_0x12c630b20 .part v0x12c62a090_0, 0, 8;
L_0x12c630bc0 .arith/sum 8, v0x12c628f30_0, L_0x12c630b20;
S_0x12c629e30 .scope module, "ImG" "ImmediateGenerator" 2 564, 2 169 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "immediate";
v0x12c62a090_0 .var "immediate", 31 0;
v0x12c62a180_0 .net "instr", 31 0, v0x12c628e80_0;  alias, 1 drivers
E_0x12c62a030 .event anyedge, v0x12c6282b0_0;
S_0x12c62a250 .scope module, "MEM_R_WB" "MEMregisterWB" 2 653, 2 397 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "MEM_out";
    .port_info 3 /INPUT 32 "MEM_Instruction";
    .port_info 4 /OUTPUT 32 "WB_Instruction";
    .port_info 5 /INPUT 32 "MEM_ALUResult";
    .port_info 6 /INPUT 1 "MEM_wen";
    .port_info 7 /INPUT 1 "MEM_WBSel";
    .port_info 8 /OUTPUT 32 "WB_readD";
    .port_info 9 /OUTPUT 32 "WB_ALUResult";
    .port_info 10 /OUTPUT 1 "WB_wen";
    .port_info 11 /OUTPUT 1 "WB_WBSel";
v0x12c62a610_0 .net "MEM_ALUResult", 31 0, v0x12c6269f0_0;  alias, 1 drivers
v0x12c62a6f0_0 .net "MEM_Instruction", 31 0, v0x12c626b20_0;  alias, 1 drivers
v0x12c62a790_0 .net "MEM_WBSel", 0 0, v0x12c626c40_0;  alias, 1 drivers
v0x12c62a860_0 .net "MEM_out", 31 0, L_0x12c630fa0;  alias, 1 drivers
v0x12c62a910_0 .net "MEM_wen", 0 0, v0x12c626ec0_0;  alias, 1 drivers
v0x12c62a9e0_0 .var "WB_ALUResult", 31 0;
v0x12c62aa70_0 .var "WB_Instruction", 31 0;
v0x12c62ab00_0 .var "WB_WBSel", 0 0;
v0x12c62aba0_0 .var "WB_readD", 31 0;
v0x12c62acd0_0 .var "WB_wen", 0 0;
v0x12c62ad70_0 .net "clk", 0 0, v0x12c6303b0_0;  alias, 1 drivers
v0x12c62ae80_0 .net "reset", 0 0, o0x130051990;  alias, 0 drivers
E_0x12c628df0 .event posedge, v0x12c62ae80_0, v0x12c625c20_0;
S_0x12c62b000 .scope module, "PC" "ProgramCounter" 2 510, 2 3 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 8 "PCplus4";
    .port_info 4 /INPUT 8 "BranchInstr";
    .port_info 5 /OUTPUT 8 "address";
v0x12c62b250_0 .net "BranchInstr", 7 0, v0x12c627a50_0;  alias, 1 drivers
v0x12c62b310_0 .net "PCplus4", 7 0, L_0x12c630540;  alias, 1 drivers
v0x12c62b3a0_0 .var "address", 7 0;
v0x12c62b430_0 .net "branch", 0 0, v0x12c627e70_0;  alias, 1 drivers
v0x12c62b4e0_0 .net "clk", 0 0, v0x12c6303b0_0;  alias, 1 drivers
v0x12c62b5b0_0 .net "zero", 0 0, v0x12c62d580_0;  alias, 1 drivers
S_0x12c62b6b0 .scope module, "RF" "RegisterFile" 2 541, 2 78 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs";
    .port_info 2 /INPUT 5 "rt";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "wdat";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /OUTPUT 32 "read1";
    .port_info 7 /OUTPUT 32 "read2";
v0x12c62bad0 .array "Registers", 0 31, 31 0;
v0x12c62be70_0 .net "clk", 0 0, v0x12c6303b0_0;  alias, 1 drivers
v0x12c62bf10_0 .var/i "i", 31 0;
v0x12c62bfa0_0 .net "rd", 4 0, L_0x12c6307a0;  1 drivers
v0x12c62c040_0 .var "read1", 31 0;
v0x12c62c120_0 .var "read2", 31 0;
v0x12c62c1d0_0 .net "rs", 4 0, L_0x12c630660;  1 drivers
v0x12c62c270_0 .net "rt", 4 0, L_0x12c630700;  1 drivers
v0x12c62c320_0 .net "wdat", 31 0, v0x12c62ca30_0;  alias, 1 drivers
v0x12c62c450_0 .net "wen", 0 0, v0x12c62acd0_0;  alias, 1 drivers
v0x12c62bad0_0 .array/port v0x12c62bad0, 0;
v0x12c62bad0_1 .array/port v0x12c62bad0, 1;
v0x12c62bad0_2 .array/port v0x12c62bad0, 2;
E_0x12c62b970/0 .event anyedge, v0x12c62c1d0_0, v0x12c62bad0_0, v0x12c62bad0_1, v0x12c62bad0_2;
v0x12c62bad0_3 .array/port v0x12c62bad0, 3;
v0x12c62bad0_4 .array/port v0x12c62bad0, 4;
v0x12c62bad0_5 .array/port v0x12c62bad0, 5;
v0x12c62bad0_6 .array/port v0x12c62bad0, 6;
E_0x12c62b970/1 .event anyedge, v0x12c62bad0_3, v0x12c62bad0_4, v0x12c62bad0_5, v0x12c62bad0_6;
v0x12c62bad0_7 .array/port v0x12c62bad0, 7;
v0x12c62bad0_8 .array/port v0x12c62bad0, 8;
v0x12c62bad0_9 .array/port v0x12c62bad0, 9;
v0x12c62bad0_10 .array/port v0x12c62bad0, 10;
E_0x12c62b970/2 .event anyedge, v0x12c62bad0_7, v0x12c62bad0_8, v0x12c62bad0_9, v0x12c62bad0_10;
v0x12c62bad0_11 .array/port v0x12c62bad0, 11;
v0x12c62bad0_12 .array/port v0x12c62bad0, 12;
v0x12c62bad0_13 .array/port v0x12c62bad0, 13;
v0x12c62bad0_14 .array/port v0x12c62bad0, 14;
E_0x12c62b970/3 .event anyedge, v0x12c62bad0_11, v0x12c62bad0_12, v0x12c62bad0_13, v0x12c62bad0_14;
v0x12c62bad0_15 .array/port v0x12c62bad0, 15;
v0x12c62bad0_16 .array/port v0x12c62bad0, 16;
v0x12c62bad0_17 .array/port v0x12c62bad0, 17;
v0x12c62bad0_18 .array/port v0x12c62bad0, 18;
E_0x12c62b970/4 .event anyedge, v0x12c62bad0_15, v0x12c62bad0_16, v0x12c62bad0_17, v0x12c62bad0_18;
v0x12c62bad0_19 .array/port v0x12c62bad0, 19;
v0x12c62bad0_20 .array/port v0x12c62bad0, 20;
v0x12c62bad0_21 .array/port v0x12c62bad0, 21;
v0x12c62bad0_22 .array/port v0x12c62bad0, 22;
E_0x12c62b970/5 .event anyedge, v0x12c62bad0_19, v0x12c62bad0_20, v0x12c62bad0_21, v0x12c62bad0_22;
v0x12c62bad0_23 .array/port v0x12c62bad0, 23;
v0x12c62bad0_24 .array/port v0x12c62bad0, 24;
v0x12c62bad0_25 .array/port v0x12c62bad0, 25;
v0x12c62bad0_26 .array/port v0x12c62bad0, 26;
E_0x12c62b970/6 .event anyedge, v0x12c62bad0_23, v0x12c62bad0_24, v0x12c62bad0_25, v0x12c62bad0_26;
v0x12c62bad0_27 .array/port v0x12c62bad0, 27;
v0x12c62bad0_28 .array/port v0x12c62bad0, 28;
v0x12c62bad0_29 .array/port v0x12c62bad0, 29;
v0x12c62bad0_30 .array/port v0x12c62bad0, 30;
E_0x12c62b970/7 .event anyedge, v0x12c62bad0_27, v0x12c62bad0_28, v0x12c62bad0_29, v0x12c62bad0_30;
v0x12c62bad0_31 .array/port v0x12c62bad0, 31;
E_0x12c62b970/8 .event anyedge, v0x12c62bad0_31, v0x12c62c270_0, v0x12c628510_0, v0x12c6285c0_0;
E_0x12c62b970 .event/or E_0x12c62b970/0, E_0x12c62b970/1, E_0x12c62b970/2, E_0x12c62b970/3, E_0x12c62b970/4, E_0x12c62b970/5, E_0x12c62b970/6, E_0x12c62b970/7, E_0x12c62b970/8;
S_0x12c62c570 .scope module, "WB" "WriteBackMUX" 2 673, 2 437 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "LoadData";
    .port_info 2 /INPUT 1 "WBSel";
    .port_info 3 /OUTPUT 32 "WriteBack";
v0x12c62c7e0_0 .net "ALUResult", 31 0, v0x12c62a9e0_0;  alias, 1 drivers
v0x12c62c8b0_0 .net "LoadData", 31 0, v0x12c62aba0_0;  alias, 1 drivers
v0x12c62c960_0 .net "WBSel", 0 0, v0x12c62ab00_0;  alias, 1 drivers
v0x12c62ca30_0 .var "WriteBack", 31 0;
E_0x12c62b870 .event anyedge, v0x12c62ab00_0, v0x12c62aba0_0, v0x12c62a9e0_0;
S_0x12c62cb10 .scope module, "alu" "ALU" 2 610, 2 264 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "imm";
    .port_info 3 /INPUT 1 "ALUSrc";
    .port_info 4 /INPUT 4 "sel";
    .port_info 5 /OUTPUT 32 "out";
    .port_info 6 /OUTPUT 1 "zero";
v0x12c62ce90_0 .net "ALUSrc", 0 0, v0x12c627900_0;  alias, 1 drivers
v0x12c62cf50_0 .net "a", 31 0, v0x12c627f90_0;  alias, 1 drivers
v0x12c62d000_0 .net "b", 31 0, v0x12c628020_0;  alias, 1 drivers
v0x12c62d0f0_0 .var "bornotb", 31 0;
v0x12c62d190_0 .net "imm", 31 0, v0x12c627b40_0;  alias, 1 drivers
v0x12c62d260_0 .var "operand2", 31 0;
v0x12c62d2f0_0 .var "out", 31 0;
v0x12c62d3b0_0 .net "sel", 3 0, v0x12c6279b0_0;  alias, 1 drivers
v0x12c62d460_0 .var "sum", 31 0;
v0x12c62d580_0 .var "zero", 0 0;
E_0x12c62cdc0 .event anyedge, v0x12c6279b0_0, v0x12c627b40_0, v0x12c6268a0_0, v0x12c627f90_0;
E_0x12c62ce10/0 .event anyedge, v0x12c627900_0, v0x12c6268a0_0, v0x12c627b40_0, v0x12c6279b0_0;
E_0x12c62ce10/1 .event anyedge, v0x12c62d260_0, v0x12c627f90_0, v0x12c62d0f0_0;
E_0x12c62ce10 .event/or E_0x12c62ce10/0, E_0x12c62ce10/1;
S_0x12c62d690 .scope module, "pc4" "PC4adder" 2 520, 2 24 0, S_0x12c60e520;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 8 "IF_PCplus4";
v0x12c62d890_0 .net "IF_PCplus4", 7 0, L_0x12c630540;  alias, 1 drivers
L_0x130088010 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x12c62d940_0 .net/2u *"_ivl_0", 7 0, L_0x130088010;  1 drivers
v0x12c62d9e0_0 .net "address", 7 0, v0x12c62b3a0_0;  alias, 1 drivers
L_0x12c630540 .arith/sum 8, v0x12c62b3a0_0, L_0x130088010;
    .scope S_0x12c62b000;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12c62b3a0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x12c62b000;
T_1 ;
    %wait E_0x12c625760;
    %load/vec4 v0x12c62b430_0;
    %load/vec4 v0x12c62b5b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x12c62b250_0;
    %assign/vec4 v0x12c62b3a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12c62b310_0;
    %assign/vec4 v0x12c62b3a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12c629340;
T_2 ;
    %vpi_call 2 39 "$readmemh", "instructions.hex", v0x12c629670 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x12c629340;
T_3 ;
    %wait E_0x12c629500;
    %load/vec4 v0x12c6297e0_0;
    %parti/s 6, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x12c629670, 4;
    %store/vec4 v0x12c6295a0_0, 0, 32;
    %vpi_call 2 44 "$display", "Now Fetched instruction @ PC=%h: %h", v0x12c6297e0_0, v0x12c6295a0_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12c628c30;
T_4 ;
    %wait E_0x12c628e30;
    %load/vec4 v0x12c629210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c628e80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12c628f30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12c629090_0;
    %assign/vec4 v0x12c628e80_0, 0;
    %load/vec4 v0x12c628fe0_0;
    %assign/vec4 v0x12c628f30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12c62b6b0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c62bf10_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x12c62bf10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12c62bf10_0;
    %store/vec4a v0x12c62bad0, 4, 0;
    %load/vec4 v0x12c62bf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c62bf10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12c62b6b0;
T_6 ;
    %wait E_0x12c625760;
    %load/vec4 v0x12c62c450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x12c62bfa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x12c62c320_0;
    %load/vec4 v0x12c62bfa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c62bad0, 0, 4;
    %vpi_call 2 97 "$display", "WRITE: x%0d <= %h (wdat), wen=%b, from module at time %t", v0x12c62bfa0_0, v0x12c62c320_0, v0x12c62c450_0, $time {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12c62b6b0;
T_7 ;
    %wait E_0x12c62b970;
    %load/vec4 v0x12c62c1d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12c62bad0, 4;
    %store/vec4 v0x12c62c040_0, 0, 32;
    %load/vec4 v0x12c62c270_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12c62bad0, 4;
    %store/vec4 v0x12c62c120_0, 0, 32;
    %vpi_call 2 105 "$display", "READ: rs=x%0d -> %h, rt=x%0d -> %h", v0x12c62c1d0_0, v0x12c62c040_0, v0x12c62c270_0, v0x12c62c120_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12c607400;
T_8 ;
    %wait E_0x12c608410;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c625000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c614fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c625240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c624f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c625390_0, 0, 1;
    %load/vec4 v0x12c6252e0_0;
    %parti/s 5, 0, 2;
    %cmpi/e 19, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x12c625190_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x12c6250a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c624ea0_0, 0, 4;
    %load/vec4 v0x12c6252e0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x12c614fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c625390_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12c6252e0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c625000_0, 0, 1;
    %load/vec4 v0x12c6250a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12c624ea0_0, 0, 4;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x12c624ea0_0, 0, 4;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12c624ea0_0, 0, 4;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x12c624ea0_0, 0, 4;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x12c624ea0_0, 0, 4;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12c624ea0_0, 0, 4;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x12c6252e0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c625240_0, 0, 1;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x12c6252e0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_8.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c624f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c625390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c614fa0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12c624ea0_0, 0, 4;
T_8.13 ;
T_8.12 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12c629e30;
T_9 ;
    %wait E_0x12c62a030;
    %load/vec4 v0x12c62a180_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c62a090_0, 0, 32;
    %jmp T_9.10;
T_9.0 ;
    %load/vec4 v0x12c62a180_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x12c62a090_0, 0, 32;
    %jmp T_9.10;
T_9.1 ;
    %load/vec4 v0x12c62a180_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x12c62a090_0, 0, 32;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0x12c62a180_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x12c62a180_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c62a180_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c62a180_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c62a180_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x12c62a090_0, 0, 32;
    %jmp T_9.10;
T_9.3 ;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x12c62a180_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c62a180_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c62a180_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c62a180_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x12c62a090_0, 0, 32;
    %jmp T_9.10;
T_9.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x12c62a180_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c62a090_0, 0, 32;
    %jmp T_9.10;
T_9.5 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x12c62a180_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c62a090_0, 0, 32;
    %jmp T_9.10;
T_9.6 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x12c62a180_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c62a090_0, 0, 32;
    %jmp T_9.10;
T_9.7 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x12c62a180_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12c62a180_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c62a090_0, 0, 32;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x12c62a180_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12c62a090_0, 0, 32;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12c6272c0;
T_10 ;
    %wait E_0x12c6277c0;
    %load/vec4 v0x12c6288d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c627b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12c627c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c627900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c6280d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c627d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c627e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c627f00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12c6279b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12c627a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c627f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c628020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c627bf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x12c628210_0;
    %assign/vec4 v0x12c627b40_0, 0;
    %load/vec4 v0x12c628460_0;
    %assign/vec4 v0x12c627c90_0, 0;
    %load/vec4 v0x12c626210_0;
    %assign/vec4 v0x12c627900_0, 0;
    %load/vec4 v0x12c628960_0;
    %assign/vec4 v0x12c6280d0_0, 0;
    %load/vec4 v0x12c628670_0;
    %assign/vec4 v0x12c627d40_0, 0;
    %load/vec4 v0x12c628720_0;
    %assign/vec4 v0x12c627e70_0, 0;
    %load/vec4 v0x12c628840_0;
    %assign/vec4 v0x12c627f00_0, 0;
    %load/vec4 v0x12c627850_0;
    %assign/vec4 v0x12c6279b0_0, 0;
    %load/vec4 v0x12c628180_0;
    %assign/vec4 v0x12c627a50_0, 0;
    %load/vec4 v0x12c628510_0;
    %assign/vec4 v0x12c627f90_0, 0;
    %load/vec4 v0x12c6285c0_0;
    %assign/vec4 v0x12c628020_0, 0;
    %load/vec4 v0x12c6282b0_0;
    %assign/vec4 v0x12c627bf0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12c62cb10;
T_11 ;
    %wait E_0x12c62ce10;
    %load/vec4 v0x12c62ce90_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x12c62d000_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x12c62d190_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x12c62d260_0, 0, 32;
    %load/vec4 v0x12c62d3b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0x12c62d260_0;
    %inv;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %load/vec4 v0x12c62d260_0;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %store/vec4 v0x12c62d0f0_0, 0, 32;
    %load/vec4 v0x12c62cf50_0;
    %load/vec4 v0x12c62d0f0_0;
    %add;
    %load/vec4 v0x12c62d3b0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %add;
    %store/vec4 v0x12c62d460_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x12c62cb10;
T_12 ;
    %wait E_0x12c62cdc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c62d580_0, 0, 1;
    %load/vec4 v0x12c62d3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c62d2f0_0, 0, 32;
    %jmp T_12.15;
T_12.0 ;
    %load/vec4 v0x12c62d460_0;
    %store/vec4 v0x12c62d2f0_0, 0, 32;
    %jmp T_12.15;
T_12.1 ;
    %load/vec4 v0x12c62d460_0;
    %store/vec4 v0x12c62d2f0_0, 0, 32;
    %load/vec4 v0x12c62d460_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x12c62d580_0, 0, 1;
    %jmp T_12.15;
T_12.2 ;
    %load/vec4 v0x12c62cf50_0;
    %load/vec4 v0x12c62d260_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12c62d2f0_0, 0, 32;
    %jmp T_12.15;
T_12.3 ;
    %load/vec4 v0x12c62cf50_0;
    %load/vec4 v0x12c62d260_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_12.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.17, 8;
T_12.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.17, 8;
 ; End of false expr.
    %blend;
T_12.17;
    %store/vec4 v0x12c62d2f0_0, 0, 32;
    %load/vec4 v0x12c62d2f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x12c62d580_0, 0, 1;
    %jmp T_12.15;
T_12.4 ;
    %load/vec4 v0x12c62cf50_0;
    %load/vec4 v0x12c62d260_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.19, 8;
T_12.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.19, 8;
 ; End of false expr.
    %blend;
T_12.19;
    %store/vec4 v0x12c62d2f0_0, 0, 32;
    %jmp T_12.15;
T_12.5 ;
    %load/vec4 v0x12c62cf50_0;
    %load/vec4 v0x12c62d260_0;
    %xor;
    %store/vec4 v0x12c62d2f0_0, 0, 32;
    %jmp T_12.15;
T_12.6 ;
    %load/vec4 v0x12c62cf50_0;
    %load/vec4 v0x12c62d260_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12c62d2f0_0, 0, 32;
    %jmp T_12.15;
T_12.7 ;
    %load/vec4 v0x12c62cf50_0;
    %load/vec4 v0x12c62d260_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12c62d2f0_0, 0, 32;
    %jmp T_12.15;
T_12.8 ;
    %load/vec4 v0x12c62cf50_0;
    %load/vec4 v0x12c62d260_0;
    %or;
    %store/vec4 v0x12c62d2f0_0, 0, 32;
    %jmp T_12.15;
T_12.9 ;
    %load/vec4 v0x12c62cf50_0;
    %load/vec4 v0x12c62d260_0;
    %and;
    %store/vec4 v0x12c62d2f0_0, 0, 32;
    %jmp T_12.15;
T_12.10 ;
    %load/vec4 v0x12c62cf50_0;
    %load/vec4 v0x12c62d260_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x12c62d580_0, 0, 1;
    %jmp T_12.15;
T_12.11 ;
    %load/vec4 v0x12c62d260_0;
    %load/vec4 v0x12c62cf50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x12c62d580_0, 0, 1;
    %jmp T_12.15;
T_12.12 ;
    %load/vec4 v0x12c62cf50_0;
    %load/vec4 v0x12c62d260_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x12c62d580_0, 0, 1;
    %jmp T_12.15;
T_12.13 ;
    %load/vec4 v0x12c62d260_0;
    %load/vec4 v0x12c62cf50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x12c62d580_0, 0, 1;
    %jmp T_12.15;
T_12.15 ;
    %pop/vec4 1;
    %vpi_call 2 318 "$display", "ALU: a=%h, b(or immediate)=%h, sel=%b, result=%h", v0x12c62cf50_0, v0x12c62d260_0, v0x12c62d3b0_0, v0x12c62d2f0_0 {0 0 0};
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x12c626050;
T_13 ;
    %wait E_0x12c626450;
    %load/vec4 v0x12c627100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12c626bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c6269f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c626e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c626ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c626c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c626cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c626d60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c626b20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12c6265c0_0;
    %assign/vec4 v0x12c626bb0_0, 0;
    %load/vec4 v0x12c626490_0;
    %assign/vec4 v0x12c6269f0_0, 0;
    %load/vec4 v0x12c6268a0_0;
    %assign/vec4 v0x12c626e10_0, 0;
    %load/vec4 v0x12c626950_0;
    %assign/vec4 v0x12c626ec0_0, 0;
    %load/vec4 v0x12c626680_0;
    %assign/vec4 v0x12c626c40_0, 0;
    %load/vec4 v0x12c626720_0;
    %assign/vec4 v0x12c626cd0_0, 0;
    %load/vec4 v0x12c626800_0;
    %assign/vec4 v0x12c626d60_0, 0;
    %load/vec4 v0x12c626520_0;
    %assign/vec4 v0x12c626b20_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12c625570;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12c625cc0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x12c625cc0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12c625cc0_0;
    %store/vec4a v0x12c6257b0, 4, 0;
    %load/vec4 v0x12c625cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12c625cc0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_0x12c625570;
T_15 ;
    %wait E_0x12c625760;
    %load/vec4 v0x12c625d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x12c625f20_0;
    %load/vec4 v0x12c625b70_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c6257b0, 0, 4;
    %vpi_call 2 390 "$display", "Address: %h now has data: %h", &PV<v0x12c625b70_0, 2, 30>, v0x12c625f20_0 {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12c62a250;
T_16 ;
    %wait E_0x12c628df0;
    %load/vec4 v0x12c62ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c62acd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c62ab00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c62a9e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c62aba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c62aa70_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x12c62a910_0;
    %assign/vec4 v0x12c62acd0_0, 0;
    %load/vec4 v0x12c62a790_0;
    %assign/vec4 v0x12c62ab00_0, 0;
    %load/vec4 v0x12c62a610_0;
    %assign/vec4 v0x12c62a9e0_0, 0;
    %load/vec4 v0x12c62a860_0;
    %assign/vec4 v0x12c62aba0_0, 0;
    %load/vec4 v0x12c62a6f0_0;
    %assign/vec4 v0x12c62aa70_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12c62c570;
T_17 ;
    %wait E_0x12c62b870;
    %load/vec4 v0x12c62c960_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %load/vec4 v0x12c62c8b0_0;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x12c62c7e0_0;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0x12c62ca30_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x12c607290;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c6303b0_0, 0, 1;
T_18.0 ;
    %delay 5, 0;
    %load/vec4 v0x12c6303b0_0;
    %inv;
    %store/vec4 v0x12c6303b0_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_0x12c607290;
T_19 ;
    %vpi_call 2 711 "$display", "Simulation starting..." {0 0 0};
    %vpi_call 2 712 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 713 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12c60e520 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 716 "$display", "Simulation done." {0 0 0};
    %vpi_call 2 717 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x12c607290;
T_20 ;
    %wait E_0x12c625760;
    %vpi_call 2 721 "$display", "IF Stage: instr=%h | ID Stage: instr=%h | EX Stage: instr=%h | MEM Stage: instr=%h | WB Stage: instr=%h", v0x12c630200_0, v0x12c6300f0_0, v0x12c630060_0, v0x12c630290_0, v0x12c630320_0 {0 0 0};
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RISCpipe.v";
