

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Sat Jan 20 17:19:26 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  201|  201|  201|  201|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy_input  |  131|  131|         2|          -|          -|    66|    no    |
        |- read_A        |   32|   32|         2|          1|          1|    32|    yes   |
        |- write_res     |   33|   33|         3|          1|          1|    32|    yes   |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    241|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      -|     36|     40|
|Memory           |        1|      -|      5|      6|
|Multiplexer      |        -|      -|      -|    326|
|Register         |        -|      -|    215|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      0|    256|    613|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |    ~0   |      0|   ~0  |      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+----+----+
    |         Instance        |         Module        | BRAM_18K| DSP48E| FF | LUT|
    +-------------------------+-----------------------+---------+-------+----+----+
    |top_CONTROL_BUS_s_axi_U  |top_CONTROL_BUS_s_axi  |        0|      0|  36|  40|
    +-------------------------+-----------------------+---------+-------+----+----+
    |Total                    |                       |        0|      0|  36|  40|
    +-------------------------+-----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |input_U                |top_input             |        1|  0|   0|    66|   32|     1|         2112|
    |top_stream_stream_s_U  |top_top_stream_stbkb  |        0|  5|   6|    66|    5|     1|          330|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                  |                      |        1|  5|   6|   132|   37|     2|         2442|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_258_p2                            |     +    |      0|  0|  15|           6|           1|
    |i_3_fu_280_p2                            |     +    |      0|  0|  15|           6|           1|
    |indvarinc_fu_230_p2                      |     +    |      0|  0|  15|           7|           1|
    |INPUT_STREAM_V_data_V_0_load_A           |    and   |      0|  0|   8|           1|           1|
    |INPUT_STREAM_V_data_V_0_load_B           |    and   |      0|  0|   8|           1|           1|
    |OUTPUT_STREAM_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |OUTPUT_STREAM_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |OUTPUT_STREAM_V_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |OUTPUT_STREAM_V_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state5_pp0_stage0_iter1         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state8_io                       |    and   |      0|  0|   8|           1|           1|
    |ap_block_state9_io                       |    and   |      0|  0|   8|           1|           1|
    |INPUT_STREAM_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |OUTPUT_STREAM_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |exitcond1_fu_252_p2                      |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_fu_274_p2                       |   icmp   |      0|  0|  11|           6|           7|
    |tmp_1_fu_241_p2                          |   icmp   |      0|  0|  11|           7|           7|
    |tmp_last_V_fu_291_p2                     |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_pp1_stage0_11001                |    or    |      0|  0|   8|           1|           1|
    |ap_block_state10                         |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1                  |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp1_iter1                  |    xor   |      0|  0|   8|           2|           1|
    +-----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                    |          |      0|  0| 241|          68|          50|
    +-----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n           |   9|          2|    1|          2|
    |INPUT_STREAM_V_data_V_0_data_out   |   9|          2|   32|         64|
    |INPUT_STREAM_V_data_V_0_state      |  15|          3|    2|          6|
    |INPUT_STREAM_V_dest_V_0_state      |  15|          3|    2|          6|
    |OUTPUT_STREAM_TDATA_blk_n          |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_data_V_1_data_out  |   9|          2|   32|         64|
    |OUTPUT_STREAM_V_data_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_dest_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_id_V_1_state       |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_keep_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_last_V_1_data_out  |   9|          2|    1|          2|
    |OUTPUT_STREAM_V_last_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_strb_V_1_state     |  15|          3|    2|          6|
    |OUTPUT_STREAM_V_user_V_1_state     |  15|          3|    2|          6|
    |ap_NS_fsm                          |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_211_p4         |   9|          2|    6|         12|
    |i_1_reg_219                        |   9|          2|    6|         12|
    |i_reg_207                          |   9|          2|    6|         12|
    |input_address0                     |  21|          4|    7|         28|
    |input_d0                           |  15|          3|   32|         96|
    |invdar_reg_196                     |   9|          2|    7|         14|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 326|         67|  153|        377|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |INPUT_STREAM_V_data_V_0_payload_A   |  32|   0|   32|          0|
    |INPUT_STREAM_V_data_V_0_payload_B   |  32|   0|   32|          0|
    |INPUT_STREAM_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |INPUT_STREAM_V_data_V_0_state       |   2|   0|    2|          0|
    |INPUT_STREAM_V_dest_V_0_state       |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |OUTPUT_STREAM_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |OUTPUT_STREAM_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_data_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_dest_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_id_V_1_state        |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_keep_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_last_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_strb_V_1_state      |   2|   0|    2|          0|
    |OUTPUT_STREAM_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |OUTPUT_STREAM_V_user_V_1_state      |   2|   0|    2|          0|
    |ap_CS_fsm                           |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_exitcond_reg_325   |   1|   0|    1|          0|
    |exitcond1_reg_316                   |   1|   0|    1|          0|
    |exitcond_reg_325                    |   1|   0|    1|          0|
    |i_1_reg_219                         |   6|   0|    6|          0|
    |i_2_reg_320                         |   6|   0|    6|          0|
    |i_reg_207                           |   6|   0|    6|          0|
    |indvarinc_reg_297                   |   7|   0|    7|          0|
    |invdar_reg_196                      |   7|   0|    7|          0|
    |tmp_1_reg_312                       |   1|   0|    1|          0|
    |tmp_last_V_reg_339                  |   1|   0|    1|          0|
    |tmp_reg_302                         |   7|   0|   64|         57|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 215|   0|  272|         57|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    4|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    4|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |       CONTROL_BUS      |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |       CONTROL_BUS      |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |           top          | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |           top          | return value |
|interrupt                  | out |    1| ap_ctrl_hs |           top          | return value |
|INPUT_STREAM_TDATA         |  in |   32|    axis    |  INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TVALID        |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY        | out |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TDEST         |  in |    6|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TKEEP         |  in |    4|    axis    |  INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB         |  in |    4|    axis    |  INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER         |  in |    4|    axis    |  INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST         |  in |    1|    axis    |  INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID           |  in |    5|    axis    |   INPUT_STREAM_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDATA        | out |   32|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TVALID       | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY       |  in |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDEST        | out |    6|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TKEEP        | out |    4|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB        | out |    4|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER        | out |    4|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST        | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID          | out |    5|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
+---------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / (!tmp_1)
	4  / (tmp_1)
4 --> 
	6  / (exitcond1)
	5  / (!exitcond1)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	10  / (exitcond)
	8  / (!exitcond)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !45"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !49"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !53"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_user_V), !map !57"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !61"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_V_id_V), !map !65"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %INPUT_STREAM_V_dest_V), !map !69"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_V_data_V), !map !73"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_keep_V), !map !77"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_strb_V), !map !81"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_user_V), !map !85"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !89"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_V_id_V), !map !93"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %OUTPUT_STREAM_V_dest_V), !map !97"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%input = alloca [66 x i32], align 16" [hls/.apc/top.cpp:15]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 66> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls/.apc/top.cpp:12]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i4* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i5* %OUTPUT_STREAM_V_id_V, i6* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str5, [1 x i8]* @p_str1) nounwind" [hls/.apc/top.cpp:13]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i4* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str6, [1 x i8]* @p_str1) nounwind" [hls/.apc/top.cpp:14]
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %meminst"

 <State 2> : 3.25ns
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%invdar = phi i7 [ 0, %0 ], [ %indvarinc, %meminst ]" [hls/.apc/top.cpp:15]
ST_2 : Operation 32 [1/1] (1.87ns)   --->   "%indvarinc = add i7 %invdar, 1" [hls/.apc/top.cpp:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = zext i7 %invdar to i64" [hls/.apc/top.cpp:15]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%top_stream_stream_s = getelementptr [66 x i5]* @top_stream_stream_s, i64 0, i64 %tmp" [hls/.apc/top.cpp:15]
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%top_stream_stream_1 = load i5* %top_stream_stream_s, align 1" [hls/.apc/top.cpp:15]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 66> <ROM>
ST_2 : Operation 36 [1/1] (1.48ns)   --->   "%tmp_1 = icmp eq i7 %invdar, -63" [hls/.apc/top.cpp:15]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 6.51ns
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [66 x i32]* %input, i64 0, i64 %tmp" [hls/.apc/top.cpp:15]
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%top_stream_stream_1 = load i5* %top_stream_stream_s, align 1" [hls/.apc/top.cpp:15]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 66> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%top_stream_stream_2 = zext i5 %top_stream_stream_1 to i32" [hls/.apc/top.cpp:15]
ST_3 : Operation 40 [1/1] (3.25ns)   --->   "store i32 %top_stream_stream_2, i32* %input_addr, align 4" [hls/.apc/top.cpp:15]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 66> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memcpy_input_str)"
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader1.preheader, label %meminst" [hls/.apc/top.cpp:15]
ST_3 : Operation 44 [1/1] (1.76ns)   --->   "br label %.preheader1" [hls/.apc/top.cpp:18]

 <State 4> : 2.36ns
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%i = phi i6 [ %i_2, %1 ], [ 0, %.preheader1.preheader ]"
ST_4 : Operation 46 [1/1] (1.42ns)   --->   "%exitcond1 = icmp eq i6 %i, -32" [hls/.apc/top.cpp:18]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i, 1" [hls/.apc/top.cpp:18]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %1" [hls/.apc/top.cpp:18]
ST_4 : Operation 49 [2/2] (0.00ns)   --->   "%empty_4 = call { i32, i4, i4, i4, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i6P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i4* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V)" [hls/.apc/top.cpp:20]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 5> : 3.25ns
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str7) nounwind" [hls/.apc/top.cpp:18]
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [hls/.apc/top.cpp:18]
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [hls/.apc/top.cpp:19]
ST_5 : Operation 54 [1/2] (0.00ns)   --->   "%empty_4 = call { i32, i4, i4, i4, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i6P(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i4* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i5* %INPUT_STREAM_V_id_V, i6* %INPUT_STREAM_V_dest_V)" [hls/.apc/top.cpp:20]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i4, i1, i5, i6 } %empty_4, 0" [hls/.apc/top.cpp:20]
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_3 = zext i6 %i to i64" [hls/.apc/top.cpp:21]
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr inbounds [66 x i32]* %input, i64 0, i64 %tmp_3" [hls/.apc/top.cpp:21]
ST_5 : Operation 58 [1/1] (3.25ns)   --->   "store i32 %tmp_data_V, i32* %input_addr_1, align 4" [hls/.apc/top.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 66> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_2)" [hls/.apc/top.cpp:24]
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader1" [hls/.apc/top.cpp:18]

 <State 6> : 1.77ns
ST_6 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader" [hls/.apc/top.cpp:29]

 <State 7> : 3.25ns
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%i_1 = phi i6 [ %i_3, %2 ], [ 0, %.preheader.preheader ]"
ST_7 : Operation 63 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %i_1, -32" [hls/.apc/top.cpp:29]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (1.82ns)   --->   "%i_3 = add i6 %i_1, 1" [hls/.apc/top.cpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [hls/.apc/top.cpp:29]
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5 = zext i6 %i_1 to i64" [hls/.apc/top.cpp:31]
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr inbounds [66 x i32]* %input, i64 0, i64 %tmp_5" [hls/.apc/top.cpp:31]
ST_7 : Operation 68 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i32* %input_addr_2, align 4" [hls/.apc/top.cpp:31]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 66> <RAM>
ST_7 : Operation 69 [1/1] (1.42ns)   --->   "%tmp_last_V = icmp eq i6 %i_1, 31" [hls/.apc/top.cpp:33]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.25ns
ST_8 : Operation 70 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i32* %input_addr_2, align 4" [hls/.apc/top.cpp:31]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 66> <RAM>
ST_8 : Operation 71 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i6P(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i4* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i5* %OUTPUT_STREAM_V_id_V, i6* %OUTPUT_STREAM_V_dest_V, i32 %tmp_data_V_1, i4 -1, i4 -1, i4 0, i1 %tmp_last_V, i5 0, i6 0)" [hls/.apc/top.cpp:40]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind" [hls/.apc/top.cpp:29]
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [hls/.apc/top.cpp:29]
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [hls/.apc/top.cpp:30]
ST_9 : Operation 76 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i6P(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i4* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i5* %OUTPUT_STREAM_V_id_V, i6* %OUTPUT_STREAM_V_dest_V, i32 %tmp_data_V_1, i4 -1, i4 -1, i4 0, i1 %tmp_last_V, i5 0, i6 0)" [hls/.apc/top.cpp:40]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_4)" [hls/.apc/top.cpp:41]
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader" [hls/.apc/top.cpp:29]

 <State 10> : 0.00ns
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [hls/.apc/top.cpp:42]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ top_stream_stream_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11         (specbitsmap      ) [ 00000000000]
StgValue_12         (specbitsmap      ) [ 00000000000]
StgValue_13         (specbitsmap      ) [ 00000000000]
StgValue_14         (specbitsmap      ) [ 00000000000]
StgValue_15         (specbitsmap      ) [ 00000000000]
StgValue_16         (specbitsmap      ) [ 00000000000]
StgValue_17         (specbitsmap      ) [ 00000000000]
StgValue_18         (specbitsmap      ) [ 00000000000]
StgValue_19         (specbitsmap      ) [ 00000000000]
StgValue_20         (specbitsmap      ) [ 00000000000]
StgValue_21         (specbitsmap      ) [ 00000000000]
StgValue_22         (specbitsmap      ) [ 00000000000]
StgValue_23         (specbitsmap      ) [ 00000000000]
StgValue_24         (specbitsmap      ) [ 00000000000]
StgValue_25         (spectopmodule    ) [ 00000000000]
input               (alloca           ) [ 00111111110]
StgValue_27         (specinterface    ) [ 00000000000]
StgValue_28         (specinterface    ) [ 00000000000]
StgValue_29         (specinterface    ) [ 00000000000]
StgValue_30         (br               ) [ 01110000000]
invdar              (phi              ) [ 00100000000]
indvarinc           (add              ) [ 01110000000]
tmp                 (zext             ) [ 00010000000]
top_stream_stream_s (getelementptr    ) [ 00010000000]
tmp_1               (icmp             ) [ 00011100000]
input_addr          (getelementptr    ) [ 00000000000]
top_stream_stream_1 (load             ) [ 00000000000]
top_stream_stream_2 (zext             ) [ 00000000000]
StgValue_40         (store            ) [ 00000000000]
StgValue_41         (specloopname     ) [ 00000000000]
empty               (speclooptripcount) [ 00000000000]
StgValue_43         (br               ) [ 01110000000]
StgValue_44         (br               ) [ 00111100000]
i                   (phi              ) [ 00001100000]
exitcond1           (icmp             ) [ 00001100000]
i_2                 (add              ) [ 00011100000]
StgValue_48         (br               ) [ 00000000000]
empty_3             (speclooptripcount) [ 00000000000]
StgValue_51         (specloopname     ) [ 00000000000]
tmp_2               (specregionbegin  ) [ 00000000000]
StgValue_53         (specpipeline     ) [ 00000000000]
empty_4             (read             ) [ 00000000000]
tmp_data_V          (extractvalue     ) [ 00000000000]
tmp_3               (zext             ) [ 00000000000]
input_addr_1        (getelementptr    ) [ 00000000000]
StgValue_58         (store            ) [ 00000000000]
empty_5             (specregionend    ) [ 00000000000]
StgValue_60         (br               ) [ 00011100000]
StgValue_61         (br               ) [ 00000011110]
i_1                 (phi              ) [ 00000001000]
exitcond            (icmp             ) [ 00000001110]
i_3                 (add              ) [ 00000011110]
StgValue_65         (br               ) [ 00000000000]
tmp_5               (zext             ) [ 00000000000]
input_addr_2        (getelementptr    ) [ 00000001100]
tmp_last_V          (icmp             ) [ 00000001110]
tmp_data_V_1        (load             ) [ 00000001010]
empty_6             (speclooptripcount) [ 00000000000]
StgValue_73         (specloopname     ) [ 00000000000]
tmp_4               (specregionbegin  ) [ 00000000000]
StgValue_75         (specpipeline     ) [ 00000000000]
StgValue_76         (write            ) [ 00000000000]
empty_7             (specregionend    ) [ 00000000000]
StgValue_78         (br               ) [ 00000011110]
StgValue_79         (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="top_stream_stream_s">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_stream_stream_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_input_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="input_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="56" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="0" index="3" bw="4" slack="0"/>
<pin id="115" dir="0" index="4" bw="4" slack="0"/>
<pin id="116" dir="0" index="5" bw="1" slack="0"/>
<pin id="117" dir="0" index="6" bw="5" slack="0"/>
<pin id="118" dir="0" index="7" bw="6" slack="0"/>
<pin id="119" dir="1" index="8" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_4/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="0" index="3" bw="4" slack="0"/>
<pin id="133" dir="0" index="4" bw="4" slack="0"/>
<pin id="134" dir="0" index="5" bw="1" slack="0"/>
<pin id="135" dir="0" index="6" bw="5" slack="0"/>
<pin id="136" dir="0" index="7" bw="6" slack="0"/>
<pin id="137" dir="0" index="8" bw="32" slack="0"/>
<pin id="138" dir="0" index="9" bw="1" slack="0"/>
<pin id="139" dir="0" index="10" bw="1" slack="0"/>
<pin id="140" dir="0" index="11" bw="1" slack="0"/>
<pin id="141" dir="0" index="12" bw="1" slack="1"/>
<pin id="142" dir="0" index="13" bw="1" slack="0"/>
<pin id="143" dir="0" index="14" bw="1" slack="0"/>
<pin id="144" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_71/8 "/>
</bind>
</comp>

<comp id="158" class="1004" name="top_stream_stream_s_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_stream_stream_s/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="168" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_stream_stream_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="input_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="7" slack="1"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_40/3 StgValue_58/5 tmp_data_V_1/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="input_addr_1_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_addr_2_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/7 "/>
</bind>
</comp>

<comp id="196" class="1005" name="invdar_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="1"/>
<pin id="198" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="invdar_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="1"/>
<pin id="209" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="1"/>
<pin id="221" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_1_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="indvarinc_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="7" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="top_stream_stream_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="top_stream_stream_2/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="exitcond1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="6" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_data_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="56" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="exitcond_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="i_3_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_5_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_last_V_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="0" index="1" bw="6" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/7 "/>
</bind>
</comp>

<comp id="297" class="1005" name="indvarinc_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="307" class="1005" name="top_stream_stream_s_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="1"/>
<pin id="309" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="top_stream_stream_s "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="exitcond1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i_2_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="325" class="1005" name="exitcond_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="329" class="1005" name="i_3_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="334" class="1005" name="input_addr_2_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="1"/>
<pin id="336" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_last_V_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_data_V_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="120"><net_src comp="80" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="110" pin=7"/></net>

<net id="145"><net_src comp="96" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="128" pin=6"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="153"><net_src comp="98" pin="0"/><net_sink comp="128" pin=9"/></net>

<net id="154"><net_src comp="98" pin="0"/><net_sink comp="128" pin=10"/></net>

<net id="155"><net_src comp="100" pin="0"/><net_sink comp="128" pin=11"/></net>

<net id="156"><net_src comp="102" pin="0"/><net_sink comp="128" pin=13"/></net>

<net id="157"><net_src comp="74" pin="0"/><net_sink comp="128" pin=14"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="62" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="62" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="181" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="193"><net_src comp="62" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="176" pin="2"/><net_sink comp="128" pin=8"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="74" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="74" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="200" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="60" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="200" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="245"><net_src comp="200" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="165" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="256"><net_src comp="211" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="76" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="211" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="78" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="110" pin="8"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="272"><net_src comp="207" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="278"><net_src comp="223" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="76" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="223" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="78" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="223" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="295"><net_src comp="223" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="94" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="230" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="305"><net_src comp="236" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="310"><net_src comp="158" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="315"><net_src comp="241" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="252" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="258" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="328"><net_src comp="274" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="280" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="337"><net_src comp="188" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="342"><net_src comp="291" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="128" pin=12"/></net>

<net id="347"><net_src comp="176" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="128" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_STREAM_V_data_V | {9 }
	Port: OUTPUT_STREAM_V_keep_V | {9 }
	Port: OUTPUT_STREAM_V_strb_V | {9 }
	Port: OUTPUT_STREAM_V_user_V | {9 }
	Port: OUTPUT_STREAM_V_last_V | {9 }
	Port: OUTPUT_STREAM_V_id_V | {9 }
	Port: OUTPUT_STREAM_V_dest_V | {9 }
 - Input state : 
	Port: top : INPUT_STREAM_V_data_V | {4 }
	Port: top : INPUT_STREAM_V_keep_V | {4 }
	Port: top : INPUT_STREAM_V_strb_V | {4 }
	Port: top : INPUT_STREAM_V_user_V | {4 }
	Port: top : INPUT_STREAM_V_last_V | {4 }
	Port: top : INPUT_STREAM_V_id_V | {4 }
	Port: top : INPUT_STREAM_V_dest_V | {4 }
	Port: top : top_stream_stream_s | {2 3 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		top_stream_stream_s : 2
		top_stream_stream_1 : 3
		tmp_1 : 1
	State 3
		top_stream_stream_2 : 1
		StgValue_40 : 2
	State 4
		exitcond1 : 1
		i_2 : 1
		StgValue_48 : 2
	State 5
		input_addr_1 : 1
		StgValue_58 : 2
		empty_5 : 1
	State 6
	State 7
		exitcond : 1
		i_3 : 1
		StgValue_65 : 2
		tmp_5 : 1
		input_addr_2 : 2
		tmp_data_V_1 : 3
		tmp_last_V : 1
	State 8
		StgValue_71 : 1
	State 9
		empty_7 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      indvarinc_fu_230      |    0    |    15   |
|    add   |         i_2_fu_258         |    0    |    15   |
|          |         i_3_fu_280         |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |        tmp_1_fu_241        |    0    |    11   |
|   icmp   |      exitcond1_fu_252      |    0    |    11   |
|          |       exitcond_fu_274      |    0    |    11   |
|          |      tmp_last_V_fu_291     |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   |       grp_read_fu_110      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |      grp_write_fu_128      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_236         |    0    |    0    |
|   zext   | top_stream_stream_2_fu_247 |    0    |    0    |
|          |        tmp_3_fu_269        |    0    |    0    |
|          |        tmp_5_fu_286        |    0    |    0    |
|----------|----------------------------|---------|---------|
|extractvalue|      tmp_data_V_fu_264     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    89   |
|----------|----------------------------|---------|---------|

Memories:
+-------------------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |
+-------------------+--------+--------+--------+
|       input       |    1   |    0   |    0   |
|top_stream_stream_s|    0   |    5   |    6   |
+-------------------+--------+--------+--------+
|       Total       |    1   |    5   |    6   |
+-------------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     exitcond1_reg_316     |    1   |
|      exitcond_reg_325     |    1   |
|        i_1_reg_219        |    6   |
|        i_2_reg_320        |    6   |
|        i_3_reg_329        |    6   |
|         i_reg_207         |    6   |
|     indvarinc_reg_297     |    7   |
|    input_addr_2_reg_334   |    7   |
|       invdar_reg_196      |    7   |
|       tmp_1_reg_312       |    1   |
|    tmp_data_V_1_reg_344   |   32   |
|     tmp_last_V_reg_339    |    1   |
|        tmp_reg_302        |   64   |
|top_stream_stream_s_reg_307|    7   |
+---------------------------+--------+
|           Total           |   152  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_128 |  p8  |   2  |  32  |   64   ||    9    |
| grp_access_fu_165 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_176 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_176 |  p1  |   2  |  32  |   64   ||    9    |
|     i_reg_207     |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   182  ||  8.9365 ||    57   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   89   |
|   Memory  |    1   |    -   |    5   |    6   |
|Multiplexer|    -   |    8   |    -   |   57   |
|  Register |    -   |    -   |   152  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   157  |   152  |
+-----------+--------+--------+--------+--------+
