INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:19:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.465ns period=6.930ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.465ns period=6.930ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.930ns  (clk rise@6.930ns - clk rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 2.387ns (35.618%)  route 4.315ns (64.382%))
  Logic Levels:           25  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.413 - 6.930 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2304, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X37Y113        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=20, routed)          0.434     1.158    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X36Y114        LUT5 (Prop_lut5_I0_O)        0.043     1.201 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.201    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.458 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.458    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X36Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.507 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.507    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.556 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.556    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.605 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.605    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.654 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.654    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.703 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.703    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X36Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.807 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[0]
                         net (fo=4, routed)           0.298     2.105    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_7
    SLICE_X36Y121        LUT3 (Prop_lut3_I1_O)        0.120     2.225 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_15/O
                         net (fo=63, routed)          0.590     2.815    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_10
    SLICE_X21Y120        LUT6 (Prop_lut6_I0_O)        0.043     2.858 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_44/O
                         net (fo=1, routed)           0.377     3.236    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_44_n_0
    SLICE_X21Y123        LUT6 (Prop_lut6_I5_O)        0.043     3.279 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_22/O
                         net (fo=10, routed)          0.437     3.716    lsq1/handshake_lsq_lsq1_core/dataReg_reg[25]
    SLICE_X23Y124        LUT4 (Prop_lut4_I3_O)        0.043     3.759 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_11/O
                         net (fo=12, routed)          0.281     4.040    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_11_n_0
    SLICE_X23Y120        LUT6 (Prop_lut6_I0_O)        0.043     4.083 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=42, routed)          0.359     4.441    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X22Y119        LUT6 (Prop_lut6_I1_O)        0.043     4.484 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.273     4.757    addf0/operator/DI[1]
    SLICE_X22Y120        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.002 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.002    addf0/operator/ltOp_carry_n_0
    SLICE_X22Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.052 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.052    addf0/operator/ltOp_carry__0_n_0
    SLICE_X22Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.102 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.102    addf0/operator/ltOp_carry__1_n_0
    SLICE_X22Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.152 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.152    addf0/operator/ltOp_carry__2_n_0
    SLICE_X22Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.274 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=83, routed)          0.331     5.605    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X21Y124        LUT2 (Prop_lut2_I0_O)        0.133     5.738 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.738    addf0/operator/ps_c1_reg[3][0]
    SLICE_X21Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     5.965 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.007     5.972    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X21Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.076 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.323     6.399    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X20Y124        LUT4 (Prop_lut4_I2_O)        0.120     6.519 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.215     6.734    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X20Y126        LUT5 (Prop_lut5_I0_O)        0.043     6.777 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.198     6.975    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X20Y127        LUT3 (Prop_lut3_I1_O)        0.043     7.018 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.192     7.210    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X21Y128        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.930     6.930 r  
                                                      0.000     6.930 r  clk (IN)
                         net (fo=2304, unset)         0.483     7.413    addf0/operator/RightShifterComponent/clk
    SLICE_X21Y128        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     7.413    
                         clock uncertainty           -0.035     7.377    
    SLICE_X21Y128        FDRE (Setup_fdre_C_R)       -0.295     7.082    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.082    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 -0.127    




