Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Thu Feb  6 22:56:37 2025
| Host              : CANOPUS637 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file led_demo_timing_summary_routed.rpt -pb led_demo_timing_summary_routed.pb -rpx led_demo_timing_summary_routed.rpx -warn_on_violation
| Design            : led_demo
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  112         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (218)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There are 112 register/latch pins with no clock driven by root clock pin: clk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (218)
--------------------------------------------------
 There are 218 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  222          inf        0.000                      0                  222           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led0/led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.477ns  (logic 2.405ns (69.165%)  route 1.072ns (30.835%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y343        FDRE                         0.000     0.000 r  led0/led_reg_reg[0]/C
    SLICE_X99Y343        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  led0/led_reg_reg[0]/Q
                         net (fo=1, routed)           1.072     1.151    led_out_OBUF[0]
    D5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.326     3.477 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.477    led_out[0]
    D5                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0/led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.041ns  (logic 2.407ns (79.153%)  route 0.634ns (20.847%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y343        FDRE                         0.000     0.000 r  led0/led_reg_reg[1]/C
    SLICE_X99Y343        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  led0/led_reg_reg[1]/Q
                         net (fo=1, routed)           0.634     0.713    led_out_OBUF[1]
    D6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.328     3.041 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.041    led_out[1]
    D6                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0/led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.976ns  (logic 2.423ns (81.419%)  route 0.553ns (18.581%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y343        FDRE                         0.000     0.000 r  led0/led_reg_reg[3]/C
    SLICE_X99Y343        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  led0/led_reg_reg[3]/Q
                         net (fo=1, routed)           0.553     0.632    led_out_OBUF[3]
    B5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.344     2.976 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.976    led_out[3]
    B5                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0/led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.882ns  (logic 2.429ns (84.280%)  route 0.453ns (15.720%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y343        FDRE                         0.000     0.000 r  led0/led_reg_reg[2]/C
    SLICE_X99Y343        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  led0/led_reg_reg[2]/Q
                         net (fo=1, routed)           0.453     0.533    led_out_OBUF[2]
    A5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.349     2.882 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.882    led_out[2]
    A5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led0/counter_reg[24]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.648ns  (logic 0.983ns (37.122%)  route 1.665ns (62.878%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.983     0.983 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.983    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.983 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.665     2.648    led0/SR[0]
    SLICE_X98Y343        FDSE                                         r  led0/counter_reg[24]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led0/counter_reg[25]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.648ns  (logic 0.983ns (37.122%)  route 1.665ns (62.878%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.983     0.983 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.983    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.983 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.665     2.648    led0/SR[0]
    SLICE_X98Y343        FDSE                                         r  led0/counter_reg[25]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led0/counter_reg[26]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.648ns  (logic 0.983ns (37.122%)  route 1.665ns (62.878%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.983     0.983 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.983    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.983 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.665     2.648    led0/SR[0]
    SLICE_X98Y343        FDSE                                         r  led0/counter_reg[26]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led0/counter_reg[27]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.648ns  (logic 0.983ns (37.122%)  route 1.665ns (62.878%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.983     0.983 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.983    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.983 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.665     2.648    led0/SR[0]
    SLICE_X98Y343        FDSE                                         r  led0/counter_reg[27]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led0/counter_reg[16]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.647ns  (logic 0.983ns (37.136%)  route 1.664ns (62.864%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.983     0.983 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.983    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.983 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.664     2.647    led0/SR[0]
    SLICE_X98Y342        FDSE                                         r  led0/counter_reg[16]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led0/counter_reg[17]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.647ns  (logic 0.983ns (37.136%)  route 1.664ns (62.864%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.983     0.983 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.983    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.983 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=37, routed)          1.664     2.647    led0/SR[0]
    SLICE_X98Y342        FDSE                                         r  led0/counter_reg[17]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bt_ctrl/shift_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            bt_ctrl/shift_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.093ns  (logic 0.059ns (63.481%)  route 0.034ns (36.519%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y339        FDSE                         0.000     0.000 r  bt_ctrl/shift_reg[1]/C
    SLICE_X99Y339        FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bt_ctrl/shift_reg[1]/Q
                         net (fo=5, routed)           0.028     0.067    bt_ctrl/Q[1]
    SLICE_X99Y339        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     0.087 r  bt_ctrl/shift[2]_i_1/O
                         net (fo=1, routed)           0.006     0.093    bt_ctrl/shift__0[2]
    SLICE_X99Y339        FDRE                                         r  bt_ctrl/shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt_ctrl/shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bt_ctrl/shift_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.059ns (62.916%)  route 0.035ns (37.084%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y339        FDRE                         0.000     0.000 r  bt_ctrl/shift_reg[0]/C
    SLICE_X99Y339        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bt_ctrl/shift_reg[0]/Q
                         net (fo=6, routed)           0.029     0.068    bt_ctrl/Q[0]
    SLICE_X99Y339        LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     0.088 r  bt_ctrl/shift[3]_i_1/O
                         net (fo=1, routed)           0.006     0.094    bt_ctrl/shift__0[3]
    SLICE_X99Y339        FDSE                                         r  bt_ctrl/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt_ctrl/shift_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led0/shift_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.095ns  (logic 0.039ns (41.191%)  route 0.056ns (58.809%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y339        FDSE                         0.000     0.000 r  bt_ctrl/shift_reg[4]/C
    SLICE_X99Y339        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bt_ctrl/shift_reg[4]/Q
                         net (fo=2, routed)           0.056     0.095    led0/D[4]
    SLICE_X99Y339        FDRE                                         r  led0/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt_ctrl/shift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bt_ctrl/shift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.061ns (57.669%)  route 0.045ns (42.331%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y339        FDRE                         0.000     0.000 r  bt_ctrl/shift_reg[0]/C
    SLICE_X99Y339        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bt_ctrl/shift_reg[0]/Q
                         net (fo=6, routed)           0.029     0.068    bt_ctrl/Q[0]
    SLICE_X99Y339        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.090 r  bt_ctrl/shift[1]_i_1/O
                         net (fo=1, routed)           0.016     0.106    bt_ctrl/shift__0[1]
    SLICE_X99Y339        FDSE                                         r  bt_ctrl/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt_ctrl/counter1_high_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bt_ctrl/counter1_high_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y326        FDRE                         0.000     0.000 r  bt_ctrl/counter1_high_reg[11]/C
    SLICE_X98Y326        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bt_ctrl/counter1_high_reg[11]/Q
                         net (fo=2, routed)           0.048     0.087    bt_ctrl/counter1_high_reg[11]
    SLICE_X98Y326        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  bt_ctrl/counter1_high_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.111    bt_ctrl/counter1_high_reg[8]_i_1_n_12
    SLICE_X98Y326        FDRE                                         r  bt_ctrl/counter1_high_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt_ctrl/counter1_high_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bt_ctrl/counter1_high_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y327        FDRE                         0.000     0.000 r  bt_ctrl/counter1_high_reg[19]/C
    SLICE_X98Y327        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bt_ctrl/counter1_high_reg[19]/Q
                         net (fo=2, routed)           0.048     0.087    bt_ctrl/counter1_high_reg[19]
    SLICE_X98Y327        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  bt_ctrl/counter1_high_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.111    bt_ctrl/counter1_high_reg[16]_i_1_n_12
    SLICE_X98Y327        FDRE                                         r  bt_ctrl/counter1_high_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt_ctrl/counter1_high_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bt_ctrl/counter1_high_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y328        FDRE                         0.000     0.000 r  bt_ctrl/counter1_high_reg[27]/C
    SLICE_X98Y328        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bt_ctrl/counter1_high_reg[27]/Q
                         net (fo=2, routed)           0.048     0.087    bt_ctrl/counter1_high_reg[27]
    SLICE_X98Y328        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  bt_ctrl/counter1_high_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.111    bt_ctrl/counter1_high_reg[24]_i_1_n_12
    SLICE_X98Y328        FDRE                                         r  bt_ctrl/counter1_high_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt_ctrl/counter1_high_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bt_ctrl/counter1_high_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y325        FDRE                         0.000     0.000 r  bt_ctrl/counter1_high_reg[3]/C
    SLICE_X98Y325        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bt_ctrl/counter1_high_reg[3]/Q
                         net (fo=2, routed)           0.048     0.087    bt_ctrl/counter1_high_reg[3]
    SLICE_X98Y325        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  bt_ctrl/counter1_high_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.007     0.111    bt_ctrl/counter1_high_reg[0]_i_2_n_12
    SLICE_X98Y325        FDRE                                         r  bt_ctrl/counter1_high_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt_ctrl/counter2_high_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bt_ctrl/counter2_high_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y331        FDRE                         0.000     0.000 r  bt_ctrl/counter2_high_reg[11]/C
    SLICE_X98Y331        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bt_ctrl/counter2_high_reg[11]/Q
                         net (fo=2, routed)           0.048     0.087    bt_ctrl/counter2_high_reg[11]
    SLICE_X98Y331        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  bt_ctrl/counter2_high_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.111    bt_ctrl/counter2_high_reg[8]_i_1_n_12
    SLICE_X98Y331        FDRE                                         r  bt_ctrl/counter2_high_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bt_ctrl/counter2_high_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bt_ctrl/counter2_high_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y332        FDRE                         0.000     0.000 r  bt_ctrl/counter2_high_reg[19]/C
    SLICE_X98Y332        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bt_ctrl/counter2_high_reg[19]/Q
                         net (fo=2, routed)           0.048     0.087    bt_ctrl/counter2_high_reg[19]
    SLICE_X98Y332        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.104 r  bt_ctrl/counter2_high_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.111    bt_ctrl/counter2_high_reg[16]_i_1_n_12
    SLICE_X98Y332        FDRE                                         r  bt_ctrl/counter2_high_reg[19]/D
  -------------------------------------------------------------------    -------------------





