<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_ilmb_bram_if_cntlr_1_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_ilmb_bram_if_cntlr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_1_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_microblaze_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_clk_wiz_1_1_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_clk_wiz_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_bram_if_cntlr_1_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_dlmb_bram_if_cntlr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mig_7series_0_0_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_timer_0_0_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_axi_timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_intc_0_0_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_axi_intc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xlconcat_0_0_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_xlconcat_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_4_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_auto_ds_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mii_to_rmii_0_0_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_mii_to_rmii_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_3_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_auto_ds_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_0_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_ethernetlite_0_0_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_axi_ethernetlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_1_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_auto_ds_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_0_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_auto_ds_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_1_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ila_0_0_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_ds_2_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_auto_ds_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_cc_1_synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/design_1_auto_cc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="K:/ECE532/prj/project/project.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_ilmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="design_1_microblaze_0_1_synth_1"/>
		<Parent Id="design_1_clk_wiz_1_1_synth_1"/>
		<Parent Id="design_1_dlmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_mig_7series_0_0_synth_1"/>
		<Parent Id="design_1_axi_timer_0_0_synth_1"/>
		<Parent Id="design_1_axi_intc_0_0_synth_1"/>
		<Parent Id="design_1_xlconcat_0_0_synth_1"/>
		<Parent Id="design_1_auto_ds_4_synth_1"/>
		<Parent Id="design_1_mii_to_rmii_0_0_synth_1"/>
		<Parent Id="design_1_auto_ds_3_synth_1"/>
		<Parent Id="design_1_auto_cc_0_synth_1"/>
		<Parent Id="design_1_axi_ethernetlite_0_0_synth_1"/>
		<Parent Id="design_1_auto_ds_1_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_ds_0_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_ila_0_0_synth_1"/>
		<Parent Id="design_1_auto_ds_2_synth_1"/>
		<Parent Id="design_1_auto_cc_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="K:/ECE532/prj/project/project.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_ilmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="design_1_microblaze_0_1_synth_1"/>
		<Parent Id="design_1_clk_wiz_1_1_synth_1"/>
		<Parent Id="design_1_dlmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_mig_7series_0_0_synth_1"/>
		<Parent Id="design_1_axi_timer_0_0_synth_1"/>
		<Parent Id="design_1_axi_intc_0_0_synth_1"/>
		<Parent Id="design_1_xlconcat_0_0_synth_1"/>
		<Parent Id="design_1_auto_ds_4_synth_1"/>
		<Parent Id="design_1_mii_to_rmii_0_0_synth_1"/>
		<Parent Id="design_1_auto_ds_3_synth_1"/>
		<Parent Id="design_1_auto_cc_0_synth_1"/>
		<Parent Id="design_1_axi_ethernetlite_0_0_synth_1"/>
		<Parent Id="design_1_auto_ds_1_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_ds_0_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_ila_0_0_synth_1"/>
		<Parent Id="design_1_auto_ds_2_synth_1"/>
		<Parent Id="design_1_auto_cc_1_synth_1"/>
	</Run>
</Runs>

