#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005916E8 .scope module, "exemplo0071" "exemplo0071" 2 26;
 .timescale 0 0;
v005CFAA8_0 .var "addr", 0 0;
v005CFB00_0 .var "clk", 0 0;
v005CFB58_0 .var "clr", 0 0;
v005CFBB0_0 .var "in", 0 0;
RS_005A5244 .resolv tri, L_005CFD10, L_005CFD68, L_005CFDC0, L_005CFE18;
v005CFC08_0 .net8 "out", 3 0, RS_005A5244; 4 drivers
v005CFC60_0 .var "preset", 0 0;
v005CFCB8_0 .var "rw", 0 0;
S_005917F8 .scope module, "memo1_4" "memoria1x4" 2 33, 2 13, S_005916E8;
 .timescale 0 0;
v005CF840_0 .net "addr", 0 0, v005CFAA8_0; 1 drivers
v005CF898_0 .net "clk", 0 0, v005CFB00_0; 1 drivers
v005CF8F0_0 .net "clr", 0 0, v005CFB58_0; 1 drivers
v005CF948_0 .net "in", 0 0, v005CFBB0_0; 1 drivers
v005CF9A0_0 .alias "out", 3 0, v005CFC08_0;
v005CF9F8_0 .net "preset", 0 0, v005CFC60_0; 1 drivers
v005CFA50_0 .net "rw", 0 0, v005CFCB8_0; 1 drivers
L_005CFD10 .part/pv L_00595DB8, 3, 1, 4;
L_005CFD68 .part/pv L_00596100, 2, 1, 4;
L_005CFDC0 .part/pv L_00596250, 1, 1, 4;
L_005CFE18 .part/pv L_00596368, 0, 1, 4;
S_00591BB0 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_005917F8;
 .timescale 0 0;
L_00595E98 .functor AND 1, v005CFB00_0, v005CFAA8_0, v005CFCB8_0, C4<1>;
L_00595D80 .functor OR 1, v005CFCB8_0, v005CFBB0_0, C4<0>, C4<0>;
L_00595DB8 .functor AND 1, v005CFAA8_0, v005CF3C8_0, C4<1>, C4<1>;
v005CF478_0 .alias "addr", 0 0, v005CF840_0;
v005CF4D0_0 .alias "clock", 0 0, v005CF898_0;
v005CF528_0 .alias "clr", 0 0, v005CF8F0_0;
v005CF580_0 .alias "in", 0 0, v005CF948_0;
v005CF5D8_0 .net "out", 0 0, L_00595DB8; 1 drivers
v005CF630_0 .alias "preset", 0 0, v005CF9F8_0;
v005CF688_0 .net "q", 0 0, v005CF3C8_0; 1 drivers
v005CF6E0_0 .net "qnot", 0 0, v005CF420_0; 1 drivers
v005CF738_0 .alias "rw", 0 0, v005CFA50_0;
v005CF790_0 .net "s0", 0 0, L_00595E98; 1 drivers
v005CF7E8_0 .net "s1", 0 0, L_00595D80; 1 drivers
S_00591C38 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00591BB0;
 .timescale 0 0;
v005CF210_0 .alias "clear", 0 0, v005CF8F0_0;
v005CF268_0 .alias "clk", 0 0, v005CF790_0;
v005CF2C0_0 .alias "j", 0 0, v005CF7E8_0;
v005CF318_0 .alias "k", 0 0, v005CF7E8_0;
v005CF370_0 .alias "preset", 0 0, v005CF9F8_0;
v005CF3C8_0 .var "q", 0 0;
v005CF420_0 .var "qnot", 0 0;
E_00597F80 .event posedge, v005CF268_0;
S_00591AA0 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_005917F8;
 .timescale 0 0;
L_00596058 .functor AND 1, v005CFB00_0, v005CFAA8_0, v005CFCB8_0, C4<1>;
L_005960C8 .functor OR 1, v005CFCB8_0, v005CFBB0_0, C4<0>, C4<0>;
L_00596100 .functor AND 1, v005CFAA8_0, v005CED68_0, C4<1>, C4<1>;
v005CEE18_0 .alias "addr", 0 0, v005CF840_0;
v005CEE70_0 .alias "clock", 0 0, v005CF898_0;
v005CEEC8_0 .alias "clr", 0 0, v005CF8F0_0;
v005CEF20_0 .alias "in", 0 0, v005CF948_0;
v005CEF78_0 .net "out", 0 0, L_00596100; 1 drivers
v005CF000_0 .alias "preset", 0 0, v005CF9F8_0;
v005CF058_0 .net "q", 0 0, v005CED68_0; 1 drivers
v005CF0B0_0 .net "qnot", 0 0, v005CEDC0_0; 1 drivers
v005CF108_0 .alias "rw", 0 0, v005CFA50_0;
v005CF160_0 .net "s0", 0 0, L_00596058; 1 drivers
v005CF1B8_0 .net "s1", 0 0, L_005960C8; 1 drivers
S_00591B28 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00591AA0;
 .timescale 0 0;
v005CEBB0_0 .alias "clear", 0 0, v005CF8F0_0;
v005CEC08_0 .alias "clk", 0 0, v005CF160_0;
v005CEC60_0 .alias "j", 0 0, v005CF1B8_0;
v005CECB8_0 .alias "k", 0 0, v005CF1B8_0;
v005CED10_0 .alias "preset", 0 0, v005CF9F8_0;
v005CED68_0 .var "q", 0 0;
v005CEDC0_0 .var "qnot", 0 0;
E_00594238 .event posedge, v005CEC08_0;
S_00591990 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_005917F8;
 .timescale 0 0;
L_005961A8 .functor AND 1, v005CFB00_0, v005CFAA8_0, v005CFCB8_0, C4<1>;
L_00596218 .functor OR 1, v005CFCB8_0, v005CFBB0_0, C4<0>, C4<0>;
L_00596250 .functor AND 1, v005CFAA8_0, v005CE738_0, C4<1>, C4<1>;
v005CE7E8_0 .alias "addr", 0 0, v005CF840_0;
v005CE840_0 .alias "clock", 0 0, v005CF898_0;
v005CE898_0 .alias "clr", 0 0, v005CF8F0_0;
v005CE8F0_0 .alias "in", 0 0, v005CF948_0;
v005CE948_0 .net "out", 0 0, L_00596250; 1 drivers
v005CE9A0_0 .alias "preset", 0 0, v005CF9F8_0;
v005CE9F8_0 .net "q", 0 0, v005CE738_0; 1 drivers
v005CEA50_0 .net "qnot", 0 0, v005CE790_0; 1 drivers
v005CEAA8_0 .alias "rw", 0 0, v005CFA50_0;
v005CEB00_0 .net "s0", 0 0, L_005961A8; 1 drivers
v005CEB58_0 .net "s1", 0 0, L_00596218; 1 drivers
S_00591A18 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00591990;
 .timescale 0 0;
v005CE580_0 .alias "clear", 0 0, v005CF8F0_0;
v005CE5D8_0 .alias "clk", 0 0, v005CEB00_0;
v005CE630_0 .alias "j", 0 0, v005CEB58_0;
v005CE688_0 .alias "k", 0 0, v005CEB58_0;
v005CE6E0_0 .alias "preset", 0 0, v005CF9F8_0;
v005CE738_0 .var "q", 0 0;
v005CE790_0 .var "qnot", 0 0;
E_00594418 .event posedge, v005CE5D8_0;
S_00591880 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_005917F8;
 .timescale 0 0;
L_005962C0 .functor AND 1, v005CFB00_0, v005CFAA8_0, v005CFCB8_0, C4<1>;
L_00596330 .functor OR 1, v005CFCB8_0, v005CFBB0_0, C4<0>, C4<0>;
L_00596368 .functor AND 1, v005CFAA8_0, v005CE108_0, C4<1>, C4<1>;
v005CE1B8_0 .alias "addr", 0 0, v005CF840_0;
v005CE210_0 .alias "clock", 0 0, v005CF898_0;
v005CE268_0 .alias "clr", 0 0, v005CF8F0_0;
v005CE2C0_0 .alias "in", 0 0, v005CF948_0;
v005CE318_0 .net "out", 0 0, L_00596368; 1 drivers
v005CE370_0 .alias "preset", 0 0, v005CF9F8_0;
v005CE3C8_0 .net "q", 0 0, v005CE108_0; 1 drivers
v005CE420_0 .net "qnot", 0 0, v005CE160_0; 1 drivers
v005CE478_0 .alias "rw", 0 0, v005CFA50_0;
v005CE4D0_0 .net "s0", 0 0, L_005962C0; 1 drivers
v005CE528_0 .net "s1", 0 0, L_00596330; 1 drivers
S_00591908 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00591880;
 .timescale 0 0;
v00596C98_0 .alias "clear", 0 0, v005CF8F0_0;
v006DF2D0_0 .alias "clk", 0 0, v005CE4D0_0;
v005CE000_0 .alias "j", 0 0, v005CE528_0;
v005CE058_0 .alias "k", 0 0, v005CE528_0;
v005CE0B0_0 .alias "preset", 0 0, v005CF9F8_0;
v005CE108_0 .var "q", 0 0;
v005CE160_0 .var "qnot", 0 0;
E_005943F8 .event posedge, v006DF2D0_0;
S_005915D8 .scope begin, "start" "start" 2 36, 2 36, S_005916E8;
 .timescale 0 0;
S_00591660 .scope begin, "main" "main" 2 46, 2 46, S_005916E8;
 .timescale 0 0;
    .scope S_00591C38;
T_0 ;
    %wait E_00597F80;
    %load/v 8, v005CF210_0, 1;
    %load/v 9, v005CF2C0_0, 1;
    %inv 9, 1;
    %load/v 10, v005CF318_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF3C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF420_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v005CF2C0_0, 1;
    %load/v 9, v005CF318_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005CF370_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF3C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF420_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v005CF2C0_0, 1;
    %load/v 9, v005CF318_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v005CF3C8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF3C8_0, 0, 8;
    %load/v 8, v005CF420_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CF420_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00591B28;
T_1 ;
    %wait E_00594238;
    %load/v 8, v005CEBB0_0, 1;
    %load/v 9, v005CEC60_0, 1;
    %inv 9, 1;
    %load/v 10, v005CECB8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CED68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005CEDC0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v005CEC60_0, 1;
    %load/v 9, v005CECB8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005CED10_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CED68_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CEDC0_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v005CEC60_0, 1;
    %load/v 9, v005CECB8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v005CED68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CED68_0, 0, 8;
    %load/v 8, v005CEDC0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CEDC0_0, 0, 8;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00591A18;
T_2 ;
    %wait E_00594418;
    %load/v 8, v005CE580_0, 1;
    %load/v 9, v005CE630_0, 1;
    %inv 9, 1;
    %load/v 10, v005CE688_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CE738_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005CE790_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005CE630_0, 1;
    %load/v 9, v005CE688_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005CE6E0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CE738_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CE790_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005CE630_0, 1;
    %load/v 9, v005CE688_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v005CE738_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CE738_0, 0, 8;
    %load/v 8, v005CE790_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CE790_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00591908;
T_3 ;
    %wait E_005943F8;
    %load/v 8, v00596C98_0, 1;
    %load/v 9, v005CE000_0, 1;
    %inv 9, 1;
    %load/v 10, v005CE058_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CE108_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005CE160_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005CE000_0, 1;
    %load/v 9, v005CE058_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v005CE0B0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005CE108_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CE160_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005CE000_0, 1;
    %load/v 9, v005CE058_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v005CE108_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CE108_0, 0, 8;
    %load/v 8, v005CE160_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005CE160_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005916E8;
T_4 ;
    %fork t_1, S_005915D8;
    %jmp t_0;
    .scope S_005915D8;
t_1 ;
    %set/v v005CFB00_0, 1, 1;
    %set/v v005CFAA8_0, 0, 1;
    %set/v v005CFCB8_0, 0, 1;
    %set/v v005CFBB0_0, 0, 1;
    %set/v v005CFC60_0, 1, 1;
    %set/v v005CFB58_0, 0, 1;
    %end;
    .scope S_005916E8;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_005916E8;
T_5 ;
    %fork t_3, S_00591660;
    %jmp t_2;
    .scope S_00591660;
t_3 ;
    %vpi_call 2 47 "$display", "Exemplo0071 - Josemar Alves Caetano - 448662.";
    %vpi_call 2 48 "$display", "Teste Mem\363ria RAM 1x4.\012";
    %vpi_call 2 50 "$monitor", "Saida: %b", v005CFC08_0;
    %delay 1, 0;
    %set/v v005CFB58_0, 1, 1;
    %delay 1, 0;
    %set/v v005CFB58_0, 0, 1;
    %delay 1, 0;
    %set/v v005CFB00_0, 1, 1;
    %set/v v005CFAA8_0, 1, 1;
    %set/v v005CFCB8_0, 1, 1;
    %set/v v005CFBB0_0, 1, 1;
    %delay 1, 0;
    %set/v v005CFB00_0, 1, 1;
    %set/v v005CFAA8_0, 1, 1;
    %set/v v005CFCB8_0, 1, 1;
    %set/v v005CFBB0_0, 0, 1;
    %delay 1, 0;
    %set/v v005CFAA8_0, 0, 1;
    %delay 1, 0;
    %set/v v005CFAA8_0, 1, 1;
    %end;
    .scope S_005916E8;
t_2 %join;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Exemplo0071.v";
    "./memoria1x1.v";
    "./flip_flop_jk.v";
