pr_debug	,	F_3
regmap	,	V_10
parent	,	V_22
ENOMEM	,	V_53
AT91_PMC_PCR_GCKDIV	,	F_8
clk_generated_enable	,	F_1
gck	,	V_4
hw	,	V_2
AT91_PMC_PCR_GCKDIV_MASK	,	V_14
clk_generated_get_parent	,	F_23
PERIPHERAL_ID_MIN	,	V_65
GCK_ID_I2S1	,	V_70
GCK_ID_I2S0	,	V_69
tmp	,	V_42
of_device_is_compatible	,	F_44
clk_rate_request	,	V_20
lock	,	V_9
DIV_ROUND_CLOSEST	,	F_14
id	,	V_12
clk_generated_startup	,	F_25
init	,	V_50
clk	,	V_40
clk_generated_set_rate	,	F_24
"reg"	,	L_3
regmap_read	,	F_12
GCK_INDEX_DT_AUDIO_PLL	,	V_39
index	,	V_41
CLK_SET_RATE_GATE	,	V_56
__clk_get_name	,	F_21
generated_ops	,	V_55
clk_generated_set_parent	,	F_22
clk_hw_get_parent_by_index	,	F_18
"atmel,sama5d2-clk-generated"	,	L_6
__func__	,	V_6
of_clk_get_parent_count	,	F_34
syscon_node_to_regmap	,	F_37
GFP_KERNEL	,	V_52
"clock-output-names"	,	L_4
GCK_ID_CLASSD	,	V_71
clk_generated	,	V_3
of_get_parent	,	F_38
status	,	V_18
clk_hw_get_num_parents	,	F_17
"GCLK: %s, gckdiv = %d, parent id = %d\n"	,	L_1
kfree	,	F_30
AT91_PMC_PCR_GCKDIV_OFFSET	,	V_44
flags	,	V_5
range	,	V_35
gckdiv	,	V_7
clk_generated_recalc_rate	,	F_13
device_node	,	V_59
best_diff	,	V_23
__clk_determine_rate	,	F_20
of_property_read_u32	,	F_41
"GCLK: %s, best_rate = %ld, parent clk: %s @ %ld\n"	,	L_2
AT91_PMC_PCR_GCKCSS_OFFSET	,	V_43
CLK_RANGE	,	F_33
GCK_ID_SSC0	,	V_67
GCK_ID_SSC1	,	V_68
req_parent	,	V_30
for_each_child_of_node	,	F_40
of_clk_parent_fill	,	F_35
clk_hw_register	,	F_29
clk_hw	,	V_1
AT91_PMC_PCR_PID_MASK	,	V_13
u8	,	T_2
max	,	V_36
i	,	V_33
AT91_PMC_PCR_GCKCSS_MASK	,	V_15
AT91_PMC_PCR	,	V_11
num_parents	,	V_47
regmap_update_bits	,	F_6
EINVAL	,	V_31
CLK_SET_RATE_PARENT	,	V_58
of_get_child_count	,	F_36
__init	,	T_3
of_clk_hw_simple_get	,	V_72
ERR_PTR	,	F_28
best_parent_hw	,	V_29
num	,	V_61
AT91_PMC_PCR_GCKCSS	,	F_7
best_rate	,	V_24
clk_init_data	,	V_49
clk_generated_determine_rate	,	F_16
u32	,	T_1
tmp_rate	,	V_25
clk_generated_is_enabled	,	F_11
req	,	V_21
ret	,	V_51
clk_range	,	V_48
pmc_register_id	,	F_31
PERIPHERAL_MAX	,	V_64
best_parent_rate	,	V_28
GENERATED_SOURCE_MAX	,	V_62
spin_unlock_irqrestore	,	F_9
CLK_SET_PARENT_GATE	,	V_57
ops	,	V_54
spin_lock_irqsave	,	F_4
tmp_diff	,	V_26
parent_id	,	V_8
name	,	V_45
of_property_read_string	,	F_42
GENERATED_MAX_DIV	,	V_34
np	,	V_60
pmc_pcr_lock	,	V_66
"atmel,clk-output-range"	,	L_5
AT91_PMC_PCR_GCKEN	,	V_17
gcknp	,	V_63
parent_rate	,	V_19
rate	,	V_27
kzalloc	,	F_27
regmap_write	,	F_5
end	,	V_38
of_sama5d2_clk_generated_setup	,	F_32
at91_clk_register_generated	,	F_26
min_rate	,	V_32
clk_hw_get_rate	,	F_19
AT91_PMC_PCR_CMD	,	V_16
audio_pll_allowed	,	V_37
clk_generated_best_diff	,	F_15
of_at91_get_clk_range	,	F_43
spinlock_t	,	T_4
parent_names	,	V_46
to_clk_generated	,	F_2
clk_generated_disable	,	F_10
of_clk_add_hw_provider	,	F_45
IS_ERR	,	F_39
