###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Mon Sep 26 17:20:01 2016
#  Design:            DLX
#  Command:           saveDesign DLX.enc
###############################################################
current_design DLX
create_clock [get_ports {DLX_CLK}]  -name DLX_CLK -period 1.580000 -waveform {0.000000 0.500000}
set_propagated_clock  [get_ports {DLX_CLK}]
set_max_delay 0  -from [get_ports {DRAM_INTERFACE[0] DRAM_INTERFACE[1] DRAM_INTERFACE[2] DRAM_INTERFACE[3] DRAM_INTERFACE[4] DRAM_INTERFACE[5] DRAM_INTERFACE[6] DRAM_INTERFACE[7] DRAM_INTERFACE[8] DRAM_INTERFACE[9] DRAM_INTERFACE[10] DRAM_INTERFACE[11] DRAM_INTERFACE[12] DRAM_INTERFACE[13] DRAM_INTERFACE[14] DRAM_INTERFACE[15] DRAM_INTERFACE[16] DRAM_INTERFACE[17] DRAM_INTERFACE[18] DRAM_INTERFACE[19] DRAM_INTERFACE[20] DRAM_INTERFACE[21] DRAM_INTERFACE[22] DRAM_INTERFACE[23] DRAM_INTERFACE[24] DRAM_INTERFACE[25] DRAM_INTERFACE[26] DRAM_INTERFACE[27] DRAM_INTERFACE[28] DRAM_INTERFACE[29] DRAM_INTERFACE[30] DRAM_INTERFACE[31] DRAM_DATA_READY ROM_INTERFACE[0] ROM_INTERFACE[1] ROM_INTERFACE[2] ROM_INTERFACE[3] ROM_INTERFACE[4] ROM_INTERFACE[5] ROM_INTERFACE[6] ROM_INTERFACE[7] ROM_INTERFACE[8] ROM_INTERFACE[9] ROM_INTERFACE[10] ROM_INTERFACE[11] ROM_INTERFACE[12] ROM_INTERFACE[13] ROM_INTERFACE[14] ROM_INTERFACE[15] ROM_INTERFACE[16] ROM_INTERFACE[17] ROM_INTERFACE[18] ROM_INTERFACE[19] ROM_INTERFACE[20] ROM_INTERFACE[21] ROM_INTERFACE[22] ROM_INTERFACE[23] ROM_INTERFACE[24] ROM_INTERFACE[25] ROM_INTERFACE[26] ROM_INTERFACE[27] ROM_INTERFACE[28] ROM_INTERFACE[29] ROM_INTERFACE[30] ROM_INTERFACE[31] ROM_DATA_READY DLX_RST DLX_CLK}]  -to [get_ports {DRAM_INTERFACE[0] DRAM_INTERFACE[1] DRAM_INTERFACE[2] DRAM_INTERFACE[3] DRAM_INTERFACE[4] DRAM_INTERFACE[5] DRAM_INTERFACE[6] DRAM_INTERFACE[7] DRAM_INTERFACE[8] DRAM_INTERFACE[9] DRAM_INTERFACE[10] DRAM_INTERFACE[11] DRAM_INTERFACE[12] DRAM_INTERFACE[13] DRAM_INTERFACE[14] DRAM_INTERFACE[15] DRAM_INTERFACE[16] DRAM_INTERFACE[17] DRAM_INTERFACE[18] DRAM_INTERFACE[19] DRAM_INTERFACE[20] DRAM_INTERFACE[21] DRAM_INTERFACE[22] DRAM_INTERFACE[23] DRAM_INTERFACE[24] DRAM_INTERFACE[25] DRAM_INTERFACE[26] DRAM_INTERFACE[27] DRAM_INTERFACE[28] DRAM_INTERFACE[29] DRAM_INTERFACE[30] DRAM_INTERFACE[31] DRAM_READNOTWRITE DRAM_EN DRAM_ADDRESS[0] DRAM_ADDRESS[1] DRAM_ADDRESS[2] DRAM_ADDRESS[3] DRAM_ADDRESS[4] DRAM_ADDRESS[5] DRAM_ADDRESS[6] DRAM_ADDRESS[7] DRAM_ADDRESS[8] DRAM_ADDRESS[9] DRAM_ADDRESS[10] DRAM_ADDRESS[11] DRAM_ADDRESS[12] DRAM_ADDRESS[13] DRAM_ADDRESS[14] DRAM_ADDRESS[15] DRAM_ADDRESS[16] DRAM_ADDRESS[17] DRAM_ADDRESS[18] DRAM_ADDRESS[19] DRAM_ADDRESS[20] DRAM_ADDRESS[21] DRAM_ADDRESS[22] DRAM_ADDRESS[23] DRAM_ADDRESS[24] DRAM_ADDRESS[25] DRAM_ADDRESS[26] DRAM_ADDRESS[27] DRAM_ADDRESS[28] DRAM_ADDRESS[29] DRAM_ADDRESS[30] DRAM_ADDRESS[31] ROM_EN ROM_ADDRESS[0] ROM_ADDRESS[1] ROM_ADDRESS[2] ROM_ADDRESS[3] ROM_ADDRESS[4] ROM_ADDRESS[5] ROM_ADDRESS[6] ROM_ADDRESS[7] ROM_ADDRESS[8] ROM_ADDRESS[9] ROM_ADDRESS[10] ROM_ADDRESS[11] ROM_ADDRESS[12] ROM_ADDRESS[13] ROM_ADDRESS[14] ROM_ADDRESS[15] ROM_ADDRESS[16] ROM_ADDRESS[17] ROM_ADDRESS[18] ROM_ADDRESS[19] ROM_ADDRESS[20] ROM_ADDRESS[21] ROM_ADDRESS[22] ROM_ADDRESS[23] ROM_ADDRESS[24] ROM_ADDRESS[25] ROM_ADDRESS[26] ROM_ADDRESS[27] ROM_ADDRESS[28] ROM_ADDRESS[29] ROM_ADDRESS[30] ROM_ADDRESS[31]}] 
