[N
11
2
5 reg_n
4
1 N
5
7 adder_n
10
8 behavior
6
8 mux4t1_n
9
10 tb_pclogic
3
10 structural
11
9 gCLK_HPER
8
4 i_D1
7
4 i_D2
1
33 U:/cpre381/Proj1/Fetch Logic/work
]
[G
1
9
10
1
11
0
0
0
0
8 8
-128
-16
-6
2
0
0
0
0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
6
3
7
8
1
0
0
]
