Timing Analyzer report for uc1
Thu Jun 09 20:08:24 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'decoder:inst1|ALUC[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_reg'
 14. Slow 1200mV 85C Model Setup: 'clk_k'
 15. Slow 1200mV 85C Model Setup: 'clk_ram'
 16. Slow 1200mV 85C Model Setup: 'clk_pc'
 17. Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg'
 18. Slow 1200mV 85C Model Setup: 'nRST'
 19. Slow 1200mV 85C Model Setup: 'clk_rom'
 20. Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg'
 21. Slow 1200mV 85C Model Hold: 'decoder:inst1|ALUC[0]'
 22. Slow 1200mV 85C Model Hold: 'clk_pc'
 23. Slow 1200mV 85C Model Hold: 'clk_ram'
 24. Slow 1200mV 85C Model Hold: 'clk_k'
 25. Slow 1200mV 85C Model Hold: 'clk_rom'
 26. Slow 1200mV 85C Model Hold: 'clk_reg'
 27. Slow 1200mV 85C Model Hold: 'nRST'
 28. Slow 1200mV 85C Model Recovery: 'clk_pc'
 29. Slow 1200mV 85C Model Recovery: 'clk_reg'
 30. Slow 1200mV 85C Model Removal: 'clk_reg'
 31. Slow 1200mV 85C Model Removal: 'clk_pc'
 32. Slow 1200mV 85C Model Metastability Summary
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'
 40. Slow 1200mV 0C Model Setup: 'clk_reg'
 41. Slow 1200mV 0C Model Setup: 'clk_k'
 42. Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg'
 43. Slow 1200mV 0C Model Setup: 'clk_ram'
 44. Slow 1200mV 0C Model Setup: 'clk_pc'
 45. Slow 1200mV 0C Model Setup: 'nRST'
 46. Slow 1200mV 0C Model Setup: 'clk_rom'
 47. Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg'
 48. Slow 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'
 49. Slow 1200mV 0C Model Hold: 'clk_pc'
 50. Slow 1200mV 0C Model Hold: 'clk_ram'
 51. Slow 1200mV 0C Model Hold: 'clk_k'
 52. Slow 1200mV 0C Model Hold: 'clk_rom'
 53. Slow 1200mV 0C Model Hold: 'clk_reg'
 54. Slow 1200mV 0C Model Hold: 'nRST'
 55. Slow 1200mV 0C Model Recovery: 'clk_pc'
 56. Slow 1200mV 0C Model Recovery: 'clk_reg'
 57. Slow 1200mV 0C Model Removal: 'clk_reg'
 58. Slow 1200mV 0C Model Removal: 'clk_pc'
 59. Slow 1200mV 0C Model Metastability Summary
 60. Fast 1200mV 0C Model Setup Summary
 61. Fast 1200mV 0C Model Hold Summary
 62. Fast 1200mV 0C Model Recovery Summary
 63. Fast 1200mV 0C Model Removal Summary
 64. Fast 1200mV 0C Model Minimum Pulse Width Summary
 65. Fast 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'
 66. Fast 1200mV 0C Model Setup: 'clk_reg'
 67. Fast 1200mV 0C Model Setup: 'clk_k'
 68. Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg'
 69. Fast 1200mV 0C Model Setup: 'clk_ram'
 70. Fast 1200mV 0C Model Setup: 'clk_pc'
 71. Fast 1200mV 0C Model Setup: 'nRST'
 72. Fast 1200mV 0C Model Setup: 'clk_rom'
 73. Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg'
 74. Fast 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'
 75. Fast 1200mV 0C Model Hold: 'clk_k'
 76. Fast 1200mV 0C Model Hold: 'clk_pc'
 77. Fast 1200mV 0C Model Hold: 'clk_ram'
 78. Fast 1200mV 0C Model Hold: 'clk_rom'
 79. Fast 1200mV 0C Model Hold: 'clk_reg'
 80. Fast 1200mV 0C Model Hold: 'nRST'
 81. Fast 1200mV 0C Model Recovery: 'clk_pc'
 82. Fast 1200mV 0C Model Recovery: 'clk_reg'
 83. Fast 1200mV 0C Model Removal: 'clk_reg'
 84. Fast 1200mV 0C Model Removal: 'clk_pc'
 85. Fast 1200mV 0C Model Metastability Summary
 86. Multicorner Timing Analysis Summary
 87. Board Trace Model Assignments
 88. Input Transition Times
 89. Signal Integrity Metrics (Slow 1200mv 0c Model)
 90. Signal Integrity Metrics (Slow 1200mv 85c Model)
 91. Signal Integrity Metrics (Fast 1200mv 0c Model)
 92. Setup Transfers
 93. Hold Transfers
 94. Recovery Transfers
 95. Removal Transfers
 96. Report TCCS
 97. Report RSKM
 98. Unconstrained Paths Summary
 99. Clock Status Summary
100. Unconstrained Input Ports
101. Unconstrained Output Ports
102. Unconstrained Input Ports
103. Unconstrained Output Ports
104. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uc1                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.7%      ;
;     Processor 3            ;   1.4%      ;
;     Processor 4            ;   1.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                ;
+----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------+
; clk_k                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_k }                                                                                              ;
; clk_pc                                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_pc }                                                                                             ;
; clk_ram                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_ram }                                                                                            ;
; clk_reg                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_reg }                                                                                            ;
; clk_rom                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_rom }                                                                                            ;
; decoder:inst1|ALUC[0]                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { decoder:inst1|ALUC[0] }                                                                              ;
; nRST                                                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { nRST }                                                                                               ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg } ;
+----------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                ;
+------------+-----------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                         ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 144.01 MHz ; 144.01 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ;                                                               ;
; 193.8 MHz  ; 193.8 MHz       ; decoder:inst1|ALUC[0]                                                                              ;                                                               ;
; 197.24 MHz ; 197.24 MHz      ; clk_pc                                                                                             ;                                                               ;
; 433.84 MHz ; 250.0 MHz       ; clk_rom                                                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                          ;
+----------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+---------+---------------+
; decoder:inst1|ALUC[0]                                                                              ; -12.007 ; -171.315      ;
; clk_reg                                                                                            ; -8.594  ; -3521.907     ;
; clk_k                                                                                              ; -6.746  ; -101.041      ;
; clk_ram                                                                                            ; -6.096  ; -31.727       ;
; clk_pc                                                                                             ; -5.854  ; -68.370       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -5.804  ; -67.917       ;
; nRST                                                                                               ; -2.049  ; -2.049        ;
; clk_rom                                                                                            ; -1.803  ; -7.512        ;
+----------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                          ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -2.200 ; -19.279       ;
; decoder:inst1|ALUC[0]                                                                              ; -0.824 ; -1.741        ;
; clk_pc                                                                                             ; 0.358  ; 0.000         ;
; clk_ram                                                                                            ; 0.454  ; 0.000         ;
; clk_k                                                                                              ; 0.748  ; 0.000         ;
; clk_rom                                                                                            ; 0.865  ; 0.000         ;
; clk_reg                                                                                            ; 1.422  ; 0.000         ;
; nRST                                                                                               ; 1.478  ; 0.000         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+---------+-------+----------------------+
; Clock   ; Slack ; End Point TNS        ;
+---------+-------+----------------------+
; clk_pc  ; 0.020 ; 0.000                ;
; clk_reg ; 0.033 ; 0.000                ;
+---------+-------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; clk_reg ; -0.110 ; -49.163            ;
; clk_pc  ; -0.089 ; -0.973             ;
+---------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                           ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                            ; -3.000 ; -467.000      ;
; clk_ram                                                                                            ; -3.000 ; -20.392       ;
; clk_k                                                                                              ; -3.000 ; -19.000       ;
; clk_pc                                                                                             ; -3.000 ; -15.000       ;
; clk_rom                                                                                            ; -3.000 ; -12.722       ;
; nRST                                                                                               ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.104 ; -4.198        ;
; decoder:inst1|ALUC[0]                                                                              ; 0.414  ; 0.000         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                                                                  ;
+---------+----------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node          ; Launch Clock                                                                                       ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -12.007 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -6.061     ; 5.650      ;
; -11.851 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -6.059     ; 5.496      ;
; -11.508 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -6.062     ; 5.650      ;
; -11.352 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -6.060     ; 5.496      ;
; -10.859 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; 1.296      ; 12.085     ;
; -10.601 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.614     ; 6.769      ;
; -10.541 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.616     ; 6.707      ;
; -10.359 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; 1.296      ; 12.085     ;
; -10.350 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.623     ; 6.588      ;
; -10.333 ; super_register_bank:inst2|r6[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.904     ; 9.123      ;
; -10.298 ; super_register_bank:inst2|r11[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.910     ; 9.082      ;
; -10.282 ; super_register_bank:inst2|r9[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.906     ; 9.070      ;
; -10.275 ; super_register_bank:inst2|r5[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.905     ; 9.064      ;
; -10.270 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.604     ; 6.445      ;
; -10.262 ; super_register_bank:inst2|r6[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.904     ; 9.052      ;
; -10.217 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.621     ; 6.457      ;
; -10.179 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.605     ; 6.354      ;
; -10.122 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.610     ; 5.939      ;
; -10.114 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.602     ; 6.291      ;
; -10.100 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.613     ; 6.769      ;
; -10.076 ; super_register_bank:inst2|r2[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.904     ; 8.866      ;
; -10.040 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.615     ; 6.707      ;
; -10.037 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.603     ; 6.214      ;
; -10.033 ; super_register_bank:inst2|r0[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.908     ; 8.819      ;
; -10.029 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.345     ; 6.420      ;
; -10.024 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.617     ; 6.166      ;
; -10.012 ; super_register_bank:inst2|r0[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.908     ; 8.798      ;
; -9.989  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.608     ; 5.808      ;
; -9.976  ; super_register_bank:inst2|r8[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.913     ; 8.757      ;
; -9.925  ; super_register_bank:inst2|r8[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.908     ; 8.711      ;
; -9.921  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.620     ; 6.061      ;
; -9.919  ; super_register_bank:inst2|r0[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.908     ; 8.705      ;
; -9.917  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.619     ; 6.061      ;
; -9.904  ; super_register_bank:inst2|r1[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.904     ; 8.694      ;
; -9.882  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.343     ; 6.275      ;
; -9.877  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.615     ; 6.021      ;
; -9.867  ; super_register_bank:inst2|r2[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.904     ; 8.657      ;
; -9.859  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.621     ; 6.001      ;
; -9.855  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.616     ; 6.006      ;
; -9.849  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.622     ; 6.588      ;
; -9.788  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.618     ; 5.930      ;
; -9.769  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.603     ; 6.445      ;
; -9.769  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.608     ; 5.923      ;
; -9.730  ; super_register_bank:inst2|r9[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.906     ; 8.518      ;
; -9.722  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.614     ; 5.875      ;
; -9.718  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.621     ; 5.859      ;
; -9.717  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.609     ; 5.971      ;
; -9.716  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.620     ; 6.457      ;
; -9.699  ; super_register_bank:inst2|r3[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.909     ; 8.484      ;
; -9.679  ; super_register_bank:inst2|r6[12]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.901     ; 8.472      ;
; -9.678  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.604     ; 6.354      ;
; -9.676  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.611     ; 5.825      ;
; -9.675  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.623     ; 5.814      ;
; -9.660  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.606     ; 5.816      ;
; -9.658  ; super_register_bank:inst2|r17[2]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.907     ; 8.445      ;
; -9.639  ; super_register_bank:inst2|r11[8]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.910     ; 8.423      ;
; -9.626  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.600     ; 5.788      ;
; -9.621  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.609     ; 5.939      ;
; -9.613  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.601     ; 6.291      ;
; -9.597  ; super_register_bank:inst2|r13[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.904     ; 8.387      ;
; -9.585  ; super_register_bank:inst2|r0[15]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.910     ; 8.369      ;
; -9.584  ; super_register_bank:inst2|r6[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.904     ; 8.374      ;
; -9.582  ; super_register_bank:inst2|r8[15]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.908     ; 8.368      ;
; -9.578  ; super_register_bank:inst2|r9[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.915     ; 8.357      ;
; -9.574  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.602     ; 5.734      ;
; -9.570  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.607     ; 5.826      ;
; -9.553  ; super_register_bank:inst2|r4[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.908     ; 8.339      ;
; -9.546  ; super_register_bank:inst2|r15[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.907     ; 8.333      ;
; -9.536  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.602     ; 6.214      ;
; -9.534  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.615     ; 5.772      ;
; -9.529  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.609     ; 5.680      ;
; -9.528  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.344     ; 6.420      ;
; -9.525  ; super_register_bank:inst2|r14[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.908     ; 8.311      ;
; -9.523  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.616     ; 6.166      ;
; -9.488  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.607     ; 5.808      ;
; -9.464  ; super_register_bank:inst2|r9[0]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.906     ; 8.252      ;
; -9.441  ; super_register_bank:inst2|r4[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.908     ; 8.227      ;
; -9.424  ; super_register_bank:inst2|r10[2]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.905     ; 8.213      ;
; -9.420  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.619     ; 6.061      ;
; -9.416  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.618     ; 6.061      ;
; -9.412  ; super_register_bank:inst2|r2[12]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.901     ; 8.205      ;
; -9.402  ; super_register_bank:inst2|r11[0]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.910     ; 8.186      ;
; -9.393  ; super_register_bank:inst2|r0[0]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.908     ; 8.179      ;
; -9.387  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.613     ; 5.627      ;
; -9.386  ; super_register_bank:inst2|r0[12]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.910     ; 8.170      ;
; -9.381  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.342     ; 6.275      ;
; -9.380  ; super_register_bank:inst2|r4[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.908     ; 8.166      ;
; -9.376  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.614     ; 6.021      ;
; -9.367  ; super_register_bank:inst2|r22[4]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.912     ; 8.149      ;
; -9.358  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.620     ; 6.001      ;
; -9.354  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.615     ; 6.006      ;
; -9.353  ; super_register_bank:inst2|r9[12]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.906     ; 8.141      ;
; -9.340  ; super_register_bank:inst2|r11[12]                                                                  ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.910     ; 8.124      ;
; -9.339  ; super_register_bank:inst2|r6[6]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.904     ; 8.129      ;
; -9.333  ; super_register_bank:inst2|r9[1]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.906     ; 8.121      ;
; -9.317  ; super_register_bank:inst2|r11[4]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.910     ; 8.101      ;
; -9.314  ; super_register_bank:inst2|r2[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.904     ; 8.104      ;
; -9.309  ; super_register_bank:inst2|r10[12]                                                                  ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.905     ; 8.098      ;
; -9.303  ; super_register_bank:inst2|r17[12]                                                                  ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.910     ; 8.087      ;
; -9.287  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.617     ; 5.930      ;
+---------+----------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_reg'                                                                                                                                                                                          ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                           ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.594 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.792      ;
; -8.594 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.792      ;
; -8.431 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.285     ; 3.631      ;
; -8.431 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.285     ; 3.631      ;
; -8.324 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.521      ;
; -8.324 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.521      ;
; -8.324 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.521      ;
; -8.324 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.521      ;
; -8.324 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.521      ;
; -8.164 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.290     ; 3.359      ;
; -8.161 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.360      ;
; -8.161 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.360      ;
; -8.161 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.360      ;
; -8.161 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.360      ;
; -8.161 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.360      ;
; -8.158 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.357      ;
; -8.158 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.357      ;
; -8.093 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 1.000        ; -5.286     ; 3.792      ;
; -8.093 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 1.000        ; -5.286     ; 3.792      ;
; -8.080 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.277      ;
; -8.080 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.277      ;
; -8.080 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.277      ;
; -8.080 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.277      ;
; -8.065 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.262      ;
; -8.065 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.262      ;
; -8.057 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.256      ;
; -8.057 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.256      ;
; -8.057 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r27[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.285     ; 3.257      ;
; -8.055 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r8[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.280     ; 3.260      ;
; -8.046 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r26[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.243      ;
; -8.041 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.285     ; 3.241      ;
; -8.041 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.285     ; 3.241      ;
; -8.034 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.289     ; 3.230      ;
; -8.034 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.289     ; 3.230      ;
; -8.034 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.289     ; 3.230      ;
; -8.034 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.289     ; 3.230      ;
; -8.034 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.289     ; 3.230      ;
; -8.034 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.289     ; 3.230      ;
; -8.034 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.289     ; 3.230      ;
; -8.016 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.213      ;
; -8.016 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.213      ;
; -8.001 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.198      ;
; -7.995 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.193      ;
; -7.995 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.193      ;
; -7.995 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.193      ;
; -7.995 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.193      ;
; -7.995 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.193      ;
; -7.992 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.290     ; 3.187      ;
; -7.992 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.290     ; 3.187      ;
; -7.992 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.290     ; 3.187      ;
; -7.992 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.290     ; 3.187      ;
; -7.983 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.285     ; 3.183      ;
; -7.983 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.285     ; 3.183      ;
; -7.980 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.179      ;
; -7.980 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.179      ;
; -7.980 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.179      ;
; -7.980 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.179      ;
; -7.980 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.179      ;
; -7.980 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.179      ;
; -7.980 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.179      ;
; -7.980 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.179      ;
; -7.980 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.179      ;
; -7.980 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.179      ;
; -7.980 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.179      ;
; -7.980 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.179      ;
; -7.980 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.286     ; 3.179      ;
; -7.978 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.293     ; 3.170      ;
; -7.978 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.293     ; 3.170      ;
; -7.978 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.293     ; 3.170      ;
; -7.978 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.293     ; 3.170      ;
; -7.978 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.293     ; 3.170      ;
; -7.967 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.277     ; 3.175      ;
; -7.933 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.130      ;
; -7.933 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.130      ;
; -7.933 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.130      ;
; -7.933 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.288     ; 3.130      ;
; -7.930 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 1.000        ; -5.284     ; 3.631      ;
; -7.930 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 1.000        ; -5.284     ; 3.631      ;
; -7.925 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.291     ; 3.119      ;
; -7.925 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.291     ; 3.119      ;
; -7.925 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.291     ; 3.119      ;
; -7.925 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.291     ; 3.119      ;
; -7.925 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.291     ; 3.119      ;
; -7.914 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.282     ; 3.117      ;
; -7.914 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.282     ; 3.117      ;
; -7.914 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.282     ; 3.117      ;
; -7.914 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.282     ; 3.117      ;
; -7.914 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.282     ; 3.117      ;
; -7.914 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.282     ; 3.117      ;
; -7.908 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.106      ;
; -7.908 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.106      ;
; -7.908 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.106      ;
; -7.908 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.106      ;
; -7.898 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r27[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.096      ;
; -7.898 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r27[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.096      ;
; -7.896 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.094      ;
; -7.896 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r15[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.287     ; 3.094      ;
; -7.896 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.283     ; 3.098      ;
; -7.896 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.283     ; 3.098      ;
; -7.896 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -5.283     ; 3.098      ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                      ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.746 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -5.239     ; 1.992      ;
; -6.596 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -5.238     ; 1.843      ;
; -6.596 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -5.238     ; 1.843      ;
; -6.574 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -5.238     ; 1.821      ;
; -6.496 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -5.239     ; 1.742      ;
; -6.496 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -5.239     ; 1.742      ;
; -6.472 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -5.240     ; 1.717      ;
; -6.245 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -5.238     ; 1.992      ;
; -6.189 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.886     ; 1.788      ;
; -6.136 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.887     ; 1.734      ;
; -6.136 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.887     ; 1.734      ;
; -6.136 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.887     ; 1.734      ;
; -6.136 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.887     ; 1.734      ;
; -6.113 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -5.240     ; 1.358      ;
; -6.113 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -5.240     ; 1.358      ;
; -6.095 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -5.237     ; 1.843      ;
; -6.095 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -5.237     ; 1.843      ;
; -6.073 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -5.237     ; 1.821      ;
; -6.053 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.888     ; 1.650      ;
; -6.053 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.888     ; 1.650      ;
; -5.995 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -5.238     ; 1.742      ;
; -5.995 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -5.238     ; 1.742      ;
; -5.971 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -5.239     ; 1.717      ;
; -5.688 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.885     ; 1.788      ;
; -5.635 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.886     ; 1.734      ;
; -5.635 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.886     ; 1.734      ;
; -5.635 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.886     ; 1.734      ;
; -5.635 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.886     ; 1.734      ;
; -5.612 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -5.239     ; 1.358      ;
; -5.612 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -5.239     ; 1.358      ;
; -5.552 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.887     ; 1.650      ;
; -5.552 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.887     ; 1.650      ;
; -4.350 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.128      ; 5.453      ;
; -4.167 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.129      ; 5.271      ;
; -4.167 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.129      ; 5.271      ;
; -4.160 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.129      ; 5.264      ;
; -4.091 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.128      ; 5.194      ;
; -4.091 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.128      ; 5.194      ;
; -4.058 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.127      ; 5.160      ;
; -3.779 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.481      ; 5.235      ;
; -3.731 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.480      ; 5.186      ;
; -3.731 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.480      ; 5.186      ;
; -3.731 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.480      ; 5.186      ;
; -3.731 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.480      ; 5.186      ;
; -3.696 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.127      ; 4.798      ;
; -3.696 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.127      ; 4.798      ;
; -3.648 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.479      ; 5.102      ;
; -3.648 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.479      ; 5.102      ;
; -1.929 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.118      ; 4.758      ;
; -1.923 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.118      ; 4.752      ;
; -1.856 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.119      ; 4.686      ;
; -1.809 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.120      ; 4.640      ;
; -1.729 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.118      ; 4.558      ;
; -1.692 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.471      ; 4.874      ;
; -1.547 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.470      ; 4.728      ;
; -1.547 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.471      ; 4.729      ;
; -1.544 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.119      ; 4.374      ;
; -1.458 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.120      ; 4.289      ;
; -1.429 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.118      ; 4.758      ;
; -1.423 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.118      ; 4.752      ;
; -1.386 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.119      ; 4.216      ;
; -1.351 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.119      ; 4.681      ;
; -1.309 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.120      ; 4.640      ;
; -1.229 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.118      ; 4.558      ;
; -1.192 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.471      ; 4.874      ;
; -1.185 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.120      ; 4.016      ;
; -1.148 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.472      ; 4.331      ;
; -1.096 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.471      ; 4.278      ;
; -1.047 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.470      ; 4.728      ;
; -1.047 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.471      ; 4.729      ;
; -1.044 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.119      ; 4.374      ;
; -0.958 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.120      ; 4.289      ;
; -0.886 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.119      ; 4.216      ;
; -0.747 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.470      ; 3.928      ;
; -0.742 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.471      ; 3.924      ;
; -0.685 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.120      ; 4.016      ;
; -0.648 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.472      ; 4.331      ;
; -0.596 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.471      ; 4.278      ;
; -0.247 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.470      ; 3.928      ;
; -0.242 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.471      ; 3.924      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_ram'                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -6.096 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.500        ; -5.149     ; 1.465      ;
; -5.829 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.500        ; -5.152     ; 1.195      ;
; -5.800 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.500        ; -5.068     ; 1.250      ;
; -5.744 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.500        ; -5.065     ; 1.197      ;
; -5.595 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -5.148     ; 1.465      ;
; -5.328 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -5.151     ; 1.195      ;
; -5.299 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -5.067     ; 1.250      ;
; -5.243 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -5.064     ; 1.197      ;
; -4.046 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.805     ; 1.259      ;
; -3.959 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.977     ; 1.000      ;
; -3.946 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.941     ; 1.023      ;
; -3.938 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.980     ; 0.976      ;
; -3.892 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.930     ; 0.980      ;
; -3.862 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.931     ; 0.949      ;
; -3.857 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.932     ; 0.943      ;
; -3.752 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.978     ; 0.792      ;
; -3.729 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.981     ; 0.766      ;
; -3.717 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.776     ; 0.959      ;
; -3.660 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.933     ; 0.745      ;
; -3.657 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.944     ; 0.731      ;
; -3.657 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.935     ; 0.740      ;
; -3.651 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.934     ; 0.735      ;
; -3.558 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.811     ; 0.765      ;
; -3.536 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.811     ; 0.743      ;
; -3.522 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.808     ; 0.732      ;
; -3.496 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.814     ; 0.700      ;
; -3.491 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.779     ; 0.730      ;
; -3.484 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.814     ; 0.688      ;
; -0.224 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.236      ; 1.468      ;
; -0.214 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.241      ; 1.463      ;
; -0.185 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.236      ; 1.429      ;
; -0.136 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.236      ; 1.380      ;
; -0.125 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.241      ; 1.374      ;
; -0.050 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.235      ; 1.293      ;
; -0.043 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.235      ; 1.286      ;
; -0.029 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.235      ; 1.272      ;
; -0.027 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.235      ; 1.270      ;
; -0.025 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.235      ; 1.268      ;
; -0.022 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.235      ; 1.265      ;
; -0.014 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.235      ; 1.257      ;
; -0.004 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.235      ; 1.247      ;
; -0.004 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.234      ; 1.246      ;
; 0.037  ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.235      ; 1.206      ;
; 0.087  ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.236      ; 1.157      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_pc'                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                      ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.854 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -5.256     ; 1.083      ;
; -5.851 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -5.256     ; 1.080      ;
; -5.848 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -5.256     ; 1.077      ;
; -5.835 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -5.257     ; 1.063      ;
; -5.835 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -5.257     ; 1.063      ;
; -5.835 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -5.257     ; 1.063      ;
; -5.714 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -5.257     ; 0.942      ;
; -5.713 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -5.257     ; 0.941      ;
; -5.712 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -5.257     ; 0.940      ;
; -5.711 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -5.257     ; 0.939      ;
; -5.710 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -5.257     ; 0.938      ;
; -5.353 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -5.255     ; 1.083      ;
; -5.350 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -5.255     ; 1.080      ;
; -5.347 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -5.255     ; 1.077      ;
; -5.334 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -5.256     ; 1.063      ;
; -5.334 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -5.256     ; 1.063      ;
; -5.334 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -5.256     ; 1.063      ;
; -5.213 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -5.256     ; 0.942      ;
; -5.212 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -5.256     ; 0.941      ;
; -5.211 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -5.256     ; 0.940      ;
; -5.210 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -5.256     ; 0.939      ;
; -5.209 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -5.256     ; 0.938      ;
; -4.752 ; decoder:inst1|ALUC[1]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -3.002     ; 2.235      ;
; -4.626 ; decoder:inst1|ALUC[3]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -3.000     ; 2.111      ;
; -4.460 ; decoder:inst1|ALUC[2]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.542     ; 2.403      ;
; -4.251 ; decoder:inst1|ALUC[1]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -3.001     ; 2.235      ;
; -4.125 ; decoder:inst1|ALUC[3]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.999     ; 2.111      ;
; -3.959 ; decoder:inst1|ALUC[2]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.541     ; 2.403      ;
; -3.762 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[9]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.116      ; 4.853      ;
; -3.759 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[10]~_emulated ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.116      ; 4.850      ;
; -3.756 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[8]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.116      ; 4.847      ;
; -3.743 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.115      ; 4.833      ;
; -3.743 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.115      ; 4.833      ;
; -3.743 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.115      ; 4.833      ;
; -3.622 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.115      ; 4.712      ;
; -3.621 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.115      ; 4.711      ;
; -3.620 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.115      ; 4.710      ;
; -3.619 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.115      ; 4.709      ;
; -3.618 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.115      ; 4.708      ;
; -3.594 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 2.107      ; 6.412      ;
; -3.591 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 2.107      ; 6.409      ;
; -3.588 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 2.107      ; 6.406      ;
; -3.575 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 2.106      ; 6.392      ;
; -3.575 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 2.106      ; 6.392      ;
; -3.575 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 2.106      ; 6.392      ;
; -3.454 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 2.106      ; 6.271      ;
; -3.453 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 2.106      ; 6.270      ;
; -3.452 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 2.106      ; 6.269      ;
; -3.451 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 2.106      ; 6.268      ;
; -3.450 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 2.106      ; 6.267      ;
; -3.087 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 2.107      ; 6.405      ;
; -3.084 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 2.107      ; 6.402      ;
; -3.081 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 2.107      ; 6.399      ;
; -3.071 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 2.106      ; 6.388      ;
; -3.071 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 2.106      ; 6.388      ;
; -3.068 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 2.106      ; 6.385      ;
; -2.947 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 2.106      ; 6.264      ;
; -2.946 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 2.106      ; 6.263      ;
; -2.945 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 2.106      ; 6.262      ;
; -2.944 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 2.106      ; 6.261      ;
; -2.943 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 2.106      ; 6.260      ;
; -2.690 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.100     ; 3.565      ;
; -2.687 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.100     ; 3.562      ;
; -2.684 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.100     ; 3.559      ;
; -2.671 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.101     ; 3.545      ;
; -2.671 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.101     ; 3.545      ;
; -2.671 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.101     ; 3.545      ;
; -2.550 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.101     ; 3.424      ;
; -2.549 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.101     ; 3.423      ;
; -2.548 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.101     ; 3.422      ;
; -2.547 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.101     ; 3.421      ;
; -2.546 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.101     ; 3.420      ;
; -2.521 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                               ; clk_pc      ; 1.000        ; -0.014     ; 3.482      ;
; -2.465 ; fetch:inst4|PC[0]~_emulated                                                                        ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.062     ; 3.398      ;
; -2.461 ; fetch:inst4|PC[8]~_emulated                                                                        ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.062     ; 3.394      ;
; -2.391 ; fetch:inst4|PC[0]~_emulated                                                                        ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.063     ; 3.323      ;
; -2.391 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.062     ; 3.324      ;
; -2.381 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.063     ; 3.313      ;
; -2.375 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.062     ; 3.308      ;
; -2.375 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                               ; clk_pc      ; 1.000        ; -0.014     ; 3.336      ;
; -2.371 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.062     ; 3.304      ;
; -2.342 ; fetch:inst4|PC[9]~_emulated                                                                        ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.062     ; 3.275      ;
; -2.341 ; super_register_bank:inst2|Working_register[1]                                                      ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.097     ; 3.219      ;
; -2.338 ; super_register_bank:inst2|Working_register[1]                                                      ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.097     ; 3.216      ;
; -2.335 ; super_register_bank:inst2|Working_register[1]                                                      ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.097     ; 3.213      ;
; -2.332 ; fetch:inst4|PC[2]~_emulated                                                                        ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.062     ; 3.265      ;
; -2.329 ; fetch:inst4|PC[0]~_emulated                                                                        ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.063     ; 3.261      ;
; -2.323 ; super_register_bank:inst2|Working_register[11]                                                     ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.100     ; 3.198      ;
; -2.322 ; super_register_bank:inst2|Working_register[1]                                                      ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.098     ; 3.199      ;
; -2.322 ; super_register_bank:inst2|Working_register[1]                                                      ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.098     ; 3.199      ;
; -2.322 ; super_register_bank:inst2|Working_register[1]                                                      ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.098     ; 3.199      ;
; -2.321 ; fetch:inst4|PC[0]~_emulated                                                                        ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.062     ; 3.254      ;
; -2.320 ; super_register_bank:inst2|Working_register[11]                                                     ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.100     ; 3.195      ;
; -2.319 ; fetch:inst4|PC[0]~_emulated                                                                        ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.062     ; 3.252      ;
; -2.317 ; super_register_bank:inst2|Working_register[11]                                                     ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.100     ; 3.192      ;
; -2.316 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.063     ; 3.248      ;
; -2.315 ; fetch:inst4|PC[8]~_emulated                                                                        ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.062     ; 3.248      ;
; -2.304 ; super_register_bank:inst2|Working_register[11]                                                     ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.101     ; 3.178      ;
; -2.304 ; super_register_bank:inst2|Working_register[11]                                                     ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.101     ; 3.178      ;
; -2.304 ; super_register_bank:inst2|Working_register[11]                                                     ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.101     ; 3.178      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg'                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                ; Launch Clock                                                                                       ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.804 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MW       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.935      ; 10.222     ;
; -5.327 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MW       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.912      ; 10.222     ;
; -5.253 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|KMux     ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.719      ; 9.780      ;
; -5.094 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.717      ; 9.433      ;
; -4.832 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.713      ; 9.235      ;
; -4.776 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|KMux     ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.696      ; 9.780      ;
; -4.617 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.694      ; 9.433      ;
; -4.485 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.111      ; 6.283      ;
; -4.355 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.690      ; 9.235      ;
; -4.234 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.765      ; 8.681      ;
; -4.208 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.553      ; 6.430      ;
; -4.205 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.765      ; 8.623      ;
; -4.174 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.764      ; 8.650      ;
; -4.163 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Type[6]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.724      ; 8.767      ;
; -4.081 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.762      ; 8.501      ;
; -4.060 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.763      ; 8.517      ;
; -4.008 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.088      ; 6.283      ;
; -3.971 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.551      ; 6.341      ;
; -3.825 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.765      ; 8.238      ;
; -3.757 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.742      ; 8.681      ;
; -3.731 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.530      ; 6.430      ;
; -3.728 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.742      ; 8.623      ;
; -3.697 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.741      ; 8.650      ;
; -3.686 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Type[6]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.701      ; 8.767      ;
; -3.604 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.739      ; 8.501      ;
; -3.583 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.740      ; 8.517      ;
; -3.494 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.528      ; 6.341      ;
; -3.391 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MR       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.860      ; 7.850      ;
; -3.348 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.742      ; 8.238      ;
; -2.972 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.685      ; 9.515      ;
; -2.942 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.708      ; 9.508      ;
; -2.914 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MR       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.837      ; 7.850      ;
; -2.765 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.687      ; 9.496      ;
; -2.742 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.710      ; 9.496      ;
; -2.682 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.681      ; 9.289      ;
; -2.659 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.704      ; 9.289      ;
; -2.657 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.903      ; 9.279      ;
; -2.634 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.926      ; 9.279      ;
; -2.562 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.733      ; 9.184      ;
; -2.539 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.756      ; 9.184      ;
; -2.531 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.732      ; 9.211      ;
; -2.508 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.755      ; 9.211      ;
; -2.465 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.685      ; 9.508      ;
; -2.449 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.708      ; 9.515      ;
; -2.438 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.730      ; 9.062      ;
; -2.417 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.731      ; 9.078      ;
; -2.415 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.753      ; 9.062      ;
; -2.396 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.079      ; 6.398      ;
; -2.394 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.754      ; 9.078      ;
; -2.378 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.733      ; 9.029      ;
; -2.373 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.102      ; 6.398      ;
; -2.355 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.756      ; 9.029      ;
; -2.265 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.687      ; 9.496      ;
; -2.242 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.710      ; 9.496      ;
; -2.189 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.692      ; 8.997      ;
; -2.185 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.733      ; 8.802      ;
; -2.182 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.681      ; 9.289      ;
; -2.166 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.715      ; 8.997      ;
; -2.159 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.704      ; 9.289      ;
; -2.157 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.903      ; 9.279      ;
; -2.155 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.756      ; 8.795      ;
; -2.134 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.926      ; 9.279      ;
; -2.120 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.828      ; 8.783      ;
; -2.097 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.851      ; 8.783      ;
; -2.062 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.733      ; 9.184      ;
; -2.039 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.756      ; 9.184      ;
; -2.031 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.732      ; 9.211      ;
; -2.008 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.755      ; 9.211      ;
; -1.938 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.730      ; 9.062      ;
; -1.934 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.521      ; 6.360      ;
; -1.917 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.731      ; 9.078      ;
; -1.915 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.753      ; 9.062      ;
; -1.911 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.544      ; 6.360      ;
; -1.896 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.079      ; 6.398      ;
; -1.894 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.754      ; 9.078      ;
; -1.878 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.733      ; 9.029      ;
; -1.873 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.102      ; 6.398      ;
; -1.855 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.756      ; 9.029      ;
; -1.849 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.519      ; 6.423      ;
; -1.819 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.542      ; 6.416      ;
; -1.689 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.692      ; 8.997      ;
; -1.678 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.733      ; 8.795      ;
; -1.666 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.715      ; 8.997      ;
; -1.662 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.756      ; 8.802      ;
; -1.620 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.828      ; 8.783      ;
; -1.597 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.851      ; 8.783      ;
; -1.434 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.521      ; 6.360      ;
; -1.411 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.544      ; 6.360      ;
; -1.342 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.519      ; 6.416      ;
; -1.326 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.542      ; 6.423      ;
; -1.139 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.165      ; 5.682      ;
; -0.998 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.120      ; 5.476      ;
; 0.875  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.961      ; 5.194      ;
; 1.077  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.120      ; 4.860      ;
; 1.209  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.989      ; 4.887      ;
; 1.227  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.112      ; 4.976      ;
; 1.228  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.995      ; 4.855      ;
; 1.234  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.996      ; 4.850      ;
; 1.236  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.110      ; 4.965      ;
; 1.375  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 5.961      ; 5.194      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'nRST'                                                                             ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; -2.049 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.500        ; 2.057      ; 3.808      ;
; -1.510 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 1.000        ; 2.057      ; 3.769      ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_rom'                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.803 ; fetch:inst4|PC[4]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.224      ; 3.035      ;
; -1.801 ; fetch:inst4|PC[2]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.224      ; 3.033      ;
; -1.799 ; fetch:inst4|PC[0]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.224      ; 3.031      ;
; -1.718 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 2.415      ; 4.641      ;
; -1.672 ; fetch:inst4|PC[6]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.225      ; 2.905      ;
; -1.659 ; fetch:inst4|PC[10]~1                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.294      ; 2.961      ;
; -1.641 ; fetch:inst4|PC[2]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.262     ; 2.387      ;
; -1.633 ; fetch:inst4|PC[1]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.224      ; 2.865      ;
; -1.613 ; fetch:inst4|PC[7]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.225      ; 2.846      ;
; -1.609 ; fetch:inst4|PC[1]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.262     ; 2.355      ;
; -1.545 ; fetch:inst4|PC[3]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.225      ; 2.778      ;
; -1.514 ; fetch:inst4|PC[5]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.224      ; 2.746      ;
; -1.487 ; fetch:inst4|PC[4]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.262     ; 2.233      ;
; -1.487 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; nRST         ; clk_rom     ; 0.500        ; 2.415      ; 4.410      ;
; -1.454 ; fetch:inst4|PC[5]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.262     ; 2.200      ;
; -1.446 ; fetch:inst4|PC[0]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.262     ; 2.192      ;
; -1.407 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 2.415      ; 4.330      ;
; -1.399 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 1.929      ; 3.836      ;
; -1.395 ; fetch:inst4|PC[6]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.261     ; 2.142      ;
; -1.354 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; nRST         ; clk_rom     ; 0.500        ; 1.929      ; 3.791      ;
; -1.349 ; fetch:inst4|PC[7]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.261     ; 2.096      ;
; -1.339 ; fetch:inst4|PC[10]~1                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; -0.192     ; 2.155      ;
; -1.317 ; fetch:inst4|PC[3]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.261     ; 2.064      ;
; -1.305 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; clk_rom      ; clk_rom     ; 1.000        ; 0.247      ; 2.580      ;
; -1.305 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_rom      ; clk_rom     ; 1.000        ; 0.247      ; 2.580      ;
; -1.227 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store                    ; nRST         ; clk_rom     ; 0.500        ; 2.106      ; 3.808      ;
; -1.188 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; clk_rom      ; clk_rom     ; 1.000        ; -0.261     ; 1.955      ;
; -1.188 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_rom      ; clk_rom     ; 1.000        ; -0.261     ; 1.955      ;
; -1.174 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 2.415      ; 4.597      ;
; -1.126 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 1.929      ; 3.563      ;
; -0.908 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; nRST         ; clk_rom     ; 1.000        ; 2.415      ; 4.331      ;
; -0.852 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 1.929      ; 3.789      ;
; -0.778 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 2.415      ; 4.201      ;
; -0.766 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; nRST         ; clk_rom     ; 1.000        ; 1.929      ; 3.703      ;
; -0.613 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store                    ; nRST         ; clk_rom     ; 1.000        ; 2.106      ; 3.694      ;
; -0.485 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 1.929      ; 3.422      ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                ; Launch Clock                                                                                       ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.200 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.404      ; 5.430      ;
; -2.199 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.403      ; 5.430      ;
; -2.127 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.417      ; 4.516      ;
; -2.054 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.381      ; 4.553      ;
; -1.915 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.372      ; 4.683      ;
; -1.910 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.370      ; 4.686      ;
; -1.870 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.251      ; 4.607      ;
; -1.866 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.251      ; 4.611      ;
; -1.858 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.406      ; 5.774      ;
; -1.857 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.405      ; 5.774      ;
; -1.843 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.245      ; 4.628      ;
; -1.720 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.404      ; 5.430      ;
; -1.719 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.403      ; 5.430      ;
; -1.647 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.417      ; 4.516      ;
; -1.574 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.381      ; 4.553      ;
; -1.511 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.216      ; 4.931      ;
; -1.435 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.372      ; 4.683      ;
; -1.430 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.370      ; 4.686      ;
; -1.390 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.251      ; 4.607      ;
; -1.386 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.251      ; 4.611      ;
; -1.378 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.406      ; 5.774      ;
; -1.377 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.405      ; 5.774      ;
; -1.363 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.245      ; 4.628      ;
; -1.031 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.216      ; 4.931      ;
; -0.125 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.406      ; 7.507      ;
; -0.124 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.405      ; 7.507      ;
; 0.325  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.476      ; 5.831      ;
; 0.332  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.589      ; 8.147      ;
; 0.333  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.588      ; 8.147      ;
; 0.355  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.406      ; 7.507      ;
; 0.356  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.405      ; 7.507      ;
; 0.374  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.476      ; 5.880      ;
; 0.401  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.355      ; 7.982      ;
; 0.406  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.356      ; 7.988      ;
; 0.440  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.426      ; 5.896      ;
; 0.459  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.475      ; 5.964      ;
; 0.535  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.099      ; 5.860      ;
; 0.540  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.100      ; 5.866      ;
; 0.554  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.102      ; 5.882      ;
; 0.555  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.101      ; 5.882      ;
; 0.565  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Type[6]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.433      ; 6.028      ;
; 0.575  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.505      ; 8.306      ;
; 0.576  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.504      ; 8.306      ;
; 0.591  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.473      ; 6.094      ;
; 0.610  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.642      ; 5.478      ;
; 0.611  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.641      ; 5.478      ;
; 0.658  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.421      ; 6.109      ;
; 0.669  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.474      ; 6.173      ;
; 0.724  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.442      ; 5.196      ;
; 0.757  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.489      ; 5.276      ;
; 0.770  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|KMux     ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.428      ; 6.228      ;
; 0.797  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.476      ; 6.303      ;
; 0.806  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.362      ; 8.394      ;
; 0.811  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.363      ; 8.400      ;
; 0.812  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.589      ; 8.147      ;
; 0.813  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.588      ; 8.147      ;
; 0.824  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.477      ; 5.831      ;
; 0.827  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.350      ; 8.403      ;
; 0.832  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.351      ; 8.409      ;
; 0.832  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.358      ; 8.416      ;
; 0.833  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.357      ; 8.416      ;
; 0.838  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.402      ; 8.466      ;
; 0.843  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.403      ; 8.472      ;
; 0.873  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.477      ; 5.880      ;
; 0.874  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MR       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.575      ; 6.479      ;
; 0.880  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.356      ; 7.982      ;
; 0.887  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.355      ; 7.988      ;
; 0.939  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.427      ; 5.896      ;
; 0.947  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.405      ; 8.578      ;
; 0.952  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.406      ; 8.584      ;
; 0.958  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.476      ; 5.964      ;
; 1.014  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.100      ; 5.860      ;
; 1.021  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.099      ; 5.866      ;
; 1.028  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.404      ; 8.658      ;
; 1.033  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 7.405      ; 8.664      ;
; 1.034  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.102      ; 5.882      ;
; 1.035  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.101      ; 5.882      ;
; 1.055  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.505      ; 8.306      ;
; 1.056  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.504      ; 8.306      ;
; 1.064  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Type[6]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.434      ; 6.028      ;
; 1.090  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.474      ; 6.094      ;
; 1.090  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.642      ; 5.478      ;
; 1.091  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.641      ; 5.478      ;
; 1.157  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.422      ; 6.109      ;
; 1.168  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.475      ; 6.173      ;
; 1.269  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|KMux     ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.429      ; 6.228      ;
; 1.285  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.363      ; 8.394      ;
; 1.292  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.362      ; 8.400      ;
; 1.296  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.477      ; 6.303      ;
; 1.306  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.351      ; 8.403      ;
; 1.312  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.358      ; 8.416      ;
; 1.313  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.350      ; 8.409      ;
; 1.313  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.357      ; 8.416      ;
; 1.317  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.403      ; 8.466      ;
; 1.324  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.402      ; 8.472      ;
; 1.373  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MR       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.576      ; 6.479      ;
; 1.399  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.712      ; 4.141      ;
; 1.426  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.406      ; 8.578      ;
; 1.433  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.405      ; 8.584      ;
; 1.507  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 7.405      ; 8.658      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                                 ;
+--------+------------------------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.824 ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.898      ; 3.074      ;
; -0.511 ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.899      ; 3.388      ;
; -0.406 ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.899      ; 3.493      ;
; -0.317 ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.898      ; 3.101      ;
; 0.029  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.891      ; 3.920      ;
; 0.048  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.894      ; 3.942      ;
; 0.064  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.899      ; 3.483      ;
; 0.102  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.899      ; 3.521      ;
; 0.116  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.913      ; 4.029      ;
; 0.310  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.350      ; 1.660      ;
; 0.332  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 4.206      ; 4.538      ;
; 0.491  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.912      ; 4.403      ;
; 0.538  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.897      ; 4.435      ;
; 0.559  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.891      ; 3.970      ;
; 0.562  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.894      ; 3.976      ;
; 0.572  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.894      ; 4.466      ;
; 0.641  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.910      ; 4.551      ;
; 0.650  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.903      ; 4.553      ;
; 0.669  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.913      ; 4.102      ;
; 0.692  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.892      ; 4.584      ;
; 0.741  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.905      ; 4.646      ;
; 0.778  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.350      ; 1.648      ;
; 0.852  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.906      ; 4.758      ;
; 0.859  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.907      ; 4.766      ;
; 0.863  ; constant_reg:inst6|k_out[4]                    ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.780      ; 2.673      ;
; 0.875  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 4.206      ; 4.601      ;
; 0.875  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[0]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.793      ; 2.698      ;
; 1.026  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.912      ; 4.458      ;
; 1.040  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.897      ; 4.457      ;
; 1.099  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.894      ; 4.513      ;
; 1.135  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.903      ; 4.558      ;
; 1.140  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.910      ; 4.570      ;
; 1.210  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.905      ; 4.635      ;
; 1.230  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.892      ; 4.642      ;
; 1.353  ; super_register_bank:inst2|r0[3]                ; ALU:inst5|z[3]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.779      ; 3.162      ;
; 1.372  ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.776      ; 3.178      ;
; 1.410  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.907      ; 4.837      ;
; 1.433  ; decoder:inst1|ALUC[0]                          ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.906      ; 4.859      ;
; 1.453  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.779      ; 3.262      ;
; 1.470  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.779      ; 3.279      ;
; 1.479  ; constant_reg:inst6|k_out[12]                   ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.778      ; 3.287      ;
; 1.579  ; constant_reg:inst6|k_out[11]                   ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.427      ; 3.036      ;
; 1.660  ; constant_reg:inst6|k_out[7]                    ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.776      ; 3.466      ;
; 1.675  ; constant_reg:inst6|k_out[10]                   ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.735      ; 3.440      ;
; 1.694  ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.427      ; 3.151      ;
; 1.707  ; constant_reg:inst6|k_out[11]                   ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.426      ; 3.163      ;
; 1.708  ; constant_reg:inst6|k_out[14]                   ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.793      ; 3.531      ;
; 1.712  ; carry_block:inst8|cy                           ; ALU:inst5|z[4]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.799      ; 3.541      ;
; 1.724  ; constant_reg:inst6|k_out[10]                   ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.426      ; 3.180      ;
; 1.803  ; carry_block:inst8|cy                           ; ALU:inst5|z[8]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.803      ; 3.636      ;
; 1.804  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.783      ; 3.617      ;
; 1.821  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.783      ; 3.634      ;
; 1.832  ; constant_reg:inst6|k_out[9]                    ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.435      ; 3.297      ;
; 1.838  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.774      ; 3.642      ;
; 1.860  ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.785      ; 3.675      ;
; 1.863  ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.788      ; 3.681      ;
; 1.868  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.774      ; 3.672      ;
; 1.872  ; constant_reg:inst6|k_out[7]                    ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.785      ; 3.687      ;
; 1.892  ; carry_block:inst8|cy                           ; ALU:inst5|z[6]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.806      ; 3.728      ;
; 1.898  ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.776      ; 3.704      ;
; 1.904  ; constant_reg:inst6|k_out[8]                    ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.433      ; 3.367      ;
; 1.916  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.777      ; 3.723      ;
; 1.933  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.777      ; 3.740      ;
; 1.937  ; super_register_bank:inst2|r0[12]               ; ALU:inst5|z[12]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.775      ; 3.742      ;
; 1.942  ; constant_reg:inst6|k_out[9]                    ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.427      ; 3.399      ;
; 1.943  ; constant_reg:inst6|k_out[14]                   ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.791      ; 3.764      ;
; 1.952  ; constant_reg:inst6|k_out[5]                    ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 3.769      ;
; 1.953  ; super_register_bank:inst2|r0[4]                ; ALU:inst5|z[4]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.779      ; 3.762      ;
; 1.972  ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.779      ; 3.781      ;
; 1.974  ; carry_block:inst8|cy                           ; ALU:inst5|z[9]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.805      ; 3.809      ;
; 1.978  ; constant_reg:inst6|k_out[5]                    ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.783      ; 3.791      ;
; 1.980  ; super_register_bank:inst2|r19[0]               ; ALU:inst5|z[0]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.793      ; 3.803      ;
; 1.983  ; super_register_bank:inst2|r0[7]                ; ALU:inst5|z[7]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.774      ; 3.787      ;
; 1.984  ; constant_reg:inst6|k_out[7]                    ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.779      ; 3.793      ;
; 1.986  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.786      ; 3.802      ;
; 1.995  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[1]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.772      ; 3.797      ;
; 2.003  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.786      ; 3.819      ;
; 2.011  ; carry_block:inst8|cy                           ; ALU:inst5|z[11]  ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.798      ; 3.839      ;
; 2.013  ; carry_block:inst8|cy                           ; ALU:inst5|z[5]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.807      ; 3.850      ;
; 2.024  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 3.841      ;
; 2.025  ; super_register_bank:inst2|r0[3]                ; ALU:inst5|z[4]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.779      ; 3.834      ;
; 2.027  ; super_register_bank:inst2|r0[8]                ; ALU:inst5|z[8]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.783      ; 3.840      ;
; 2.031  ; constant_reg:inst6|k_out[13]                   ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.420      ; 3.481      ;
; 2.037  ; constant_reg:inst6|k_out[5]                    ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.774      ; 3.841      ;
; 2.040  ; carry_block:inst8|cy                           ; ALU:inst5|z[10]  ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 2.106      ; 4.176      ;
; 2.045  ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.431      ; 3.506      ;
; 2.046  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 2.086      ; 4.162      ;
; 2.051  ; super_register_bank:inst2|r0[11]               ; ALU:inst5|z[11]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.776      ; 3.857      ;
; 2.052  ; constant_reg:inst6|k_out[1]                    ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.785      ; 3.867      ;
; 2.054  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.787      ; 3.871      ;
; 2.058  ; constant_reg:inst6|k_out[2]                    ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.781      ; 3.869      ;
; 2.063  ; carry_block:inst8|cy                           ; ALU:inst5|z[12]  ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.797      ; 3.890      ;
; 2.063  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 2.086      ; 4.179      ;
; 2.072  ; constant_reg:inst6|k_out[9]                    ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.736      ; 3.838      ;
; 2.073  ; super_register_bank:inst2|Working_register[11] ; ALU:inst5|z[11]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.776      ; 3.879      ;
; 2.082  ; constant_reg:inst6|k_out[0]                    ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.785      ; 3.897      ;
; 2.083  ; constant_reg:inst6|k_out[3]                    ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.422      ; 3.535      ;
; 2.090  ; constant_reg:inst6|k_out[5]                    ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.777      ; 3.897      ;
; 2.097  ; carry_block:inst8|cy                           ; ALU:inst5|z[7]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.794      ; 3.921      ;
; 2.102  ; constant_reg:inst6|k_out[6]                    ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 2.088      ; 4.220      ;
+--------+------------------------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_pc'                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                      ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.358 ; carry_block:inst8|cy                                                                               ; carry_block:inst8|cy         ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.062      ; 0.577      ;
; 0.432 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.133      ; 0.762      ;
; 0.436 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.133      ; 0.766      ;
; 0.437 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.133      ; 0.767      ;
; 0.451 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.134      ; 0.782      ;
; 0.452 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.134      ; 0.783      ;
; 0.538 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.134      ; 0.869      ;
; 0.616 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.134      ; 0.947      ;
; 0.625 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.134      ; 0.956      ;
; 0.679 ; ALU:inst5|cy_out                                                                                   ; carry_block:inst8|cy         ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.888      ; 1.254      ;
; 0.803 ; clk_pc                                                                                             ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 2.191      ; 3.151      ;
; 0.857 ; clk_pc                                                                                             ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 2.191      ; 3.205      ;
; 0.872 ; decoder:inst1|ALUC[0]                                                                              ; carry_block:inst8|cy         ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; 0.000        ; 2.184      ; 3.243      ;
; 0.980 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 2.190      ; 3.583      ;
; 1.006 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 2.190      ; 3.609      ;
; 1.010 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 2.190      ; 3.613      ;
; 1.058 ; clk_pc                                                                                             ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 2.191      ; 3.406      ;
; 1.068 ; clk_pc                                                                                             ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 2.191      ; 3.416      ;
; 1.072 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 2.191      ; 3.676      ;
; 1.102 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 2.191      ; 3.706      ;
; 1.109 ; clk_pc                                                                                             ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 2.190      ; 3.456      ;
; 1.112 ; clk_pc                                                                                             ; fetch:inst4|PC[0]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 2.191      ; 3.460      ;
; 1.112 ; clk_pc                                                                                             ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 2.191      ; 3.460      ;
; 1.112 ; clk_pc                                                                                             ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 2.190      ; 3.459      ;
; 1.117 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 2.191      ; 3.721      ;
; 1.124 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 2.191      ; 3.728      ;
; 1.124 ; clk_pc                                                                                             ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 2.191      ; 3.472      ;
; 1.135 ; clk_pc                                                                                             ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 2.191      ; 3.483      ;
; 1.180 ; nRST                                                                                               ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 2.191      ; 3.568      ;
; 1.207 ; clk_pc                                                                                             ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 2.190      ; 3.554      ;
; 1.227 ; nRST                                                                                               ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 2.190      ; 3.614      ;
; 1.289 ; nRST                                                                                               ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 2.191      ; 3.677      ;
; 1.311 ; nRST                                                                                               ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 2.191      ; 3.699      ;
; 1.314 ; nRST                                                                                               ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 2.191      ; 3.702      ;
; 1.333 ; nRST                                                                                               ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 2.190      ; 3.720      ;
; 1.337 ; nRST                                                                                               ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                               ; clk_pc      ; 0.000        ; 2.191      ; 3.725      ;
; 1.390 ; decoder:inst1|ALUC[0]                                                                              ; carry_block:inst8|cy         ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 2.184      ; 3.261      ;
; 1.403 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 2.191      ; 4.007      ;
; 1.438 ; nRST                                                                                               ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 2.191      ; 3.826      ;
; 1.449 ; nRST                                                                                               ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 2.191      ; 3.837      ;
; 1.455 ; clk_pc                                                                                             ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 2.191      ; 3.323      ;
; 1.460 ; nRST                                                                                               ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 2.191      ; 3.848      ;
; 1.462 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[1]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.895      ; 2.044      ;
; 1.463 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[2]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.895      ; 2.045      ;
; 1.463 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[5]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.895      ; 2.045      ;
; 1.465 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[4]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.895      ; 2.047      ;
; 1.466 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[0]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.895      ; 2.048      ;
; 1.471 ; nRST                                                                                               ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 2.190      ; 3.858      ;
; 1.480 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 2.190      ; 3.583      ;
; 1.489 ; clk_pc                                                                                             ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 2.191      ; 3.357      ;
; 1.506 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 2.190      ; 3.609      ;
; 1.510 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 2.190      ; 3.613      ;
; 1.543 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.134      ; 1.874      ;
; 1.554 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.134      ; 1.885      ;
; 1.555 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.134      ; 1.886      ;
; 1.572 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 2.191      ; 3.676      ;
; 1.598 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[3]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.894      ; 2.179      ;
; 1.601 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[7]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.894      ; 2.182      ;
; 1.601 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[6]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.894      ; 2.182      ;
; 1.602 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 2.191      ; 3.706      ;
; 1.606 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[8]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.895      ; 2.188      ;
; 1.611 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[10]~_emulated ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.895      ; 2.193      ;
; 1.612 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[9]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.895      ; 2.194      ;
; 1.617 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 2.191      ; 3.721      ;
; 1.624 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 2.191      ; 3.728      ;
; 1.682 ; clk_pc                                                                                             ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 2.191      ; 3.550      ;
; 1.714 ; clk_pc                                                                                             ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 2.190      ; 3.581      ;
; 1.716 ; clk_pc                                                                                             ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 2.191      ; 3.584      ;
; 1.730 ; clk_pc                                                                                             ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 2.191      ; 3.598      ;
; 1.735 ; clk_pc                                                                                             ; fetch:inst4|PC[0]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 2.191      ; 3.603      ;
; 1.747 ; clk_pc                                                                                             ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 2.190      ; 3.614      ;
; 1.749 ; clk_pc                                                                                             ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 2.191      ; 3.617      ;
; 1.755 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.069      ; 2.021      ;
; 1.756 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.069      ; 2.022      ;
; 1.756 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.069      ; 2.022      ;
; 1.758 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.069      ; 2.024      ;
; 1.759 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.069      ; 2.025      ;
; 1.767 ; clk_pc                                                                                             ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 2.191      ; 3.635      ;
; 1.822 ; clk_pc                                                                                             ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 2.190      ; 3.689      ;
; 1.849 ; nRST                                                                                               ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                               ; clk_pc      ; -0.500       ; 2.191      ; 3.737      ;
; 1.876 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.071      ; 2.144      ;
; 1.877 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.071      ; 2.145      ;
; 1.877 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.071      ; 2.145      ;
; 1.879 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.071      ; 2.147      ;
; 1.880 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.071      ; 2.148      ;
; 1.886 ; nRST                                                                                               ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                               ; clk_pc      ; -0.500       ; 2.190      ; 3.773      ;
; 1.891 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.068      ; 2.156      ;
; 1.894 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.068      ; 2.159      ;
; 1.894 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.068      ; 2.159      ;
; 1.899 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.069      ; 2.165      ;
; 1.904 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.069      ; 2.170      ;
; 1.905 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.069      ; 2.171      ;
; 1.909 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 2.191      ; 4.013      ;
; 1.924 ; nRST                                                                                               ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                               ; clk_pc      ; -0.500       ; 2.191      ; 3.812      ;
; 1.946 ; nRST                                                                                               ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                               ; clk_pc      ; -0.500       ; 2.191      ; 3.834      ;
; 1.949 ; nRST                                                                                               ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                               ; clk_pc      ; -0.500       ; 2.191      ; 3.837      ;
; 1.961 ; fetch:inst4|PC[3]~_emulated                                                                        ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.062      ; 2.180      ;
; 1.997 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.070      ; 2.264      ;
; 1.997 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.070      ; 2.264      ;
; 1.997 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.070      ; 2.264      ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_ram'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.454 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.404      ; 1.085      ;
; 0.487 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.403      ; 1.117      ;
; 0.513 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.403      ; 1.143      ;
; 0.528 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.402      ; 1.157      ;
; 0.529 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.403      ; 1.159      ;
; 0.532 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.403      ; 1.162      ;
; 0.541 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.403      ; 1.171      ;
; 0.541 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.403      ; 1.171      ;
; 0.550 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.403      ; 1.180      ;
; 0.555 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.403      ; 1.185      ;
; 0.555 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.403      ; 1.185      ;
; 0.658 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.408      ; 1.293      ;
; 0.660 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.404      ; 1.291      ;
; 0.702 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.404      ; 1.333      ;
; 0.736 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.408      ; 1.371      ;
; 0.751 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.404      ; 1.382      ;
; 3.903 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.440     ; 0.680      ;
; 3.905 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.475     ; 0.647      ;
; 3.911 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.468     ; 0.660      ;
; 3.918 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.474     ; 0.661      ;
; 3.954 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.472     ; 0.699      ;
; 3.965 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.471     ; 0.711      ;
; 4.058 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.589     ; 0.686      ;
; 4.060 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.590     ; 0.687      ;
; 4.066 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.591     ; 0.692      ;
; 4.068 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.599     ; 0.686      ;
; 4.110 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.635     ; 0.692      ;
; 4.115 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.437     ; 0.895      ;
; 4.130 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.632     ; 0.715      ;
; 4.267 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.587     ; 0.897      ;
; 4.268 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.588     ; 0.897      ;
; 4.293 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.586     ; 0.924      ;
; 4.312 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.634     ; 0.895      ;
; 4.346 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.631     ; 0.932      ;
; 4.346 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.596     ; 0.967      ;
; 4.427 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.465     ; 1.179      ;
; 5.151 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -4.304     ; 1.064      ;
; 5.206 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -4.307     ; 1.116      ;
; 5.249 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -4.382     ; 1.084      ;
; 5.496 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -4.379     ; 1.334      ;
; 5.674 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; -0.500       ; -4.327     ; 1.064      ;
; 5.729 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; -0.500       ; -4.330     ; 1.116      ;
; 5.772 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; -0.500       ; -4.405     ; 1.084      ;
; 6.019 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; -0.500       ; -4.402     ; 1.334      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                      ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.748 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.570      ; 3.731      ;
; 0.751 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.570      ; 3.734      ;
; 1.101 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.570      ; 4.084      ;
; 1.138 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.571      ; 4.122      ;
; 1.179 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.205      ; 3.797      ;
; 1.248 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.570      ; 3.731      ;
; 1.251 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.570      ; 3.734      ;
; 1.407 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.204      ; 4.024      ;
; 1.447 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.205      ; 4.065      ;
; 1.482 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.570      ; 4.465      ;
; 1.531 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.570      ; 4.514      ;
; 1.559 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.204      ; 4.176      ;
; 1.601 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.570      ; 4.084      ;
; 1.638 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.571      ; 4.122      ;
; 1.679 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.205      ; 3.797      ;
; 1.691 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.570      ; 4.674      ;
; 1.758 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.202      ; 4.373      ;
; 1.823 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.205      ; 4.441      ;
; 1.874 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.204      ; 4.491      ;
; 1.907 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.204      ; 4.024      ;
; 1.921 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.202      ; 4.536      ;
; 1.923 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.202      ; 4.538      ;
; 1.947 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.205      ; 4.065      ;
; 1.982 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.570      ; 4.465      ;
; 2.031 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.570      ; 4.514      ;
; 2.059 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.204      ; 4.176      ;
; 2.191 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.570      ; 4.674      ;
; 2.258 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.202      ; 4.373      ;
; 2.323 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.205      ; 4.441      ;
; 2.379 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.204      ; 4.496      ;
; 2.421 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.202      ; 4.536      ;
; 2.423 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.202      ; 4.538      ;
; 4.129 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.641      ; 4.967      ;
; 4.129 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.641      ; 4.967      ;
; 4.211 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.641      ; 5.049      ;
; 4.211 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.641      ; 5.049      ;
; 4.211 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.641      ; 5.049      ;
; 4.211 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.641      ; 5.049      ;
; 4.216 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.273      ; 4.686      ;
; 4.216 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.273      ; 4.686      ;
; 4.259 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.642      ; 5.098      ;
; 4.560 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.273      ; 5.030      ;
; 4.584 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.275      ; 5.056      ;
; 4.584 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.275      ; 5.056      ;
; 4.657 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.276      ; 5.130      ;
; 4.678 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.276      ; 5.151      ;
; 4.678 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.276      ; 5.151      ;
; 4.822 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.275      ; 5.294      ;
; 5.600 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.117     ; 1.670      ;
; 5.600 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.117     ; 1.670      ;
; 5.674 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.485     ; 1.376      ;
; 5.674 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.485     ; 1.376      ;
; 5.681 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.117     ; 1.751      ;
; 5.681 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.117     ; 1.751      ;
; 5.681 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.117     ; 1.751      ;
; 5.681 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.117     ; 1.751      ;
; 5.724 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.116     ; 1.795      ;
; 6.022 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.485     ; 1.724      ;
; 6.055 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.483     ; 1.759      ;
; 6.055 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.483     ; 1.759      ;
; 6.119 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.482     ; 1.824      ;
; 6.123 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.140     ; 1.670      ;
; 6.123 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.140     ; 1.670      ;
; 6.125 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.482     ; 1.830      ;
; 6.125 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.482     ; 1.830      ;
; 6.197 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.508     ; 1.376      ;
; 6.197 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.508     ; 1.376      ;
; 6.204 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.140     ; 1.751      ;
; 6.204 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.140     ; 1.751      ;
; 6.204 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.140     ; 1.751      ;
; 6.204 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.140     ; 1.751      ;
; 6.247 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.139     ; 1.795      ;
; 6.301 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -4.483     ; 2.005      ;
; 6.545 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.508     ; 1.724      ;
; 6.578 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.506     ; 1.759      ;
; 6.578 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.506     ; 1.759      ;
; 6.642 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.505     ; 1.824      ;
; 6.648 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.505     ; 1.830      ;
; 6.648 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.505     ; 1.830      ;
; 6.824 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -4.506     ; 2.005      ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_rom'                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.865 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 1.991      ; 3.083      ;
; 0.979 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 2.498      ; 3.704      ;
; 1.092 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; nRST         ; clk_rom     ; 0.000        ; 1.991      ; 3.310      ;
; 1.111 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 1.991      ; 3.329      ;
; 1.179 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store                    ; nRST         ; clk_rom     ; 0.000        ; 2.190      ; 3.566      ;
; 1.255 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 2.498      ; 3.980      ;
; 1.282 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; nRST         ; clk_rom     ; 0.000        ; 2.498      ; 4.007      ;
; 1.458 ; fetch:inst4|PC[10]~1                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; -0.066     ; 1.619      ;
; 1.520 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 1.991      ; 3.238      ;
; 1.637 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 2.498      ; 3.862      ;
; 1.641 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; clk_rom      ; clk_rom     ; 0.000        ; -0.115     ; 1.713      ;
; 1.641 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_rom      ; clk_rom     ; 0.000        ; -0.115     ; 1.713      ;
; 1.660 ; fetch:inst4|PC[10]~1                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.441      ; 2.328      ;
; 1.717 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 1.991      ; 3.435      ;
; 1.717 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; nRST         ; clk_rom     ; -0.500       ; 1.991      ; 3.435      ;
; 1.751 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; clk_rom      ; clk_rom     ; 0.000        ; 0.370      ; 2.308      ;
; 1.751 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_rom      ; clk_rom     ; 0.000        ; 0.370      ; 2.308      ;
; 1.787 ; fetch:inst4|PC[7]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.115     ; 1.899      ;
; 1.795 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store                    ; nRST         ; clk_rom     ; -0.500       ; 2.190      ; 3.682      ;
; 1.805 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 2.498      ; 4.030      ;
; 1.805 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; nRST         ; clk_rom     ; -0.500       ; 2.498      ; 4.030      ;
; 1.807 ; fetch:inst4|PC[3]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.115     ; 1.919      ;
; 1.870 ; fetch:inst4|PC[6]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.115     ; 1.982      ;
; 1.888 ; fetch:inst4|PC[0]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.115     ; 2.000      ;
; 1.952 ; fetch:inst4|PC[3]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.392      ; 2.571      ;
; 1.956 ; fetch:inst4|PC[5]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.115     ; 2.068      ;
; 1.964 ; fetch:inst4|PC[5]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.392      ; 2.583      ;
; 1.979 ; fetch:inst4|PC[4]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.115     ; 2.091      ;
; 1.989 ; fetch:inst4|PC[7]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.392      ; 2.608      ;
; 2.027 ; fetch:inst4|PC[1]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.392      ; 2.646      ;
; 2.045 ; fetch:inst4|PC[1]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.115     ; 2.157      ;
; 2.058 ; fetch:inst4|PC[2]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.115     ; 2.170      ;
; 2.096 ; fetch:inst4|PC[6]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.392      ; 2.715      ;
; 2.186 ; fetch:inst4|PC[0]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.392      ; 2.805      ;
; 2.189 ; fetch:inst4|PC[2]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.392      ; 2.808      ;
; 2.247 ; fetch:inst4|PC[4]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.392      ; 2.866      ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_reg'                                                                                                                   ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; 1.422 ; ALU:inst5|z[15] ; super_register_bank:inst2|r14[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.550     ; 0.059      ;
; 1.423 ; ALU:inst5|z[14] ; super_register_bank:inst2|r15[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.551     ; 0.059      ;
; 1.875 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.539     ; 0.523      ;
; 1.894 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r12[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.539     ; 0.542      ;
; 2.071 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.553     ; 0.705      ;
; 2.086 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r18[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.535     ; 0.738      ;
; 2.092 ; ALU:inst5|z[15] ; super_register_bank:inst2|r8[15]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.549     ; 0.730      ;
; 2.096 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r14[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.538     ; 0.745      ;
; 2.169 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r26[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.539     ; 0.817      ;
; 2.187 ; ALU:inst5|z[14] ; super_register_bank:inst2|r10[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.553     ; 0.821      ;
; 2.191 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r8[8]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.543     ; 0.835      ;
; 2.199 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r25[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.541     ; 0.845      ;
; 2.219 ; ALU:inst5|z[15] ; super_register_bank:inst2|r19[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.548     ; 0.858      ;
; 2.226 ; ALU:inst5|z[12] ; super_register_bank:inst2|r14[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.540     ; 0.873      ;
; 2.233 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r12[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.545     ; 0.875      ;
; 2.250 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.536     ; 0.901      ;
; 2.265 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.539     ; 0.913      ;
; 2.274 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r17[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.534     ; 0.927      ;
; 2.276 ; ALU:inst5|z[12] ; super_register_bank:inst2|r16[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.538     ; 0.925      ;
; 2.276 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r17[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.535     ; 0.928      ;
; 2.277 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.538     ; 0.926      ;
; 2.281 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r19[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.543     ; 0.925      ;
; 2.292 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.529     ; 0.950      ;
; 2.294 ; ALU:inst5|z[13] ; super_register_bank:inst2|r3[13]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.529     ; 0.952      ;
; 2.301 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r2[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.542     ; 0.946      ;
; 2.301 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r6[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.542     ; 0.946      ;
; 2.301 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r22[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.528     ; 0.960      ;
; 2.305 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r7[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.539     ; 0.953      ;
; 2.326 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r14[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.546     ; 0.967      ;
; 2.331 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r9[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.535     ; 0.983      ;
; 2.337 ; ALU:inst5|z[14] ; super_register_bank:inst2|r14[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.555     ; 0.969      ;
; 2.339 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.536     ; 0.990      ;
; 2.342 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r22[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.533     ; 0.996      ;
; 2.342 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r5[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.528     ; 1.001      ;
; 2.347 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r7[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.547     ; 0.987      ;
; 2.349 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r15[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.547     ; 0.989      ;
; 2.350 ; ALU:inst5|z[2]  ; super_register_bank:inst2|Working_register[2]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.528     ; 1.009      ;
; 2.352 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r7[9]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.542     ; 0.997      ;
; 2.354 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r3[9]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.542     ; 0.999      ;
; 2.356 ; ALU:inst5|z[11] ; super_register_bank:inst2|r8[11]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.538     ; 1.005      ;
; 2.357 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r24[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.536     ; 1.008      ;
; 2.357 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r27[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.536     ; 1.008      ;
; 2.357 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r27[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.542     ; 1.002      ;
; 2.360 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r24[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.542     ; 1.005      ;
; 2.362 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r8[6]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.545     ; 1.004      ;
; 2.366 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r18[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.539     ; 1.014      ;
; 2.367 ; ALU:inst5|z[12] ; super_register_bank:inst2|r4[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.535     ; 1.019      ;
; 2.368 ; ALU:inst5|z[12] ; super_register_bank:inst2|r12[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.535     ; 1.020      ;
; 2.370 ; ALU:inst5|z[15] ; super_register_bank:inst2|r0[15]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.547     ; 1.010      ;
; 2.372 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.547     ; 1.012      ;
; 2.378 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r26[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.540     ; 1.025      ;
; 2.379 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r11[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.542     ; 1.024      ;
; 2.383 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.528     ; 1.042      ;
; 2.383 ; ALU:inst5|z[1]  ; super_register_bank:inst2|Working_register[1]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.531     ; 1.039      ;
; 2.384 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r5[7]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.537     ; 1.034      ;
; 2.388 ; ALU:inst5|z[15] ; super_register_bank:inst2|r5[15]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.552     ; 1.023      ;
; 2.388 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r19[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.533     ; 1.042      ;
; 2.395 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r18[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.539     ; 1.043      ;
; 2.396 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r8[4]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.539     ; 1.044      ;
; 2.397 ; ALU:inst5|z[12] ; super_register_bank:inst2|r17[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.535     ; 1.049      ;
; 2.403 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r13[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.542     ; 1.048      ;
; 2.413 ; ALU:inst5|z[12] ; super_register_bank:inst2|r9[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.539     ; 1.061      ;
; 2.414 ; ALU:inst5|z[14] ; super_register_bank:inst2|r22[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.546     ; 1.055      ;
; 2.416 ; ALU:inst5|z[15] ; super_register_bank:inst2|r9[15]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.551     ; 1.052      ;
; 2.418 ; ALU:inst5|z[10] ; super_register_bank:inst2|r13[10]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.813     ; 0.792      ;
; 2.419 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r9[8]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.545     ; 1.061      ;
; 2.419 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.539     ; 1.067      ;
; 2.422 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.546     ; 1.063      ;
; 2.425 ; ALU:inst5|z[11] ; super_register_bank:inst2|r26[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.544     ; 1.068      ;
; 2.426 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r18[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.530     ; 1.083      ;
; 2.427 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r22[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.541     ; 1.073      ;
; 2.428 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r21[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.537     ; 1.078      ;
; 2.432 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r26[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.551     ; 1.068      ;
; 2.437 ; ALU:inst5|z[12] ; super_register_bank:inst2|r13[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.540     ; 1.084      ;
; 2.438 ; ALU:inst5|z[11] ; super_register_bank:inst2|r25[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.546     ; 1.079      ;
; 2.449 ; ALU:inst5|z[13] ; super_register_bank:inst2|r5[13]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.534     ; 1.102      ;
; 2.451 ; ALU:inst5|z[14] ; super_register_bank:inst2|r25[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.558     ; 1.080      ;
; 2.455 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r23[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.530     ; 1.112      ;
; 2.456 ; ALU:inst5|z[13] ; super_register_bank:inst2|r18[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.530     ; 1.113      ;
; 2.457 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r8[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.533     ; 1.111      ;
; 2.458 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r18[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.532     ; 1.113      ;
; 2.458 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r6[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.538     ; 1.107      ;
; 2.460 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r26[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.555     ; 1.092      ;
; 2.467 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.537     ; 1.117      ;
; 2.473 ; ALU:inst5|z[14] ; super_register_bank:inst2|r16[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.551     ; 1.109      ;
; 2.473 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r22[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.535     ; 1.125      ;
; 2.474 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r15[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.540     ; 1.121      ;
; 2.476 ; ALU:inst5|z[14] ; super_register_bank:inst2|r17[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.551     ; 1.112      ;
; 2.477 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r21[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.532     ; 1.132      ;
; 2.478 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r15[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.535     ; 1.130      ;
; 2.479 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.546     ; 1.120      ;
; 2.479 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.548     ; 1.118      ;
; 2.491 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r9[7]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.536     ; 1.142      ;
; 2.491 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r4[6]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.545     ; 1.133      ;
; 2.492 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r20[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.528     ; 1.151      ;
; 2.494 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r23[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.528     ; 1.153      ;
; 2.495 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r16[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.534     ; 1.148      ;
; 2.496 ; ALU:inst5|z[13] ; super_register_bank:inst2|r16[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.530     ; 1.153      ;
; 2.496 ; ALU:inst5|z[13] ; super_register_bank:inst2|r17[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.532     ; 1.151      ;
; 2.497 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r26[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.545     ; 1.139      ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'nRST'                                                                             ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; 1.478 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.000        ; 2.121      ; 3.639      ;
; 2.022 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; -0.500       ; 2.121      ; 3.683      ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_pc'                                                                               ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.020 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.106      ; 2.561      ;
; 0.020 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.106      ; 2.561      ;
; 0.020 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.106      ; 2.561      ;
; 0.020 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.106      ; 2.561      ;
; 0.020 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.106      ; 2.561      ;
; 0.020 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.106      ; 2.561      ;
; 0.020 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.106      ; 2.561      ;
; 0.020 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.106      ; 2.561      ;
; 0.021 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.107      ; 2.561      ;
; 0.021 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 2.107      ; 2.561      ;
; 0.021 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.500        ; 2.107      ; 2.561      ;
; 0.659 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.106      ; 2.422      ;
; 0.659 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.106      ; 2.422      ;
; 0.659 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.106      ; 2.422      ;
; 0.659 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.106      ; 2.422      ;
; 0.659 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.106      ; 2.422      ;
; 0.660 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.106      ; 2.421      ;
; 0.660 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.106      ; 2.421      ;
; 0.660 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.106      ; 2.421      ;
; 0.660 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.107      ; 2.422      ;
; 0.660 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 2.107      ; 2.422      ;
; 0.660 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 1.000        ; 2.107      ; 2.422      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_reg'                                                                                   ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.033 ; nRST      ; super_register_bank:inst2|r12[4]  ; nRST         ; clk_reg     ; 0.500        ; 2.119      ; 2.561      ;
; 0.033 ; nRST      ; super_register_bank:inst2|r12[5]  ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.562      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r14[6]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r10[6]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r12[6]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r8[6]   ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r24[6]  ; nRST         ; clk_reg     ; 0.500        ; 2.113      ; 2.554      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[6]  ; nRST         ; clk_reg     ; 0.500        ; 2.114      ; 2.555      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r27[6]  ; nRST         ; clk_reg     ; 0.500        ; 2.113      ; 2.554      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r16[6]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r17[6]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r19[6]  ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r18[6]  ; nRST         ; clk_reg     ; 0.500        ; 2.119      ; 2.560      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r8[1]   ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r14[1]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r24[1]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r27[1]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[1]  ; nRST         ; clk_reg     ; 0.500        ; 2.114      ; 2.555      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r16[1]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r18[1]  ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.562      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r17[1]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r19[1]  ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r14[2]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r10[2]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r8[2]   ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r24[2]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[2]  ; nRST         ; clk_reg     ; 0.500        ; 2.114      ; 2.555      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r27[2]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r16[2]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r17[2]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r19[2]  ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.562      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r18[2]  ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.562      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r24[3]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r27[3]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[3]  ; nRST         ; clk_reg     ; 0.500        ; 2.114      ; 2.555      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r16[3]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r18[3]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r17[3]  ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.562      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r19[3]  ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.562      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r14[4]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r10[4]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r8[4]   ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[4]  ; nRST         ; clk_reg     ; 0.500        ; 2.114      ; 2.555      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r16[4]  ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r17[4]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r19[4]  ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r18[4]  ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r14[5]  ; nRST         ; clk_reg     ; 0.500        ; 2.119      ; 2.560      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r8[5]   ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[5]  ; nRST         ; clk_reg     ; 0.500        ; 2.114      ; 2.555      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r16[5]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r18[5]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r17[5]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r19[5]  ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r8[0]   ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r15[0]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r24[0]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[0]  ; nRST         ; clk_reg     ; 0.500        ; 2.116      ; 2.557      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r27[0]  ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r16[0]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r17[0]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r19[0]  ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r18[0]  ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.562      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r14[15] ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r8[15]  ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[15] ; nRST         ; clk_reg     ; 0.500        ; 2.114      ; 2.555      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r18[15] ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r16[15] ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r17[15] ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r19[15] ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r8[8]   ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r24[8]  ; nRST         ; clk_reg     ; 0.500        ; 2.113      ; 2.554      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[8]  ; nRST         ; clk_reg     ; 0.500        ; 2.114      ; 2.555      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r27[8]  ; nRST         ; clk_reg     ; 0.500        ; 2.113      ; 2.554      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r16[8]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r17[8]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r19[8]  ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r18[8]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r8[9]   ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[9]  ; nRST         ; clk_reg     ; 0.500        ; 2.114      ; 2.555      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r16[9]  ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.562      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r18[9]  ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.562      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r17[9]  ; nRST         ; clk_reg     ; 0.500        ; 2.118      ; 2.559      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r19[9]  ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r24[10] ; nRST         ; clk_reg     ; 0.500        ; 2.113      ; 2.554      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[10] ; nRST         ; clk_reg     ; 0.500        ; 2.114      ; 2.555      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r27[10] ; nRST         ; clk_reg     ; 0.500        ; 2.113      ; 2.554      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r8[10]  ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r16[10] ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r17[10] ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.562      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r19[10] ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r18[10] ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.562      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r8[11]  ; nRST         ; clk_reg     ; 0.500        ; 2.120      ; 2.561      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r14[11] ; nRST         ; clk_reg     ; 0.500        ; 2.117      ; 2.558      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r24[11] ; nRST         ; clk_reg     ; 0.500        ; 2.113      ; 2.554      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r27[11] ; nRST         ; clk_reg     ; 0.500        ; 2.113      ; 2.554      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r26[11] ; nRST         ; clk_reg     ; 0.500        ; 2.114      ; 2.555      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r16[11] ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.562      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r18[11] ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.562      ;
; 0.034 ; nRST      ; super_register_bank:inst2|r17[11] ; nRST         ; clk_reg     ; 0.500        ; 2.121      ; 2.562      ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_reg'                                                                                                 ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.110 ; nRST      ; super_register_bank:inst2|r20[6]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[6]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[6]              ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r5[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[1]              ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[1]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r23[1]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r5[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r20[2]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[2]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r23[2]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[2]              ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|Working_register[2] ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|Working_register[3] ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r8[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[3]              ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[3]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r9[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[4]              ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[4]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|Working_register[4] ; nRST         ; clk_reg     ; 0.000        ; 2.211      ; 2.298      ;
; -0.110 ; nRST      ; super_register_bank:inst2|Working_register[5] ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r20[5]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[5]              ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[5]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|Working_register[6] ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r20[0]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[0]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r23[0]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[0]              ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[15]             ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r20[15]             ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[15]             ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[8]              ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r20[9]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[9]              ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[9]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r20[10]             ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[10]             ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r23[10]             ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[10]             ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r5[11]              ; nRST         ; clk_reg     ; 0.000        ; 2.210      ; 2.297      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[11]             ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r20[11]             ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[11]             ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r20[12]             ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[12]             ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r23[12]             ; nRST         ; clk_reg     ; 0.000        ; 2.209      ; 2.296      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[12]             ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r20[13]             ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[13]             ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[13]             ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[14]             ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[14]             ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r20[7]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r21[7]              ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.292      ;
; -0.110 ; nRST      ; super_register_bank:inst2|r22[7]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.295      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r2[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.288      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r6[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.288      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r4[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r3[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.293      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r11[6]              ; nRST         ; clk_reg     ; 0.000        ; 2.206      ; 2.294      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r7[6]               ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.293      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r15[6]              ; nRST         ; clk_reg     ; 0.000        ; 2.203      ; 2.291      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r23[6]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.296      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r4[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r12[1]              ; nRST         ; clk_reg     ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r3[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.206      ; 2.294      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r11[1]              ; nRST         ; clk_reg     ; 0.000        ; 2.206      ; 2.294      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r7[1]               ; nRST         ; clk_reg     ; 0.000        ; 2.206      ; 2.294      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r20[1]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.296      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r11[2]              ; nRST         ; clk_reg     ; 0.000        ; 2.206      ; 2.294      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r3[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.293      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r7[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.203      ; 2.291      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r15[2]              ; nRST         ; clk_reg     ; 0.000        ; 2.203      ; 2.291      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r2[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.288      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r6[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.288      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r4[2]               ; nRST         ; clk_reg     ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r12[2]              ; nRST         ; clk_reg     ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r13[2]              ; nRST         ; clk_reg     ; 0.000        ; 2.206      ; 2.294      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r4[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r12[3]              ; nRST         ; clk_reg     ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r3[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.293      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r7[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.203      ; 2.291      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r15[3]              ; nRST         ; clk_reg     ; 0.000        ; 2.203      ; 2.291      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r2[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.288      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r6[3]               ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.288      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r10[3]              ; nRST         ; clk_reg     ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r14[3]              ; nRST         ; clk_reg     ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r20[3]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.296      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r23[3]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.296      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r2[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.288      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r6[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.200      ; 2.288      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r4[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.204      ; 2.292      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r11[4]              ; nRST         ; clk_reg     ; 0.000        ; 2.206      ; 2.294      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r3[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.205      ; 2.293      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r7[4]               ; nRST         ; clk_reg     ; 0.000        ; 2.203      ; 2.291      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r15[4]              ; nRST         ; clk_reg     ; 0.000        ; 2.203      ; 2.291      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r23[4]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.296      ;
; -0.109 ; nRST      ; super_register_bank:inst2|r20[4]              ; nRST         ; clk_reg     ; 0.000        ; 2.208      ; 2.296      ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_pc'                                                                                 ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.089 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.191      ; 2.299      ;
; -0.089 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.191      ; 2.299      ;
; -0.089 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.191      ; 2.299      ;
; -0.089 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.191      ; 2.299      ;
; -0.089 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.191      ; 2.299      ;
; -0.088 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.190      ; 2.299      ;
; -0.088 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.190      ; 2.299      ;
; -0.088 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.190      ; 2.299      ;
; -0.088 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.191      ; 2.300      ;
; -0.088 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 2.191      ; 2.300      ;
; -0.088 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.000        ; 2.191      ; 2.300      ;
; 0.556  ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.191      ; 2.444      ;
; 0.556  ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.191      ; 2.444      ;
; 0.556  ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.191      ; 2.444      ;
; 0.556  ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.190      ; 2.443      ;
; 0.556  ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.191      ; 2.444      ;
; 0.556  ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.191      ; 2.444      ;
; 0.556  ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.190      ; 2.443      ;
; 0.556  ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.190      ; 2.443      ;
; 0.556  ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.191      ; 2.444      ;
; 0.556  ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 2.191      ; 2.444      ;
; 0.556  ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; -0.500       ; 2.191      ; 2.444      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                 ;
+------------+-----------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                         ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 159.64 MHz ; 159.64 MHz      ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ;                                                               ;
; 216.26 MHz ; 216.26 MHz      ; clk_pc                                                                                             ;                                                               ;
; 218.25 MHz ; 218.25 MHz      ; decoder:inst1|ALUC[0]                                                                              ;                                                               ;
; 472.37 MHz ; 250.0 MHz       ; clk_rom                                                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                           ;
+----------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+---------+---------------+
; decoder:inst1|ALUC[0]                                                                              ; -10.700 ; -151.460      ;
; clk_reg                                                                                            ; -7.643  ; -3117.795     ;
; clk_k                                                                                              ; -5.951  ; -89.074       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -5.410  ; -61.875       ;
; clk_ram                                                                                            ; -5.400  ; -27.883       ;
; clk_pc                                                                                             ; -5.135  ; -60.030       ;
; nRST                                                                                               ; -1.901  ; -1.901        ;
; clk_rom                                                                                            ; -1.618  ; -6.665        ;
+----------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                           ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -1.907 ; -17.105       ;
; decoder:inst1|ALUC[0]                                                                              ; -0.704 ; -1.453        ;
; clk_pc                                                                                             ; 0.312  ; 0.000         ;
; clk_ram                                                                                            ; 0.423  ; 0.000         ;
; clk_k                                                                                              ; 0.680  ; 0.000         ;
; clk_rom                                                                                            ; 0.790  ; 0.000         ;
; clk_reg                                                                                            ; 1.276  ; 0.000         ;
; nRST                                                                                               ; 1.379  ; 0.000         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+---------+-------+---------------------+
; Clock   ; Slack ; End Point TNS       ;
+---------+-------+---------------------+
; clk_pc  ; 0.082 ; 0.000               ;
; clk_reg ; 0.091 ; 0.000               ;
+---------+-------+---------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+---------+--------+-------------------+
; Clock   ; Slack  ; End Point TNS     ;
+---------+--------+-------------------+
; clk_reg ; -0.108 ; -47.565           ;
; clk_pc  ; -0.087 ; -0.957            ;
+---------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                            ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                            ; -3.000 ; -467.000      ;
; clk_ram                                                                                            ; -3.000 ; -20.392       ;
; clk_k                                                                                              ; -3.000 ; -19.000       ;
; clk_pc                                                                                             ; -3.000 ; -15.000       ;
; clk_rom                                                                                            ; -3.000 ; -12.696       ;
; nRST                                                                                               ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.002 ; -0.002        ;
; decoder:inst1|ALUC[0]                                                                              ; 0.459  ; 0.000         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                          ; To Node          ; Launch Clock                                                                                       ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -10.700 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -5.430     ; 5.057      ;
; -10.553 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -5.428     ; 4.912      ;
; -10.172 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -5.402     ; 5.057      ;
; -10.025 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -5.400     ; 4.912      ;
; -9.709  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; 1.151      ; 10.850     ;
; -9.360  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.175     ; 6.039      ;
; -9.308  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.177     ; 5.985      ;
; -9.232  ; super_register_bank:inst2|r6[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 8.171      ;
; -9.212  ; super_register_bank:inst2|r11[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.845     ; 8.144      ;
; -9.209  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; 1.151      ; 10.850     ;
; -9.199  ; super_register_bank:inst2|r9[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 8.138      ;
; -9.163  ; super_register_bank:inst2|r5[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 8.102      ;
; -9.129  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.184     ; 5.863      ;
; -9.116  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.163     ; 5.804      ;
; -9.085  ; super_register_bank:inst2|r6[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 8.024      ;
; -9.031  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.182     ; 5.767      ;
; -9.015  ; super_register_bank:inst2|r2[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 7.954      ;
; -8.975  ; super_register_bank:inst2|r0[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.843     ; 7.909      ;
; -8.971  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.164     ; 5.659      ;
; -8.969  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.161     ; 5.659      ;
; -8.955  ; super_register_bank:inst2|r0[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.843     ; 7.889      ;
; -8.929  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.169     ; 5.300      ;
; -8.911  ; super_register_bank:inst2|r8[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.847     ; 7.841      ;
; -8.888  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.203     ; 6.039      ;
; -8.863  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -2.928     ; 5.746      ;
; -8.856  ; super_register_bank:inst2|r1[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.837     ; 7.796      ;
; -8.851  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.162     ; 5.541      ;
; -8.846  ; super_register_bank:inst2|r0[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.843     ; 7.780      ;
; -8.842  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.167     ; 5.215      ;
; -8.839  ; super_register_bank:inst2|r8[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.842     ; 7.774      ;
; -8.836  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.205     ; 5.985      ;
; -8.834  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.175     ; 5.491      ;
; -8.830  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.178     ; 5.488      ;
; -8.760  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.180     ; 5.416      ;
; -8.756  ; super_register_bank:inst2|r2[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 7.695      ;
; -8.751  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -2.926     ; 5.636      ;
; -8.735  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.179     ; 5.389      ;
; -8.722  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.173     ; 5.381      ;
; -8.697  ; super_register_bank:inst2|r6[12]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.834     ; 7.640      ;
; -8.680  ; super_register_bank:inst2|r3[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.844     ; 7.613      ;
; -8.665  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.178     ; 5.328      ;
; -8.657  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.212     ; 5.863      ;
; -8.647  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.167     ; 5.316      ;
; -8.647  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.177     ; 5.303      ;
; -8.645  ; super_register_bank:inst2|r17[2]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.839     ; 7.583      ;
; -8.644  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.191     ; 5.804      ;
; -8.636  ; super_register_bank:inst2|r9[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 7.575      ;
; -8.630  ; super_register_bank:inst2|r0[15]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.845     ; 7.562      ;
; -8.624  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.181     ; 5.279      ;
; -8.600  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.168     ; 5.352      ;
; -8.579  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.183     ; 5.232      ;
; -8.578  ; super_register_bank:inst2|r6[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 7.517      ;
; -8.569  ; super_register_bank:inst2|r13[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.837     ; 7.509      ;
; -8.565  ; super_register_bank:inst2|r11[8]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.844     ; 7.498      ;
; -8.562  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.176     ; 5.227      ;
; -8.560  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.165     ; 5.231      ;
; -8.559  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.210     ; 5.767      ;
; -8.557  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.170     ; 5.220      ;
; -8.557  ; super_register_bank:inst2|r8[15]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.842     ; 7.492      ;
; -8.544  ; super_register_bank:inst2|r4[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.842     ; 7.479      ;
; -8.518  ; super_register_bank:inst2|r9[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.849     ; 7.446      ;
; -8.499  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.192     ; 5.659      ;
; -8.497  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.189     ; 5.659      ;
; -8.492  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.159     ; 5.169      ;
; -8.488  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.166     ; 5.242      ;
; -8.475  ; super_register_bank:inst2|r15[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.841     ; 7.411      ;
; -8.471  ; super_register_bank:inst2|r2[12]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.834     ; 7.414      ;
; -8.457  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.197     ; 5.300      ;
; -8.445  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.168     ; 5.110      ;
; -8.440  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.161     ; 5.115      ;
; -8.440  ; super_register_bank:inst2|r14[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.842     ; 7.375      ;
; -8.418  ; super_register_bank:inst2|r4[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.842     ; 7.353      ;
; -8.416  ; super_register_bank:inst2|r4[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.842     ; 7.351      ;
; -8.408  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.173     ; 5.147      ;
; -8.396  ; super_register_bank:inst2|r10[2]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 7.335      ;
; -8.393  ; super_register_bank:inst2|r9[0]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 7.332      ;
; -8.391  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -2.956     ; 5.746      ;
; -8.384  ; super_register_bank:inst2|r22[4]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.846     ; 7.315      ;
; -8.382  ; super_register_bank:inst2|r11[0]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.845     ; 7.314      ;
; -8.379  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.190     ; 5.541      ;
; -8.379  ; super_register_bank:inst2|r6[6]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 7.318      ;
; -8.370  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.195     ; 5.215      ;
; -8.364  ; super_register_bank:inst2|r0[12]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.845     ; 7.296      ;
; -8.362  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.203     ; 5.491      ;
; -8.358  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.206     ; 5.488      ;
; -8.354  ; super_register_bank:inst2|r2[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 7.293      ;
; -8.348  ; super_register_bank:inst2|r0[0]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.843     ; 7.282      ;
; -8.333  ; super_register_bank:inst2|r11[12]                                                                  ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.845     ; 7.265      ;
; -8.328  ; super_register_bank:inst2|r17[12]                                                                  ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.844     ; 7.261      ;
; -8.327  ; super_register_bank:inst2|r9[12]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 7.266      ;
; -8.313  ; super_register_bank:inst2|r11[4]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.844     ; 7.246      ;
; -8.307  ; super_register_bank:inst2|r10[12]                                                                  ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 7.246      ;
; -8.296  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.171     ; 5.037      ;
; -8.294  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; 3.369      ; 11.784     ;
; -8.288  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.208     ; 5.416      ;
; -8.287  ; super_register_bank:inst2|r9[1]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.838     ; 7.226      ;
; -8.279  ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -2.954     ; 5.636      ;
; -8.274  ; super_register_bank:inst2|r11[2]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.844     ; 7.207      ;
; -8.268  ; super_register_bank:inst2|r7[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.841     ; 7.204      ;
; -8.263  ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.207     ; 5.389      ;
+---------+----------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_reg'                                                                                                                                                                                           ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                           ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.643 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.676     ; 3.452      ;
; -7.643 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.676     ; 3.452      ;
; -7.503 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.674     ; 3.314      ;
; -7.503 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.674     ; 3.314      ;
; -7.403 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.680     ; 3.208      ;
; -7.403 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.680     ; 3.208      ;
; -7.403 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.680     ; 3.208      ;
; -7.403 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.680     ; 3.208      ;
; -7.403 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.680     ; 3.208      ;
; -7.263 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 3.070      ;
; -7.263 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 3.070      ;
; -7.263 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 3.070      ;
; -7.263 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 3.070      ;
; -7.263 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 3.070      ;
; -7.262 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.675     ; 3.072      ;
; -7.262 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.675     ; 3.072      ;
; -7.259 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.680     ; 3.064      ;
; -7.171 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 1.000        ; -4.704     ; 3.452      ;
; -7.171 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 1.000        ; -4.704     ; 3.452      ;
; -7.168 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r27[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.675     ; 2.978      ;
; -7.167 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.974      ;
; -7.167 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.974      ;
; -7.167 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.974      ;
; -7.167 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.974      ;
; -7.161 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.675     ; 2.971      ;
; -7.161 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.675     ; 2.971      ;
; -7.155 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r8[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.670     ; 2.970      ;
; -7.155 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.675     ; 2.965      ;
; -7.155 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.675     ; 2.965      ;
; -7.149 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.677     ; 2.957      ;
; -7.149 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.677     ; 2.957      ;
; -7.146 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r26[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.953      ;
; -7.140 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.946      ;
; -7.140 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.946      ;
; -7.140 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.946      ;
; -7.140 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.946      ;
; -7.140 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.946      ;
; -7.140 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.946      ;
; -7.140 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.946      ;
; -7.119 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.926      ;
; -7.106 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.685     ; 2.906      ;
; -7.106 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.685     ; 2.906      ;
; -7.106 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.685     ; 2.906      ;
; -7.106 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.685     ; 2.906      ;
; -7.106 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.685     ; 2.906      ;
; -7.103 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.910      ;
; -7.103 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.910      ;
; -7.094 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.900      ;
; -7.094 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.900      ;
; -7.094 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.900      ;
; -7.094 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.900      ;
; -7.094 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.900      ;
; -7.088 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.680     ; 2.893      ;
; -7.088 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.680     ; 2.893      ;
; -7.088 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.680     ; 2.893      ;
; -7.088 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.680     ; 2.893      ;
; -7.087 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.674     ; 2.898      ;
; -7.087 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.674     ; 2.898      ;
; -7.082 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.889      ;
; -7.082 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.889      ;
; -7.082 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.889      ;
; -7.082 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.889      ;
; -7.082 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.889      ;
; -7.082 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.889      ;
; -7.082 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.889      ;
; -7.082 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.889      ;
; -7.082 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.889      ;
; -7.082 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.889      ;
; -7.082 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.889      ;
; -7.082 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.889      ;
; -7.082 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.889      ;
; -7.068 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.667     ; 2.886      ;
; -7.053 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.683     ; 2.855      ;
; -7.053 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.683     ; 2.855      ;
; -7.053 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.683     ; 2.855      ;
; -7.053 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.683     ; 2.855      ;
; -7.053 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.683     ; 2.855      ;
; -7.039 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.672     ; 2.852      ;
; -7.039 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.672     ; 2.852      ;
; -7.039 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.672     ; 2.852      ;
; -7.039 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.672     ; 2.852      ;
; -7.039 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.672     ; 2.852      ;
; -7.039 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r0[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.672     ; 2.852      ;
; -7.035 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.842      ;
; -7.035 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.842      ;
; -7.035 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.842      ;
; -7.035 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.678     ; 2.842      ;
; -7.031 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 1.000        ; -4.702     ; 3.314      ;
; -7.031 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 1.000        ; -4.702     ; 3.314      ;
; -7.027 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r27[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.677     ; 2.835      ;
; -7.027 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r27[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.677     ; 2.835      ;
; -7.022 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.828      ;
; -7.022 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.828      ;
; -7.022 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.828      ;
; -7.022 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.828      ;
; -7.022 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.679     ; 2.828      ;
; -7.021 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.673     ; 2.833      ;
; -7.021 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.673     ; 2.833      ;
; -7.020 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r27[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.674     ; 2.831      ;
; -7.020 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -4.677     ; 2.828      ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                      ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.951 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.635     ; 1.801      ;
; -5.827 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.634     ; 1.678      ;
; -5.827 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.634     ; 1.678      ;
; -5.811 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.634     ; 1.662      ;
; -5.729 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.636     ; 1.578      ;
; -5.729 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.636     ; 1.578      ;
; -5.699 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.639     ; 1.545      ;
; -5.479 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.663     ; 1.801      ;
; -5.463 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.319     ; 1.629      ;
; -5.403 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.320     ; 1.568      ;
; -5.403 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.320     ; 1.568      ;
; -5.403 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.320     ; 1.568      ;
; -5.403 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.320     ; 1.568      ;
; -5.387 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.639     ; 1.233      ;
; -5.387 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.639     ; 1.233      ;
; -5.355 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.662     ; 1.678      ;
; -5.355 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.662     ; 1.678      ;
; -5.339 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.662     ; 1.662      ;
; -5.326 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.322     ; 1.489      ;
; -5.326 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -4.322     ; 1.489      ;
; -5.257 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.664     ; 1.578      ;
; -5.257 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.664     ; 1.578      ;
; -5.227 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.667     ; 1.545      ;
; -4.991 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.347     ; 1.629      ;
; -4.931 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.348     ; 1.568      ;
; -4.931 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.348     ; 1.568      ;
; -4.931 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.348     ; 1.568      ;
; -4.931 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.348     ; 1.568      ;
; -4.915 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.667     ; 1.233      ;
; -4.915 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.667     ; 1.233      ;
; -4.854 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.350     ; 1.489      ;
; -4.854 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -4.350     ; 1.489      ;
; -3.885 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.092      ; 4.952      ;
; -3.724 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.093      ; 4.792      ;
; -3.724 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.093      ; 4.792      ;
; -3.711 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.093      ; 4.779      ;
; -3.673 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.091      ; 4.739      ;
; -3.673 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.091      ; 4.739      ;
; -3.625 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.088      ; 4.688      ;
; -3.365 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.408      ; 4.748      ;
; -3.347 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.407      ; 4.729      ;
; -3.347 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.407      ; 4.729      ;
; -3.347 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.407      ; 4.729      ;
; -3.347 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.407      ; 4.729      ;
; -3.284 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.088      ; 4.347      ;
; -3.284 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.088      ; 4.347      ;
; -3.275 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.405      ; 4.655      ;
; -3.275 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.405      ; 4.655      ;
; -1.697 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.914      ; 4.299      ;
; -1.696 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.914      ; 4.298      ;
; -1.658 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.917      ; 4.263      ;
; -1.606 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.919      ; 4.213      ;
; -1.557 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.914      ; 4.159      ;
; -1.525 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.233      ; 4.446      ;
; -1.369 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.231      ; 4.288      ;
; -1.355 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.917      ; 3.960      ;
; -1.328 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.233      ; 4.249      ;
; -1.244 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.919      ; 3.851      ;
; -1.204 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.918      ; 3.810      ;
; -1.191 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.914      ; 4.293      ;
; -1.190 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.914      ; 4.292      ;
; -1.152 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.917      ; 4.257      ;
; -1.100 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.919      ; 4.207      ;
; -1.051 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.914      ; 4.153      ;
; -1.019 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.233      ; 4.440      ;
; -1.008 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.919      ; 3.615      ;
; -0.988 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.234      ; 3.910      ;
; -0.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.233      ; 3.869      ;
; -0.863 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.231      ; 4.282      ;
; -0.849 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.917      ; 3.954      ;
; -0.822 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.233      ; 4.243      ;
; -0.744 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.919      ; 3.851      ;
; -0.699 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.918      ; 3.805      ;
; -0.619 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.231      ; 3.538      ;
; -0.610 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 2.233      ; 3.531      ;
; -0.508 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.919      ; 3.615      ;
; -0.486 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.234      ; 3.908      ;
; -0.442 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.233      ; 3.863      ;
; -0.119 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.231      ; 3.538      ;
; -0.104 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 2.233      ; 3.525      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                ; Launch Clock                                                                                       ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.410 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MW       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.345      ; 9.343      ;
; -4.905 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MW       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.350      ; 9.343      ;
; -4.796 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|KMux     ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.156      ; 8.821      ;
; -4.621 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.154      ; 8.487      ;
; -4.361 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.151      ; 8.284      ;
; -4.291 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|KMux     ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.161      ; 8.821      ;
; -4.116 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.159      ; 8.487      ;
; -4.035 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 1.852      ; 5.657      ;
; -3.893 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.198      ; 7.858      ;
; -3.859 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Type[6]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.161      ; 7.955      ;
; -3.856 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.156      ; 8.284      ;
; -3.832 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.196      ; 7.821      ;
; -3.820 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.197      ; 7.759      ;
; -3.764 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.240      ; 5.759      ;
; -3.753 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.194      ; 7.693      ;
; -3.712 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.195      ; 7.684      ;
; -3.590 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.238      ; 5.709      ;
; -3.530 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 1.857      ; 5.657      ;
; -3.519 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.197      ; 7.448      ;
; -3.388 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.203      ; 7.858      ;
; -3.354 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Type[6]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.166      ; 7.955      ;
; -3.327 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.201      ; 7.821      ;
; -3.315 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.202      ; 7.759      ;
; -3.259 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.245      ; 5.759      ;
; -3.248 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.199      ; 7.693      ;
; -3.207 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.200      ; 7.684      ;
; -3.089 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MR       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.285      ; 7.066      ;
; -3.085 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.243      ; 5.709      ;
; -3.014 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.202      ; 7.448      ;
; -2.632 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.980      ; 8.537      ;
; -2.627 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.985      ; 8.537      ;
; -2.584 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MR       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.290      ; 7.066      ;
; -2.523 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.171      ; 8.495      ;
; -2.518 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.176      ; 8.495      ;
; -2.499 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.987      ; 8.568      ;
; -2.498 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.982      ; 8.562      ;
; -2.389 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.982      ; 8.356      ;
; -2.388 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.977      ; 8.350      ;
; -2.337 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.027      ; 8.370      ;
; -2.336 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.022      ; 8.364      ;
; -2.325 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.028      ; 8.308      ;
; -2.324 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.023      ; 8.302      ;
; -2.244 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.025      ; 8.228      ;
; -2.243 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.020      ; 8.222      ;
; -2.222 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.029      ; 8.231      ;
; -2.221 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.024      ; 8.225      ;
; -2.217 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.026      ; 8.233      ;
; -2.216 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.021      ; 8.227      ;
; -2.132 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 5.980      ; 8.537      ;
; -2.127 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 5.985      ; 8.537      ;
; -2.087 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.683      ; 5.753      ;
; -2.086 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.678      ; 5.747      ;
; -2.023 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.171      ; 8.495      ;
; -2.018 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.176      ; 8.495      ;
; -2.009 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.028      ; 7.982      ;
; -2.008 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.023      ; 7.976      ;
; -2.004 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 5.982      ; 8.568      ;
; -2.001 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.992      ; 8.141      ;
; -2.000 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.987      ; 8.135      ;
; -1.993 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 5.987      ; 8.562      ;
; -1.984 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.116      ; 8.005      ;
; -1.983 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 6.111      ; 7.999      ;
; -1.894 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 5.977      ; 8.356      ;
; -1.883 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 5.982      ; 8.350      ;
; -1.842 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.022      ; 8.370      ;
; -1.831 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.027      ; 8.364      ;
; -1.830 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.023      ; 8.308      ;
; -1.819 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.028      ; 8.302      ;
; -1.749 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.020      ; 8.228      ;
; -1.738 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.025      ; 8.222      ;
; -1.727 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.024      ; 8.231      ;
; -1.722 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.021      ; 8.233      ;
; -1.716 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.029      ; 8.225      ;
; -1.711 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.026      ; 8.227      ;
; -1.708 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.071      ; 5.747      ;
; -1.707 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.066      ; 5.741      ;
; -1.603 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.069      ; 5.766      ;
; -1.602 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 4.064      ; 5.760      ;
; -1.592 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.678      ; 5.753      ;
; -1.581 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.683      ; 5.747      ;
; -1.514 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.023      ; 7.982      ;
; -1.506 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 5.987      ; 8.141      ;
; -1.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.028      ; 7.976      ;
; -1.495 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 5.992      ; 8.135      ;
; -1.489 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.111      ; 8.005      ;
; -1.478 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 6.116      ; 7.999      ;
; -1.213 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.066      ; 5.747      ;
; -1.202 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.071      ; 5.741      ;
; -1.108 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.064      ; 5.766      ;
; -1.097 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 4.069      ; 5.760      ;
; -0.917 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.711      ; 5.061      ;
; -0.904 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.670      ; 4.989      ;
; 0.804  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.362      ; 4.698      ;
; 1.031  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.507      ; 4.364      ;
; 1.116  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.387      ; 4.410      ;
; 1.119  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.393      ; 4.395      ;
; 1.130  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.393      ; 4.384      ;
; 1.132  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.497      ; 4.490      ;
; 1.135  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 5.495      ; 4.485      ;
; 1.310  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 5.362      ; 4.692      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_ram'                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.400 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.500        ; -4.556     ; 1.354      ;
; -5.150 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.500        ; -4.558     ; 1.102      ;
; -5.131 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.500        ; -4.492     ; 1.149      ;
; -5.079 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.500        ; -4.490     ; 1.099      ;
; -4.928 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -4.584     ; 1.354      ;
; -4.678 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -4.586     ; 1.102      ;
; -4.659 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -4.520     ; 1.149      ;
; -4.607 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -4.518     ; 1.099      ;
; -3.552 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.420     ; 1.142      ;
; -3.481 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.577     ; 0.914      ;
; -3.470 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.546     ; 0.934      ;
; -3.450 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.579     ; 0.881      ;
; -3.422 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.533     ; 0.899      ;
; -3.398 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.535     ; 0.873      ;
; -3.397 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.536     ; 0.871      ;
; -3.268 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.577     ; 0.701      ;
; -3.256 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.579     ; 0.687      ;
; -3.247 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.393     ; 0.864      ;
; -3.204 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.538     ; 0.676      ;
; -3.202 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.548     ; 0.664      ;
; -3.200 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.535     ; 0.675      ;
; -3.196 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.537     ; 0.669      ;
; -3.108 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.426     ; 0.692      ;
; -3.093 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.426     ; 0.677      ;
; -3.065 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.422     ; 0.653      ;
; -3.058 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.428     ; 0.640      ;
; -3.054 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.428     ; 0.636      ;
; -3.053 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -3.395     ; 0.668      ;
; -0.121 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.209      ; 1.330      ;
; -0.120 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.205      ; 1.325      ;
; -0.078 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.205      ; 1.283      ;
; -0.039 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.205      ; 1.244      ;
; -0.032 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.209      ; 1.241      ;
; 0.039  ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.205      ; 1.166      ;
; 0.060  ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.205      ; 1.145      ;
; 0.069  ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.205      ; 1.136      ;
; 0.070  ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.205      ; 1.135      ;
; 0.073  ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.205      ; 1.132      ;
; 0.074  ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.205      ; 1.131      ;
; 0.077  ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.205      ; 1.128      ;
; 0.080  ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.205      ; 1.125      ;
; 0.080  ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.203      ; 1.123      ;
; 0.115  ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.205      ; 1.090      ;
; 0.169  ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.205      ; 1.036      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_pc'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                      ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.135 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -4.650     ; 0.970      ;
; -5.132 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -4.650     ; 0.967      ;
; -5.129 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -4.650     ; 0.964      ;
; -5.127 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -4.651     ; 0.961      ;
; -5.127 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -4.651     ; 0.961      ;
; -5.127 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -4.651     ; 0.961      ;
; -5.014 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -4.650     ; 0.849      ;
; -5.013 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -4.650     ; 0.848      ;
; -5.012 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -4.650     ; 0.847      ;
; -5.011 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -4.650     ; 0.846      ;
; -5.011 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -4.650     ; 0.846      ;
; -4.663 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -4.678     ; 0.970      ;
; -4.660 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -4.678     ; 0.967      ;
; -4.657 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -4.678     ; 0.964      ;
; -4.655 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -4.679     ; 0.961      ;
; -4.655 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -4.679     ; 0.961      ;
; -4.655 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -4.679     ; 0.961      ;
; -4.542 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -4.678     ; 0.849      ;
; -4.541 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -4.678     ; 0.848      ;
; -4.540 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -4.678     ; 0.847      ;
; -4.539 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -4.678     ; 0.846      ;
; -4.539 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -4.678     ; 0.846      ;
; -4.192 ; decoder:inst1|ALUC[1]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.655     ; 2.022      ;
; -4.084 ; decoder:inst1|ALUC[3]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.653     ; 1.916      ;
; -3.939 ; decoder:inst1|ALUC[2]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.251     ; 2.173      ;
; -3.720 ; decoder:inst1|ALUC[1]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.683     ; 2.022      ;
; -3.612 ; decoder:inst1|ALUC[3]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.681     ; 1.916      ;
; -3.467 ; decoder:inst1|ALUC[2]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.279     ; 2.173      ;
; -3.316 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[10]~_emulated ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.082      ; 4.373      ;
; -3.316 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[9]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.082      ; 4.373      ;
; -3.310 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[8]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.082      ; 4.367      ;
; -3.306 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.081      ; 4.362      ;
; -3.306 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.081      ; 4.362      ;
; -3.306 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.081      ; 4.362      ;
; -3.224 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.908      ; 5.820      ;
; -3.221 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.908      ; 5.817      ;
; -3.218 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.908      ; 5.814      ;
; -3.216 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.907      ; 5.811      ;
; -3.216 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.907      ; 5.811      ;
; -3.216 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.907      ; 5.811      ;
; -3.193 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.082      ; 4.250      ;
; -3.192 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.082      ; 4.249      ;
; -3.191 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.082      ; 4.248      ;
; -3.190 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.082      ; 4.247      ;
; -3.190 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.082      ; 4.247      ;
; -3.103 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.908      ; 5.699      ;
; -3.102 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.908      ; 5.698      ;
; -3.101 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.908      ; 5.697      ;
; -3.100 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.908      ; 5.696      ;
; -3.100 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.908      ; 5.696      ;
; -2.718 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.908      ; 5.814      ;
; -2.715 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.908      ; 5.811      ;
; -2.712 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.908      ; 5.808      ;
; -2.710 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.907      ; 5.805      ;
; -2.710 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.907      ; 5.805      ;
; -2.710 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.907      ; 5.805      ;
; -2.597 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.908      ; 5.693      ;
; -2.596 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.908      ; 5.692      ;
; -2.595 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.908      ; 5.691      ;
; -2.594 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.908      ; 5.690      ;
; -2.594 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.908      ; 5.690      ;
; -2.334 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 3.221      ;
; -2.331 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 3.218      ;
; -2.328 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 3.215      ;
; -2.326 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.089     ; 3.212      ;
; -2.326 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.089     ; 3.212      ;
; -2.326 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.089     ; 3.212      ;
; -2.213 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 3.100      ;
; -2.212 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 3.099      ;
; -2.211 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 3.098      ;
; -2.210 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 3.097      ;
; -2.210 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 3.097      ;
; -2.205 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                               ; clk_pc      ; 1.000        ; -0.005     ; 3.175      ;
; -2.129 ; fetch:inst4|PC[8]~_emulated                                                                        ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.055     ; 3.069      ;
; -2.108 ; fetch:inst4|PC[0]~_emulated                                                                        ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.055     ; 3.048      ;
; -2.047 ; fetch:inst4|PC[0]~_emulated                                                                        ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.056     ; 2.986      ;
; -2.041 ; nRST                                                                                               ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.500        ; 1.908      ; 4.424      ;
; -2.039 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                               ; clk_pc      ; 1.000        ; -0.005     ; 3.009      ;
; -2.016 ; super_register_bank:inst2|Working_register[1]                                                      ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.086     ; 2.905      ;
; -2.014 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.056     ; 2.953      ;
; -2.013 ; super_register_bank:inst2|Working_register[1]                                                      ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.086     ; 2.902      ;
; -2.010 ; super_register_bank:inst2|Working_register[1]                                                      ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.086     ; 2.899      ;
; -2.008 ; super_register_bank:inst2|Working_register[1]                                                      ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.087     ; 2.896      ;
; -2.008 ; super_register_bank:inst2|Working_register[1]                                                      ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.087     ; 2.896      ;
; -2.008 ; super_register_bank:inst2|Working_register[1]                                                      ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.087     ; 2.896      ;
; -1.997 ; super_register_bank:inst2|Working_register[11]                                                     ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 2.884      ;
; -1.994 ; super_register_bank:inst2|Working_register[11]                                                     ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 2.881      ;
; -1.992 ; fetch:inst4|PC[2]~_emulated                                                                        ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.055     ; 2.932      ;
; -1.991 ; super_register_bank:inst2|Working_register[11]                                                     ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 2.878      ;
; -1.989 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.055     ; 2.929      ;
; -1.989 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.055     ; 2.929      ;
; -1.989 ; super_register_bank:inst2|Working_register[11]                                                     ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.089     ; 2.875      ;
; -1.989 ; super_register_bank:inst2|Working_register[11]                                                     ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.089     ; 2.875      ;
; -1.989 ; super_register_bank:inst2|Working_register[11]                                                     ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.089     ; 2.875      ;
; -1.984 ; fetch:inst4|PC[4]~_emulated                                                                        ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.055     ; 2.924      ;
; -1.980 ; nRST                                                                                               ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.500        ; 1.907      ; 4.362      ;
; -1.973 ; super_register_bank:inst2|Working_register[12]                                                     ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 2.860      ;
; -1.970 ; super_register_bank:inst2|Working_register[12]                                                     ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 2.857      ;
; -1.968 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.055     ; 2.908      ;
; -1.967 ; super_register_bank:inst2|Working_register[12]                                                     ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.088     ; 2.854      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'nRST'                                                                              ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; -1.901 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.500        ; 1.856      ; 3.537      ;
; -1.315 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 1.000        ; 1.856      ; 3.451      ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_rom'                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.618 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 2.174      ; 4.292      ;
; -1.600 ; fetch:inst4|PC[4]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.192      ; 2.792      ;
; -1.569 ; fetch:inst4|PC[2]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.192      ; 2.761      ;
; -1.558 ; fetch:inst4|PC[0]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.192      ; 2.750      ;
; -1.467 ; fetch:inst4|PC[6]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.193      ; 2.660      ;
; -1.441 ; fetch:inst4|PC[10]~1                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.261      ; 2.702      ;
; -1.431 ; fetch:inst4|PC[1]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.192      ; 2.623      ;
; -1.368 ; fetch:inst4|PC[7]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.193      ; 2.561      ;
; -1.361 ; fetch:inst4|PC[2]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.219     ; 2.142      ;
; -1.359 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; nRST         ; clk_rom     ; 0.500        ; 2.174      ; 4.033      ;
; -1.344 ; fetch:inst4|PC[1]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.219     ; 2.125      ;
; -1.340 ; fetch:inst4|PC[3]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.193      ; 2.533      ;
; -1.332 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 2.174      ; 4.006      ;
; -1.331 ; fetch:inst4|PC[5]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.192      ; 2.523      ;
; -1.284 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 1.763      ; 3.547      ;
; -1.266 ; fetch:inst4|PC[4]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.219     ; 2.047      ;
; -1.239 ; fetch:inst4|PC[5]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.219     ; 2.020      ;
; -1.214 ; fetch:inst4|PC[0]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.219     ; 1.995      ;
; -1.191 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; nRST         ; clk_rom     ; 0.500        ; 1.763      ; 3.454      ;
; -1.169 ; fetch:inst4|PC[6]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.218     ; 1.951      ;
; -1.136 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store                    ; nRST         ; clk_rom     ; 0.500        ; 1.907      ; 3.518      ;
; -1.117 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; clk_rom      ; clk_rom     ; 1.000        ; 0.212      ; 2.349      ;
; -1.117 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_rom      ; clk_rom     ; 1.000        ; 0.212      ; 2.349      ;
; -1.115 ; fetch:inst4|PC[7]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.218     ; 1.897      ;
; -1.109 ; fetch:inst4|PC[3]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.218     ; 1.891      ;
; -1.107 ; fetch:inst4|PC[10]~1                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; -0.150     ; 1.957      ;
; -1.030 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 1.763      ; 3.293      ;
; -1.007 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 2.174      ; 4.181      ;
; -0.964 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; clk_rom      ; clk_rom     ; 1.000        ; -0.218     ; 1.766      ;
; -0.964 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_rom      ; clk_rom     ; 1.000        ; -0.218     ; 1.766      ;
; -0.780 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; nRST         ; clk_rom     ; 1.000        ; 2.174      ; 3.954      ;
; -0.683 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 1.763      ; 3.446      ;
; -0.649 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 2.174      ; 3.823      ;
; -0.608 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; nRST         ; clk_rom     ; 1.000        ; 1.763      ; 3.371      ;
; -0.465 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store                    ; nRST         ; clk_rom     ; 1.000        ; 1.907      ; 3.347      ;
; -0.353 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 1.763      ; 3.116      ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg'                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                ; Launch Clock                                                                                       ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.907 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.621      ; 4.917      ;
; -1.879 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.776      ; 4.100      ;
; -1.872 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.593      ; 4.924      ;
; -1.823 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.745      ; 4.125      ;
; -1.742 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.732      ; 4.193      ;
; -1.724 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.735      ; 4.214      ;
; -1.666 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.619      ; 4.156      ;
; -1.657 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.625      ; 4.171      ;
; -1.641 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.625      ; 4.187      ;
; -1.620 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.623      ; 5.206      ;
; -1.585 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.595      ; 5.213      ;
; -1.420 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.621      ; 4.924      ;
; -1.399 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.776      ; 4.100      ;
; -1.399 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.593      ; 4.917      ;
; -1.358 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 5.592      ; 4.437      ;
; -1.341 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.745      ; 4.127      ;
; -1.255 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.732      ; 4.200      ;
; -1.237 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.735      ; 4.221      ;
; -1.179 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.619      ; 4.163      ;
; -1.170 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.625      ; 4.178      ;
; -1.161 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.625      ; 4.187      ;
; -1.133 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.623      ; 5.213      ;
; -1.112 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.595      ; 5.206      ;
; -0.871 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 5.592      ; 4.444      ;
; -0.088 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.624      ; 6.739      ;
; -0.053 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.596      ; 6.746      ;
; 0.396  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.783      ; 7.382      ;
; 0.399  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.624      ; 6.746      ;
; 0.402  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.861      ; 5.293      ;
; 0.408  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.579      ; 7.190      ;
; 0.420  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.596      ; 6.739      ;
; 0.427  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.860      ; 5.317      ;
; 0.431  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.755      ; 7.389      ;
; 0.436  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.551      ; 7.190      ;
; 0.482  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.816      ; 5.328      ;
; 0.500  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.585      ; 5.288      ;
; 0.516  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.859      ; 5.405      ;
; 0.525  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.583      ; 5.311      ;
; 0.528  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.557      ; 5.288      ;
; 0.560  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.555      ; 5.318      ;
; 0.565  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.717      ; 7.485      ;
; 0.578  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.181      ; 4.962      ;
; 0.600  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.689      ; 7.492      ;
; 0.603  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Type[6]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.823      ; 5.456      ;
; 0.612  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.153      ; 4.968      ;
; 0.639  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.857      ; 5.526      ;
; 0.676  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.812      ; 5.518      ;
; 0.687  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.858      ; 5.575      ;
; 0.695  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 3.971      ; 4.696      ;
; 0.746  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.013      ; 4.789      ;
; 0.789  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|KMux     ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.818      ; 5.637      ;
; 0.796  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.586      ; 7.585      ;
; 0.800  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.581      ; 7.584      ;
; 0.824  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.558      ; 7.585      ;
; 0.828  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.553      ; 7.584      ;
; 0.837  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.575      ; 7.615      ;
; 0.848  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.860      ; 5.738      ;
; 0.862  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.620      ; 7.685      ;
; 0.872  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.547      ; 7.622      ;
; 0.883  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.783      ; 7.389      ;
; 0.888  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.579      ; 7.190      ;
; 0.890  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MR       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.954      ; 5.874      ;
; 0.897  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.592      ; 7.692      ;
; 0.904  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.755      ; 7.382      ;
; 0.916  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.551      ; 7.190      ;
; 0.930  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.833      ; 5.293      ;
; 0.955  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.832      ; 5.317      ;
; 0.980  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.585      ; 5.288      ;
; 0.981  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.623      ; 7.807      ;
; 1.008  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.557      ; 5.288      ;
; 1.009  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.595      ; 7.807      ;
; 1.010  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.788      ; 5.328      ;
; 1.012  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.583      ; 5.318      ;
; 1.024  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.622      ; 7.849      ;
; 1.033  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.555      ; 5.311      ;
; 1.044  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.831      ; 5.405      ;
; 1.052  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.717      ; 7.492      ;
; 1.052  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 6.594      ; 7.849      ;
; 1.064  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.181      ; 4.968      ;
; 1.073  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.689      ; 7.485      ;
; 1.086  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.153      ; 4.962      ;
; 1.131  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Type[6]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.795      ; 5.456      ;
; 1.167  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.829      ; 5.526      ;
; 1.204  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.784      ; 5.518      ;
; 1.215  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.830      ; 5.575      ;
; 1.276  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.586      ; 7.585      ;
; 1.280  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.581      ; 7.584      ;
; 1.304  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.558      ; 7.585      ;
; 1.308  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.553      ; 7.584      ;
; 1.309  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.418      ; 3.757      ;
; 1.317  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|KMux     ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.790      ; 5.637      ;
; 1.324  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.575      ; 7.622      ;
; 1.345  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.547      ; 7.615      ;
; 1.349  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.620      ; 7.692      ;
; 1.370  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.592      ; 7.685      ;
; 1.376  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.832      ; 5.738      ;
; 1.411  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.820      ; 4.261      ;
; 1.418  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MR       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.926      ; 5.874      ;
; 1.461  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.623      ; 7.807      ;
; 1.489  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 6.595      ; 7.807      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                    ;
+--------+----------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.704 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.517      ; 2.813      ;
; -0.433 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.522      ; 3.089      ;
; -0.316 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.518      ; 3.202      ;
; -0.233 ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.517      ; 2.804      ;
; 0.036  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.515      ; 3.551      ;
; 0.058  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.522      ; 3.100      ;
; 0.062  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.511      ; 3.573      ;
; 0.150  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.534      ; 3.684      ;
; 0.158  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.518      ; 3.196      ;
; 0.305  ; decoder:inst1|ALUC[0]            ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 1.198      ; 1.503      ;
; 0.309  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.797      ; 4.106      ;
; 0.439  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.533      ; 3.972      ;
; 0.505  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.520      ; 4.025      ;
; 0.523  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.515      ; 3.558      ;
; 0.531  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.511      ; 3.562      ;
; 0.576  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.516      ; 4.092      ;
; 0.584  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.525      ; 4.109      ;
; 0.588  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.532      ; 4.120      ;
; 0.619  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.511      ; 4.130      ;
; 0.638  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.534      ; 3.692      ;
; 0.706  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.527      ; 4.233      ;
; 0.772  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.528      ; 4.300      ;
; 0.779  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; 0.000        ; 3.528      ; 4.307      ;
; 0.779  ; constant_reg:inst6|k_out[4]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.604      ; 2.413      ;
; 0.780  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[0]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.615      ; 2.425      ;
; 0.782  ; decoder:inst1|ALUC[0]            ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 1.198      ; 1.500      ;
; 0.816  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.797      ; 4.133      ;
; 0.922  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.533      ; 3.975      ;
; 1.003  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.520      ; 4.043      ;
; 1.022  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.525      ; 4.067      ;
; 1.050  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.516      ; 4.086      ;
; 1.078  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.532      ; 4.130      ;
; 1.116  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.511      ; 4.147      ;
; 1.143  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.527      ; 4.190      ;
; 1.196  ; constant_reg:inst6|k_out[2]      ; ALU:inst5|z[2]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.601      ; 2.827      ;
; 1.245  ; super_register_bank:inst2|r0[3]  ; ALU:inst5|z[3]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.599      ; 2.874      ;
; 1.277  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.528      ; 4.325      ;
; 1.288  ; decoder:inst1|ALUC[0]            ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0] ; decoder:inst1|ALUC[0] ; -0.500       ; 3.528      ; 4.336      ;
; 1.311  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.603      ; 2.944      ;
; 1.327  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.603      ; 2.960      ;
; 1.341  ; constant_reg:inst6|k_out[12]     ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.603      ; 2.974      ;
; 1.422  ; constant_reg:inst6|k_out[11]     ; ALU:inst5|z[11]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.284      ; 2.736      ;
; 1.490  ; constant_reg:inst6|k_out[10]     ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.564      ; 3.084      ;
; 1.504  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.602      ; 3.136      ;
; 1.515  ; constant_reg:inst6|k_out[14]     ; ALU:inst5|z[14]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.616      ; 3.161      ;
; 1.534  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.288      ; 2.852      ;
; 1.561  ; constant_reg:inst6|k_out[11]     ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.287      ; 2.878      ;
; 1.577  ; constant_reg:inst6|k_out[10]     ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.287      ; 2.894      ;
; 1.581  ; carry_block:inst8|cy             ; ALU:inst5|z[4]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.620      ; 3.231      ;
; 1.621  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.606      ; 3.257      ;
; 1.637  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.606      ; 3.273      ;
; 1.640  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.296      ; 2.966      ;
; 1.643  ; carry_block:inst8|cy             ; ALU:inst5|z[8]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.623      ; 3.296      ;
; 1.652  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.597      ; 3.279      ;
; 1.665  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.614      ; 3.309      ;
; 1.672  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.597      ; 3.299      ;
; 1.702  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.611      ; 3.343      ;
; 1.712  ; constant_reg:inst6|k_out[8]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.294      ; 3.036      ;
; 1.712  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.611      ; 3.353      ;
; 1.722  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.602      ; 3.354      ;
; 1.727  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.601      ; 3.358      ;
; 1.728  ; carry_block:inst8|cy             ; ALU:inst5|z[6]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.626      ; 3.384      ;
; 1.743  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.601      ; 3.374      ;
; 1.747  ; constant_reg:inst6|k_out[5]      ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.609      ; 3.386      ;
; 1.753  ; constant_reg:inst6|k_out[14]     ; ALU:inst5|z[15]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.615      ; 3.398      ;
; 1.772  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.609      ; 3.411      ;
; 1.773  ; super_register_bank:inst2|r0[4]  ; ALU:inst5|z[4]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.603      ; 3.406      ;
; 1.774  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.289      ; 3.093      ;
; 1.776  ; carry_block:inst8|cy             ; ALU:inst5|z[9]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.625      ; 3.431      ;
; 1.783  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.609      ; 3.422      ;
; 1.788  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[6]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.609      ; 3.427      ;
; 1.800  ; super_register_bank:inst2|r0[12] ; ALU:inst5|z[12]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.599      ; 3.429      ;
; 1.801  ; constant_reg:inst6|k_out[5]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.606      ; 3.437      ;
; 1.803  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[5]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.609      ; 3.442      ;
; 1.804  ; super_register_bank:inst2|r19[0] ; ALU:inst5|z[0]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.615      ; 3.449      ;
; 1.808  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[1]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.592      ; 3.430      ;
; 1.808  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.878      ; 3.716      ;
; 1.808  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.606      ; 3.444      ;
; 1.816  ; super_register_bank:inst2|r0[7]  ; ALU:inst5|z[7]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.597      ; 3.443      ;
; 1.818  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[12]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.606      ; 3.454      ;
; 1.822  ; constant_reg:inst6|k_out[1]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.608      ; 3.460      ;
; 1.824  ; carry_block:inst8|cy             ; ALU:inst5|z[11]  ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.615      ; 3.469      ;
; 1.824  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.878      ; 3.732      ;
; 1.827  ; carry_block:inst8|cy             ; ALU:inst5|z[5]   ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.626      ; 3.483      ;
; 1.836  ; constant_reg:inst6|k_out[5]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.597      ; 3.463      ;
; 1.837  ; super_register_bank:inst2|r0[8]  ; ALU:inst5|z[8]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.606      ; 3.473      ;
; 1.842  ; constant_reg:inst6|k_out[0]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.608      ; 3.480      ;
; 1.844  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[8]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.291      ; 3.165      ;
; 1.846  ; super_register_bank:inst2|r0[3]  ; ALU:inst5|z[4]   ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.603      ; 3.479      ;
; 1.855  ; constant_reg:inst6|k_out[9]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.566      ; 3.451      ;
; 1.862  ; constant_reg:inst6|k_out[13]     ; ALU:inst5|z[13]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.278      ; 3.170      ;
; 1.875  ; constant_reg:inst6|k_out[3]      ; ALU:inst5|z[7]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.282      ; 3.187      ;
; 1.880  ; constant_reg:inst6|k_out[2]      ; ALU:inst5|z[4]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.608      ; 3.518      ;
; 1.881  ; carry_block:inst8|cy             ; ALU:inst5|z[10]  ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.895      ; 3.806      ;
; 1.885  ; carry_block:inst8|cy             ; ALU:inst5|z[12]  ; clk_pc                ; decoder:inst1|ALUC[0] ; 0.000        ; 1.618      ; 3.533      ;
; 1.889  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.883      ; 3.802      ;
; 1.892  ; constant_reg:inst6|k_out[6]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.613      ; 3.535      ;
; 1.893  ; super_register_bank:inst2|r0[11] ; ALU:inst5|z[11]  ; clk_reg               ; decoder:inst1|ALUC[0] ; 0.000        ; 1.596      ; 3.519      ;
; 1.894  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[9]   ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.613      ; 3.537      ;
; 1.899  ; constant_reg:inst6|k_out[7]      ; ALU:inst5|z[10]  ; clk_k                 ; decoder:inst1|ALUC[0] ; 0.000        ; 1.883      ; 3.812      ;
+--------+----------------------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_pc'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                      ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.312 ; carry_block:inst8|cy                                                                               ; carry_block:inst8|cy         ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.055      ; 0.511      ;
; 0.389 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.125      ; 0.698      ;
; 0.392 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.125      ; 0.701      ;
; 0.393 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.125      ; 0.702      ;
; 0.408 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.126      ; 0.718      ;
; 0.409 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.126      ; 0.719      ;
; 0.478 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.126      ; 0.788      ;
; 0.545 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.126      ; 0.855      ;
; 0.563 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.126      ; 0.873      ;
; 0.645 ; ALU:inst5|cy_out                                                                                   ; carry_block:inst8|cy         ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.825      ; 1.144      ;
; 0.710 ; clk_pc                                                                                             ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.982      ; 2.836      ;
; 0.770 ; clk_pc                                                                                             ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.982      ; 2.896      ;
; 0.823 ; decoder:inst1|ALUC[0]                                                                              ; carry_block:inst8|cy         ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; 0.000        ; 1.976      ; 2.973      ;
; 0.884 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.981      ; 3.242      ;
; 0.895 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.981      ; 3.253      ;
; 0.910 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.981      ; 3.268      ;
; 0.932 ; clk_pc                                                                                             ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.982      ; 3.058      ;
; 0.956 ; clk_pc                                                                                             ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.982      ; 3.082      ;
; 0.964 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.982      ; 3.323      ;
; 0.993 ; clk_pc                                                                                             ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.981      ; 3.118      ;
; 0.996 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.982      ; 3.355      ;
; 0.998 ; clk_pc                                                                                             ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.981      ; 3.123      ;
; 0.999 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.982      ; 3.358      ;
; 1.013 ; clk_pc                                                                                             ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.982      ; 3.139      ;
; 1.014 ; clk_pc                                                                                             ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.982      ; 3.140      ;
; 1.015 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.982      ; 3.374      ;
; 1.024 ; clk_pc                                                                                             ; fetch:inst4|PC[0]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.982      ; 3.150      ;
; 1.033 ; clk_pc                                                                                             ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.982      ; 3.159      ;
; 1.069 ; nRST                                                                                               ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.982      ; 3.235      ;
; 1.085 ; clk_pc                                                                                             ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.981      ; 3.210      ;
; 1.144 ; nRST                                                                                               ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.981      ; 3.309      ;
; 1.147 ; nRST                                                                                               ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.982      ; 3.313      ;
; 1.163 ; nRST                                                                                               ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.982      ; 3.329      ;
; 1.171 ; nRST                                                                                               ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.982      ; 3.337      ;
; 1.212 ; nRST                                                                                               ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.981      ; 3.377      ;
; 1.237 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.982      ; 3.596      ;
; 1.241 ; nRST                                                                                               ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.982      ; 3.407      ;
; 1.291 ; nRST                                                                                               ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.982      ; 3.457      ;
; 1.309 ; nRST                                                                                               ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.982      ; 3.475      ;
; 1.315 ; decoder:inst1|ALUC[0]                                                                              ; carry_block:inst8|cy         ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 1.976      ; 2.965      ;
; 1.330 ; nRST                                                                                               ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.982      ; 3.496      ;
; 1.341 ; nRST                                                                                               ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.981      ; 3.506      ;
; 1.362 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.126      ; 1.672      ;
; 1.364 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.126      ; 1.674      ;
; 1.367 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.126      ; 1.677      ;
; 1.368 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[1]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.831      ; 1.873      ;
; 1.368 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[2]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.831      ; 1.873      ;
; 1.369 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[5]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.831      ; 1.874      ;
; 1.370 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[4]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.831      ; 1.875      ;
; 1.371 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[0]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.831      ; 1.876      ;
; 1.386 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.981      ; 3.244      ;
; 1.402 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.981      ; 3.260      ;
; 1.411 ; clk_pc                                                                                             ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 1.982      ; 3.057      ;
; 1.414 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.981      ; 3.272      ;
; 1.440 ; clk_pc                                                                                             ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 1.982      ; 3.086      ;
; 1.470 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.982      ; 3.329      ;
; 1.481 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[7]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.830      ; 1.985      ;
; 1.481 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[6]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.830      ; 1.985      ;
; 1.481 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[3]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.830      ; 1.985      ;
; 1.483 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[8]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.831      ; 1.988      ;
; 1.486 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[10]~_emulated ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.831      ; 1.991      ;
; 1.489 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[9]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.831      ; 1.994      ;
; 1.499 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.982      ; 3.358      ;
; 1.503 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.982      ; 3.362      ;
; 1.515 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.982      ; 3.374      ;
; 1.595 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.061      ; 1.840      ;
; 1.595 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.061      ; 1.840      ;
; 1.596 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.061      ; 1.841      ;
; 1.597 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.061      ; 1.842      ;
; 1.598 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.061      ; 1.843      ;
; 1.616 ; clk_pc                                                                                             ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 1.982      ; 3.262      ;
; 1.636 ; clk_pc                                                                                             ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 1.982      ; 3.282      ;
; 1.641 ; clk_pc                                                                                             ; fetch:inst4|PC[0]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 1.982      ; 3.287      ;
; 1.653 ; clk_pc                                                                                             ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 1.982      ; 3.299      ;
; 1.658 ; clk_pc                                                                                             ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 1.981      ; 3.303      ;
; 1.681 ; clk_pc                                                                                             ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 1.981      ; 3.326      ;
; 1.682 ; clk_pc                                                                                             ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 1.982      ; 3.328      ;
; 1.700 ; clk_pc                                                                                             ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 1.982      ; 3.346      ;
; 1.701 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.063      ; 1.948      ;
; 1.701 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.063      ; 1.948      ;
; 1.702 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.063      ; 1.949      ;
; 1.703 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.063      ; 1.950      ;
; 1.703 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.063      ; 1.950      ;
; 1.725 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.060      ; 1.969      ;
; 1.726 ; nRST                                                                                               ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                               ; clk_pc      ; -0.500       ; 1.982      ; 3.392      ;
; 1.728 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.060      ; 1.972      ;
; 1.729 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.060      ; 1.973      ;
; 1.734 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.061      ; 1.979      ;
; 1.739 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.061      ; 1.984      ;
; 1.739 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.061      ; 1.984      ;
; 1.744 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.982      ; 3.603      ;
; 1.751 ; clk_pc                                                                                             ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 1.981      ; 3.396      ;
; 1.761 ; fetch:inst4|PC[3]~_emulated                                                                        ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.055      ; 1.960      ;
; 1.775 ; nRST                                                                                               ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                               ; clk_pc      ; -0.500       ; 1.981      ; 3.440      ;
; 1.812 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.062      ; 2.058      ;
; 1.812 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.062      ; 2.058      ;
; 1.812 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.062      ; 2.058      ;
; 1.814 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.063      ; 2.061      ;
; 1.817 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.063      ; 2.064      ;
; 1.820 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.063      ; 2.067      ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_ram'                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.423 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.361      ; 0.993      ;
; 0.465 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.360      ; 1.034      ;
; 0.487 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.360      ; 1.056      ;
; 0.498 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.359      ; 1.066      ;
; 0.501 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.360      ; 1.070      ;
; 0.503 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.360      ; 1.072      ;
; 0.509 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.360      ; 1.078      ;
; 0.513 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.360      ; 1.082      ;
; 0.521 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.360      ; 1.090      ;
; 0.522 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.360      ; 1.091      ;
; 0.526 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.360      ; 1.095      ;
; 0.624 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.365      ; 1.198      ;
; 0.627 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.361      ; 1.197      ;
; 0.667 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.361      ; 1.237      ;
; 0.692 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.365      ; 1.266      ;
; 0.700 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.361      ; 1.270      ;
; 3.520 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.116     ; 0.603      ;
; 3.523 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.110     ; 0.612      ;
; 3.525 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.116     ; 0.608      ;
; 3.525 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.085     ; 0.639      ;
; 3.557 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.113     ; 0.643      ;
; 3.575 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.113     ; 0.661      ;
; 3.659 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.218     ; 0.640      ;
; 3.659 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.219     ; 0.639      ;
; 3.666 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.230     ; 0.635      ;
; 3.667 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.220     ; 0.646      ;
; 3.703 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.260     ; 0.642      ;
; 3.708 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.082     ; 0.825      ;
; 3.721 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.257     ; 0.663      ;
; 3.833 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.217     ; 0.815      ;
; 3.844 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.216     ; 0.827      ;
; 3.869 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.215     ; 0.853      ;
; 3.901 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.260     ; 0.840      ;
; 3.910 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.227     ; 0.882      ;
; 3.931 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.257     ; 0.873      ;
; 3.993 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.107     ; 1.085      ;
; 4.605 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.836     ; 0.968      ;
; 4.649 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.839     ; 1.009      ;
; 4.679 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.899     ; 0.979      ;
; 4.899 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -3.896     ; 1.202      ;
; 5.100 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; -0.500       ; -3.831     ; 0.968      ;
; 5.144 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; -0.500       ; -3.834     ; 1.009      ;
; 5.174 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; -0.500       ; -3.894     ; 0.979      ;
; 5.394 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; -0.500       ; -3.891     ; 1.202      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                      ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.680 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.321      ; 3.378      ;
; 0.695 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.318      ; 3.390      ;
; 1.005 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.321      ; 3.703      ;
; 1.047 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.322      ; 3.746      ;
; 1.072 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.993      ; 3.442      ;
; 1.186 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.321      ; 3.384      ;
; 1.195 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.318      ; 3.390      ;
; 1.278 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.992      ; 3.647      ;
; 1.321 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.993      ; 3.691      ;
; 1.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.321      ; 4.047      ;
; 1.381 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.318      ; 4.076      ;
; 1.402 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.992      ; 3.771      ;
; 1.511 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.321      ; 3.709      ;
; 1.512 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 2.321      ; 4.210      ;
; 1.549 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.322      ; 3.748      ;
; 1.572 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.993      ; 3.442      ;
; 1.580 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.989      ; 3.946      ;
; 1.626 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.993      ; 3.996      ;
; 1.672 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.992      ; 4.041      ;
; 1.734 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.989      ; 4.100      ;
; 1.735 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.989      ; 4.101      ;
; 1.783 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.992      ; 3.652      ;
; 1.822 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.993      ; 3.692      ;
; 1.856 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.321      ; 4.054      ;
; 1.888 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.318      ; 4.083      ;
; 1.909 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.992      ; 3.778      ;
; 2.019 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 2.321      ; 4.217      ;
; 2.087 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.989      ; 3.953      ;
; 2.133 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.993      ; 4.003      ;
; 2.179 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.992      ; 4.048      ;
; 2.241 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.989      ; 4.107      ;
; 2.242 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.989      ; 4.108      ;
; 3.748 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.555      ; 4.487      ;
; 3.748 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.555      ; 4.487      ;
; 3.821 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.558      ; 4.563      ;
; 3.821 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.558      ; 4.563      ;
; 3.821 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.558      ; 4.563      ;
; 3.821 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.558      ; 4.563      ;
; 3.851 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.226      ; 4.261      ;
; 3.851 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.226      ; 4.261      ;
; 3.900 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.559      ; 4.643      ;
; 4.153 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.226      ; 4.563      ;
; 4.159 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.229      ; 4.572      ;
; 4.159 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.229      ; 4.572      ;
; 4.262 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.230      ; 4.676      ;
; 4.272 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.230      ; 4.686      ;
; 4.272 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.230      ; 4.686      ;
; 4.380 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.229      ; 4.793      ;
; 5.012 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.669     ; 1.517      ;
; 5.012 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.669     ; 1.517      ;
; 5.065 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.998     ; 1.241      ;
; 5.065 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.998     ; 1.241      ;
; 5.080 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.666     ; 1.588      ;
; 5.080 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.666     ; 1.588      ;
; 5.080 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.666     ; 1.588      ;
; 5.080 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.666     ; 1.588      ;
; 5.120 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.665     ; 1.629      ;
; 5.396 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.998     ; 1.572      ;
; 5.419 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.995     ; 1.598      ;
; 5.419 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.995     ; 1.598      ;
; 5.479 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.994     ; 1.659      ;
; 5.486 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.994     ; 1.666      ;
; 5.486 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.994     ; 1.666      ;
; 5.507 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.664     ; 1.517      ;
; 5.507 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.664     ; 1.517      ;
; 5.560 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.993     ; 1.241      ;
; 5.560 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.993     ; 1.241      ;
; 5.575 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.661     ; 1.588      ;
; 5.575 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.661     ; 1.588      ;
; 5.575 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.661     ; 1.588      ;
; 5.575 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.661     ; 1.588      ;
; 5.615 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.660     ; 1.629      ;
; 5.629 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -3.995     ; 1.808      ;
; 5.891 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.993     ; 1.572      ;
; 5.914 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.990     ; 1.598      ;
; 5.914 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.990     ; 1.598      ;
; 5.974 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.989     ; 1.659      ;
; 5.981 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.989     ; 1.666      ;
; 5.981 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.989     ; 1.666      ;
; 6.124 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -3.990     ; 1.808      ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_rom'                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.790 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 1.826      ; 2.825      ;
; 0.908 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 2.254      ; 3.371      ;
; 0.964 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; nRST         ; clk_rom     ; 0.000        ; 1.826      ; 2.999      ;
; 0.978 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 1.826      ; 3.013      ;
; 1.067 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store                    ; nRST         ; clk_rom     ; 0.000        ; 1.981      ; 3.232      ;
; 1.143 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 2.254      ; 3.606      ;
; 1.197 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; nRST         ; clk_rom     ; 0.000        ; 2.254      ; 3.660      ;
; 1.309 ; fetch:inst4|PC[10]~1                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; -0.030     ; 1.488      ;
; 1.458 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; clk_rom      ; clk_rom     ; 0.000        ; -0.081     ; 1.546      ;
; 1.458 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_rom      ; clk_rom     ; 0.000        ; -0.081     ; 1.546      ;
; 1.464 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 1.826      ; 2.999      ;
; 1.532 ; fetch:inst4|PC[10]~1                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.398      ; 2.139      ;
; 1.579 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; clk_rom      ; clk_rom     ; 0.000        ; 0.328      ; 2.076      ;
; 1.579 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_rom      ; clk_rom     ; 0.000        ; 0.328      ; 2.076      ;
; 1.603 ; fetch:inst4|PC[3]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.081     ; 1.731      ;
; 1.610 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 2.254      ; 3.573      ;
; 1.614 ; fetch:inst4|PC[7]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.081     ; 1.742      ;
; 1.621 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 1.826      ; 3.156      ;
; 1.621 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; nRST         ; clk_rom     ; -0.500       ; 1.826      ; 3.156      ;
; 1.660 ; fetch:inst4|PC[6]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.081     ; 1.788      ;
; 1.681 ; fetch:inst4|PC[0]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.082     ; 1.808      ;
; 1.723 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 2.254      ; 3.686      ;
; 1.723 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; nRST         ; clk_rom     ; -0.500       ; 2.254      ; 3.686      ;
; 1.733 ; fetch:inst4|PC[5]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.082     ; 1.860      ;
; 1.737 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store                    ; nRST         ; clk_rom     ; -0.500       ; 1.981      ; 3.402      ;
; 1.772 ; fetch:inst4|PC[4]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.082     ; 1.899      ;
; 1.778 ; fetch:inst4|PC[5]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.346      ; 2.333      ;
; 1.779 ; fetch:inst4|PC[3]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.347      ; 2.335      ;
; 1.811 ; fetch:inst4|PC[1]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.082     ; 1.938      ;
; 1.830 ; fetch:inst4|PC[2]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.082     ; 1.957      ;
; 1.835 ; fetch:inst4|PC[7]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.347      ; 2.391      ;
; 1.845 ; fetch:inst4|PC[1]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.346      ; 2.400      ;
; 1.886 ; fetch:inst4|PC[6]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.347      ; 2.442      ;
; 1.969 ; fetch:inst4|PC[0]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.346      ; 2.524      ;
; 1.971 ; fetch:inst4|PC[2]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.346      ; 2.526      ;
; 2.039 ; fetch:inst4|PC[4]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.346      ; 2.594      ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_reg'                                                                                                                    ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; 1.276 ; ALU:inst5|z[15] ; super_register_bank:inst2|r14[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.397     ; 0.053      ;
; 1.277 ; ALU:inst5|z[14] ; super_register_bank:inst2|r15[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.398     ; 0.053      ;
; 1.681 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.382     ; 0.473      ;
; 1.702 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r12[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.387     ; 0.489      ;
; 1.866 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r18[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.384     ; 0.656      ;
; 1.867 ; ALU:inst5|z[15] ; super_register_bank:inst2|r8[15]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.396     ; 0.645      ;
; 1.868 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.400     ; 0.642      ;
; 1.880 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r14[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.383     ; 0.671      ;
; 1.952 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r26[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.387     ; 0.739      ;
; 1.972 ; ALU:inst5|z[14] ; super_register_bank:inst2|r10[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.401     ; 0.745      ;
; 1.977 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r8[8]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.390     ; 0.761      ;
; 1.982 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r25[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.389     ; 0.767      ;
; 2.011 ; ALU:inst5|z[12] ; super_register_bank:inst2|r14[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.389     ; 0.796      ;
; 2.013 ; ALU:inst5|z[15] ; super_register_bank:inst2|r19[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.395     ; 0.792      ;
; 2.018 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r12[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.392     ; 0.800      ;
; 2.027 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r17[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.383     ; 0.818      ;
; 2.031 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.384     ; 0.821      ;
; 2.041 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.384     ; 0.831      ;
; 2.047 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r19[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.390     ; 0.831      ;
; 2.051 ; ALU:inst5|z[12] ; super_register_bank:inst2|r16[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.388     ; 0.837      ;
; 2.053 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.388     ; 0.839      ;
; 2.055 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r17[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.384     ; 0.845      ;
; 2.059 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.374     ; 0.859      ;
; 2.072 ; ALU:inst5|z[13] ; super_register_bank:inst2|r3[13]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.374     ; 0.872      ;
; 2.076 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r7[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.384     ; 0.866      ;
; 2.078 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r2[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.387     ; 0.865      ;
; 2.079 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r6[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.387     ; 0.866      ;
; 2.082 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r22[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.375     ; 0.881      ;
; 2.092 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r9[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.384     ; 0.882      ;
; 2.093 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.379     ; 0.888      ;
; 2.110 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r14[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.393     ; 0.891      ;
; 2.110 ; ALU:inst5|z[2]  ; super_register_bank:inst2|Working_register[2]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.375     ; 0.909      ;
; 2.113 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r8[6]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.392     ; 0.895      ;
; 2.115 ; ALU:inst5|z[14] ; super_register_bank:inst2|r14[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.401     ; 0.888      ;
; 2.118 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r22[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.378     ; 0.914      ;
; 2.119 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r5[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.375     ; 0.918      ;
; 2.125 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.373     ; 0.926      ;
; 2.125 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r24[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.385     ; 0.914      ;
; 2.126 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r27[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.385     ; 0.915      ;
; 2.126 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r26[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.388     ; 0.912      ;
; 2.128 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r7[9]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.389     ; 0.913      ;
; 2.128 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r18[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.386     ; 0.916      ;
; 2.129 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r7[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.393     ; 0.910      ;
; 2.130 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r3[9]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.389     ; 0.915      ;
; 2.131 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r15[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.393     ; 0.912      ;
; 2.133 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r5[7]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.385     ; 0.922      ;
; 2.134 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r19[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.380     ; 0.928      ;
; 2.136 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r27[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.392     ; 0.918      ;
; 2.138 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r24[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.392     ; 0.920      ;
; 2.141 ; ALU:inst5|z[11] ; super_register_bank:inst2|r8[11]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.382     ; 0.933      ;
; 2.142 ; ALU:inst5|z[12] ; super_register_bank:inst2|r12[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.382     ; 0.934      ;
; 2.142 ; ALU:inst5|z[12] ; super_register_bank:inst2|r4[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.382     ; 0.934      ;
; 2.142 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r11[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.388     ; 0.928      ;
; 2.148 ; ALU:inst5|z[12] ; super_register_bank:inst2|r17[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.383     ; 0.939      ;
; 2.149 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r8[4]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.387     ; 0.936      ;
; 2.151 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r18[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.387     ; 0.938      ;
; 2.152 ; ALU:inst5|z[15] ; super_register_bank:inst2|r0[15]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.393     ; 0.933      ;
; 2.153 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.393     ; 0.934      ;
; 2.159 ; ALU:inst5|z[1]  ; super_register_bank:inst2|Working_register[1]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.376     ; 0.957      ;
; 2.164 ; ALU:inst5|z[10] ; super_register_bank:inst2|r13[10]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.637     ; 0.701      ;
; 2.164 ; ALU:inst5|z[15] ; super_register_bank:inst2|r5[15]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.400     ; 0.938      ;
; 2.168 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r13[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.391     ; 0.951      ;
; 2.183 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r9[8]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.394     ; 0.963      ;
; 2.187 ; ALU:inst5|z[12] ; super_register_bank:inst2|r9[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.389     ; 0.972      ;
; 2.187 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.386     ; 0.975      ;
; 2.188 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.393     ; 0.969      ;
; 2.190 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r21[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.382     ; 0.982      ;
; 2.192 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r18[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.375     ; 0.991      ;
; 2.193 ; ALU:inst5|z[15] ; super_register_bank:inst2|r9[15]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.400     ; 0.967      ;
; 2.194 ; ALU:inst5|z[14] ; super_register_bank:inst2|r22[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.393     ; 0.975      ;
; 2.202 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r26[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.399     ; 0.977      ;
; 2.206 ; ALU:inst5|z[11] ; super_register_bank:inst2|r26[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.389     ; 0.991      ;
; 2.206 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r22[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.388     ; 0.992      ;
; 2.207 ; ALU:inst5|z[13] ; super_register_bank:inst2|r5[13]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.380     ; 1.001      ;
; 2.208 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r6[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.385     ; 0.997      ;
; 2.209 ; ALU:inst5|z[11] ; super_register_bank:inst2|r25[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.391     ; 0.992      ;
; 2.211 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r26[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.402     ; 0.983      ;
; 2.213 ; ALU:inst5|z[12] ; super_register_bank:inst2|r13[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.389     ; 0.998      ;
; 2.213 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r23[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.376     ; 1.011      ;
; 2.227 ; ALU:inst5|z[13] ; super_register_bank:inst2|r18[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.374     ; 1.027      ;
; 2.228 ; ALU:inst5|z[14] ; super_register_bank:inst2|r25[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.406     ; 0.996      ;
; 2.228 ; ALU:inst5|z[14] ; super_register_bank:inst2|r16[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.400     ; 1.002      ;
; 2.232 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r8[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.380     ; 1.026      ;
; 2.233 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r18[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.378     ; 1.029      ;
; 2.236 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r15[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.382     ; 1.028      ;
; 2.238 ; ALU:inst5|z[14] ; super_register_bank:inst2|r17[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.400     ; 1.012      ;
; 2.238 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r22[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.383     ; 1.029      ;
; 2.239 ; ALU:inst5|z[12] ; super_register_bank:inst2|r8[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.385     ; 1.028      ;
; 2.240 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r16[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.383     ; 1.031      ;
; 2.242 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r21[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.379     ; 1.037      ;
; 2.246 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r15[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.388     ; 1.032      ;
; 2.255 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r20[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.375     ; 1.054      ;
; 2.255 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r13[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.396     ; 1.033      ;
; 2.256 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r19[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.398     ; 1.032      ;
; 2.257 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r9[7]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.385     ; 1.046      ;
; 2.258 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r23[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.375     ; 1.057      ;
; 2.259 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r26[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.394     ; 1.039      ;
; 2.259 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r0[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.379     ; 1.054      ;
; 2.260 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r1[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.381     ; 1.053      ;
; 2.260 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r13[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.381     ; 1.053      ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'nRST'                                                                              ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; 1.379 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.000        ; 1.913      ; 3.332      ;
; 1.969 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; -0.500       ; 1.913      ; 3.422      ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_pc'                                                                                ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.082 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.908      ; 2.301      ;
; 0.082 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.908      ; 2.301      ;
; 0.082 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.908      ; 2.301      ;
; 0.082 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.907      ; 2.300      ;
; 0.082 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.908      ; 2.301      ;
; 0.082 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.908      ; 2.301      ;
; 0.082 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.907      ; 2.300      ;
; 0.082 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.907      ; 2.300      ;
; 0.082 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.908      ; 2.301      ;
; 0.082 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.908      ; 2.301      ;
; 0.082 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.500        ; 1.908      ; 2.301      ;
; 0.695 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.908      ; 2.188      ;
; 0.695 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.908      ; 2.188      ;
; 0.695 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.908      ; 2.188      ;
; 0.695 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.907      ; 2.187      ;
; 0.695 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.908      ; 2.188      ;
; 0.695 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.908      ; 2.188      ;
; 0.695 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.907      ; 2.187      ;
; 0.695 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.907      ; 2.187      ;
; 0.695 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.908      ; 2.188      ;
; 0.695 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.908      ; 2.188      ;
; 0.695 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 1.000        ; 1.908      ; 2.188      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_reg'                                                                                    ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.091 ; nRST      ; super_register_bank:inst2|r14[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.298      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r10[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.298      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r12[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.915      ; 2.299      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r14[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.298      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r10[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.298      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r24[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.915      ; 2.299      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r27[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.915      ; 2.299      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r25[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.909      ; 2.293      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r24[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.915      ; 2.299      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r27[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.915      ; 2.299      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r14[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.298      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r10[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.298      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r14[11] ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.298      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r14[12] ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.298      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r10[12] ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.298      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r10[14] ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.298      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r12[7]  ; nRST         ; clk_reg     ; 0.500        ; 1.915      ; 2.299      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r24[7]  ; nRST         ; clk_reg     ; 0.500        ; 1.915      ; 2.299      ;
; 0.091 ; nRST      ; super_register_bank:inst2|r27[7]  ; nRST         ; clk_reg     ; 0.500        ; 1.915      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[6]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[6]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r24[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.911      ; 2.294      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r26[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.912      ; 2.295      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r27[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.911      ; 2.294      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r16[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r17[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r18[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.918      ; 2.301      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r6[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.910      ; 2.293      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r26[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.912      ; 2.295      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r16[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r17[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r26[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.912      ; 2.295      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r16[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r17[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[3]   ; nRST         ; clk_reg     ; 0.500        ; 1.913      ; 2.296      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.913      ; 2.296      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[3]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r26[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.912      ; 2.295      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r16[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r18[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r26[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.912      ; 2.295      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r17[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r6[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.910      ; 2.293      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r26[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.912      ; 2.295      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r16[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r18[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r17[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r16[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r17[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r6[15]  ; nRST         ; clk_reg     ; 0.500        ; 1.910      ; 2.293      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[15]  ; nRST         ; clk_reg     ; 0.500        ; 1.913      ; 2.296      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[15] ; nRST         ; clk_reg     ; 0.500        ; 1.913      ; 2.296      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[15]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r26[15] ; nRST         ; clk_reg     ; 0.500        ; 1.912      ; 2.295      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r18[15] ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r16[15] ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r17[15] ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r24[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.911      ; 2.294      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r26[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.912      ; 2.295      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r27[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.911      ; 2.294      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r16[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r17[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r18[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r2[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.910      ; 2.293      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r6[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.910      ; 2.293      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.913      ; 2.296      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.913      ; 2.296      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r26[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.912      ; 2.295      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r17[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.916      ; 2.299      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r24[10] ; nRST         ; clk_reg     ; 0.500        ; 1.911      ; 2.294      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r26[10] ; nRST         ; clk_reg     ; 0.500        ; 1.912      ; 2.295      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r27[10] ; nRST         ; clk_reg     ; 0.500        ; 1.911      ; 2.294      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r2[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.910      ; 2.293      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r6[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.910      ; 2.293      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r5[10]  ; nRST         ; clk_reg     ; 0.500        ; 1.914      ; 2.297      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[10] ; nRST         ; clk_reg     ; 0.500        ; 1.913      ; 2.296      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r1[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.913      ; 2.296      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r13[11] ; nRST         ; clk_reg     ; 0.500        ; 1.913      ; 2.296      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r6[11]  ; nRST         ; clk_reg     ; 0.500        ; 1.910      ; 2.293      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r24[11] ; nRST         ; clk_reg     ; 0.500        ; 1.911      ; 2.294      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r27[11] ; nRST         ; clk_reg     ; 0.500        ; 1.911      ; 2.294      ;
; 0.092 ; nRST      ; super_register_bank:inst2|r26[11] ; nRST         ; clk_reg     ; 0.500        ; 1.912      ; 2.295      ;
+-------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_reg'                                                                                                  ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.108 ; nRST      ; super_register_bank:inst2|r0[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r0[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.992      ; 2.068      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r0[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|Working_register[1] ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r7[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.992      ; 2.068      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.992      ; 2.068      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r0[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r0[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r7[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.992      ; 2.068      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.992      ; 2.068      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r10[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r14[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r7[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.992      ; 2.068      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.992      ; 2.068      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r0[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r0[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r7[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r24[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r27[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|Working_register[0] ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r14[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r10[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r0[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[15]             ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.992      ; 2.068      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r0[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r0[9]               ; nRST         ; clk_reg     ; 0.000        ; 1.994      ; 2.070      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[9]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[10]             ; nRST         ; clk_reg     ; 0.000        ; 1.992      ; 2.068      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[11]             ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[12]             ; nRST         ; clk_reg     ; 0.000        ; 1.992      ; 2.068      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r7[13]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[13]             ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.069      ;
; -0.108 ; nRST      ; super_register_bank:inst2|r15[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.992      ; 2.068      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.989      ; 2.066      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r6[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.989      ; 2.066      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r4[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r20[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.997      ; 2.074      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.997      ; 2.074      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r23[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r4[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r12[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r5[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r20[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r23[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.989      ; 2.066      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r6[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.989      ; 2.066      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r4[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r12[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r5[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r20[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r23[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r4[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r12[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.989      ; 2.066      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r6[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.989      ; 2.066      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r20[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r23[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.989      ; 2.066      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r6[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.989      ; 2.066      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r4[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r23[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r20[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.997      ; 2.074      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r4[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r20[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.997      ; 2.074      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.997      ; 2.074      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r23[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.989      ; 2.066      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r6[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.989      ; 2.066      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r4[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r12[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r20[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r23[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r4[15]              ; nRST         ; clk_reg     ; 0.000        ; 1.996      ; 2.073      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r12[15]             ; nRST         ; clk_reg     ; 0.000        ; 1.996      ; 2.073      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[15]             ; nRST         ; clk_reg     ; 0.000        ; 1.997      ; 2.074      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r23[15]             ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r20[15]             ; nRST         ; clk_reg     ; 0.000        ; 1.997      ; 2.074      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r2[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.989      ; 2.066      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r6[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.989      ; 2.066      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r4[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.996      ; 2.073      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r12[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.996      ; 2.073      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r20[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r23[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r4[9]               ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r12[9]              ; nRST         ; clk_reg     ; 0.000        ; 1.993      ; 2.070      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r20[9]              ; nRST         ; clk_reg     ; 0.000        ; 1.997      ; 2.074      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r22[9]              ; nRST         ; clk_reg     ; 0.000        ; 1.997      ; 2.074      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r23[9]              ; nRST         ; clk_reg     ; 0.000        ; 1.998      ; 2.075      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r4[10]              ; nRST         ; clk_reg     ; 0.000        ; 1.996      ; 2.073      ;
; -0.107 ; nRST      ; super_register_bank:inst2|r12[10]             ; nRST         ; clk_reg     ; 0.000        ; 1.996      ; 2.073      ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_pc'                                                                                  ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.087 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.982      ; 2.079      ;
; -0.087 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.982      ; 2.079      ;
; -0.087 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.982      ; 2.079      ;
; -0.087 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.981      ; 2.078      ;
; -0.087 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.982      ; 2.079      ;
; -0.087 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.982      ; 2.079      ;
; -0.087 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.981      ; 2.078      ;
; -0.087 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.981      ; 2.078      ;
; -0.087 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.982      ; 2.079      ;
; -0.087 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.982      ; 2.079      ;
; -0.087 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.000        ; 1.982      ; 2.079      ;
; 0.535  ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.982      ; 2.201      ;
; 0.535  ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.982      ; 2.201      ;
; 0.535  ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.982      ; 2.201      ;
; 0.535  ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.981      ; 2.200      ;
; 0.535  ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.982      ; 2.201      ;
; 0.535  ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.982      ; 2.201      ;
; 0.535  ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.981      ; 2.200      ;
; 0.535  ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.981      ; 2.200      ;
; 0.535  ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.982      ; 2.201      ;
; 0.535  ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.982      ; 2.201      ;
; 0.535  ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; -0.500       ; 1.982      ; 2.201      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                          ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; decoder:inst1|ALUC[0]                                                                              ; -6.411 ; -90.933       ;
; clk_reg                                                                                            ; -4.574 ; -1850.466     ;
; clk_k                                                                                              ; -3.518 ; -52.301       ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -3.263 ; -35.693       ;
; clk_ram                                                                                            ; -3.150 ; -15.623       ;
; clk_pc                                                                                             ; -2.996 ; -34.804       ;
; nRST                                                                                               ; -1.246 ; -1.246        ;
; clk_rom                                                                                            ; -1.138 ; -4.463        ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                           ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -1.440 ; -12.909       ;
; decoder:inst1|ALUC[0]                                                                              ; -0.555 ; -1.609        ;
; clk_k                                                                                              ; 0.130  ; 0.000         ;
; clk_pc                                                                                             ; 0.186  ; 0.000         ;
; clk_ram                                                                                            ; 0.204  ; 0.000         ;
; clk_rom                                                                                            ; 0.565  ; 0.000         ;
; clk_reg                                                                                            ; 0.831  ; 0.000         ;
; nRST                                                                                               ; 0.999  ; 0.000         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; clk_pc  ; -0.091 ; -1.001             ;
; clk_reg ; -0.082 ; -36.649            ;
+---------+--------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+---------+--------+-------------------+
; Clock   ; Slack  ; End Point TNS     ;
+---------+--------+-------------------+
; clk_reg ; -0.090 ; -39.987           ;
; clk_pc  ; -0.074 ; -0.811            ;
+---------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                            ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; clk_reg                                                                                            ; -3.000 ; -493.484      ;
; clk_k                                                                                              ; -3.000 ; -20.100       ;
; clk_pc                                                                                             ; -3.000 ; -15.652       ;
; clk_ram                                                                                            ; -3.000 ; -11.964       ;
; clk_rom                                                                                            ; -3.000 ; -8.548        ;
; nRST                                                                                               ; -3.000 ; -3.000        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.009  ; 0.000         ;
; decoder:inst1|ALUC[0]                                                                              ; 0.317  ; 0.000         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node          ; Launch Clock                                                                                       ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -6.411 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.251     ; 3.207      ;
; -6.356 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -3.250     ; 3.153      ;
; -5.953 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.293     ; 3.207      ;
; -5.898 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -3.292     ; 3.153      ;
; -5.783 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; 0.758      ; 6.716      ;
; -5.706 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.897     ; 3.899      ;
; -5.696 ; super_register_bank:inst2|r11[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.493     ; 5.240      ;
; -5.677 ; super_register_bank:inst2|r9[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.488     ; 5.226      ;
; -5.674 ; super_register_bank:inst2|r5[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.487     ; 5.224      ;
; -5.664 ; super_register_bank:inst2|r6[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.486     ; 5.215      ;
; -5.656 ; super_register_bank:inst2|r6[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.486     ; 5.207      ;
; -5.649 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.898     ; 3.841      ;
; -5.518 ; super_register_bank:inst2|r8[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.495     ; 5.060      ;
; -5.517 ; super_register_bank:inst2|r2[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.486     ; 5.068      ;
; -5.516 ; super_register_bank:inst2|r0[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 5.062      ;
; -5.499 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.902     ; 3.738      ;
; -5.477 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.901     ; 3.717      ;
; -5.451 ; super_register_bank:inst2|r1[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.487     ; 5.001      ;
; -5.445 ; super_register_bank:inst2|r2[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.486     ; 4.996      ;
; -5.442 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.891     ; 3.430      ;
; -5.433 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.890     ; 3.422      ;
; -5.429 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.888     ; 3.632      ;
; -5.427 ; super_register_bank:inst2|r0[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 4.973      ;
; -5.398 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.889     ; 3.599      ;
; -5.377 ; super_register_bank:inst2|r8[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 4.923      ;
; -5.374 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.887     ; 3.578      ;
; -5.354 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.888     ; 3.556      ;
; -5.349 ; super_register_bank:inst2|r3[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.492     ; 4.894      ;
; -5.346 ; super_register_bank:inst2|r0[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 4.892      ;
; -5.311 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.755     ; 3.626      ;
; -5.291 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.895     ; 3.474      ;
; -5.283 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; ALU:inst5|cy_out ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; 0.758      ; 6.716      ;
; -5.282 ; super_register_bank:inst2|r13[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.487     ; 4.832      ;
; -5.278 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.900     ; 3.456      ;
; -5.278 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.754     ; 3.594      ;
; -5.275 ; super_register_bank:inst2|r17[2]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.489     ; 4.823      ;
; -5.265 ; super_register_bank:inst2|r8[15]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 4.811      ;
; -5.264 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.898     ; 3.445      ;
; -5.263 ; super_register_bank:inst2|r9[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.488     ; 4.812      ;
; -5.259 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.899     ; 3.439      ;
; -5.258 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.894     ; 3.442      ;
; -5.255 ; super_register_bank:inst2|r15[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.490     ; 4.802      ;
; -5.247 ; super_register_bank:inst2|r4[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 4.793      ;
; -5.242 ; super_register_bank:inst2|r0[15]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.493     ; 4.786      ;
; -5.240 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.898     ; 3.419      ;
; -5.240 ; super_register_bank:inst2|r14[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 4.786      ;
; -5.230 ; super_register_bank:inst2|r11[8]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.493     ; 4.774      ;
; -5.229 ; super_register_bank:inst2|r6[12]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.483     ; 4.783      ;
; -5.218 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.897     ; 3.398      ;
; -5.210 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.898     ; 3.396      ;
; -5.194 ; super_register_bank:inst2|r6[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.486     ; 4.745      ;
; -5.188 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.897     ; 3.375      ;
; -5.179 ; super_register_bank:inst2|r9[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.497     ; 4.719      ;
; -5.164 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -1.855     ; 3.899      ;
; -5.149 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.885     ; 3.342      ;
; -5.139 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.890     ; 3.327      ;
; -5.123 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.889     ; 3.312      ;
; -5.121 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.901     ; 3.298      ;
; -5.112 ; super_register_bank:inst2|r9[0]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.488     ; 4.661      ;
; -5.107 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 1.000        ; -1.856     ; 3.841      ;
; -5.106 ; super_register_bank:inst2|r22[4]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.494     ; 4.649      ;
; -5.099 ; super_register_bank:inst2|r11[0]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.493     ; 4.643      ;
; -5.097 ; super_register_bank:inst2|r7[3]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.490     ; 4.644      ;
; -5.096 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.890     ; 3.347      ;
; -5.096 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.886     ; 3.288      ;
; -5.093 ; super_register_bank:inst2|r10[2]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.488     ; 4.642      ;
; -5.086 ; super_register_bank:inst2|r2[12]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.483     ; 4.640      ;
; -5.080 ; super_register_bank:inst2|r4[2]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 4.626      ;
; -5.078 ; super_register_bank:inst2|r12[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 4.624      ;
; -5.076 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.892     ; 3.262      ;
; -5.070 ; super_register_bank:inst2|r4[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 4.616      ;
; -5.063 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.889     ; 3.315      ;
; -5.059 ; super_register_bank:inst2|r6[1]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.483     ; 4.613      ;
; -5.057 ; super_register_bank:inst2|r0[0]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 4.603      ;
; -5.048 ; super_register_bank:inst2|r2[4]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.486     ; 4.599      ;
; -5.047 ; super_register_bank:inst2|r6[6]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.486     ; 4.598      ;
; -5.045 ; super_register_bank:inst2|r9[1]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.488     ; 4.594      ;
; -5.043 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.891     ; 3.230      ;
; -5.037 ; super_register_bank:inst2|r21[2]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 4.583      ;
; -5.035 ; super_register_bank:inst2|r11[4]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.493     ; 4.579      ;
; -5.032 ; super_register_bank:inst2|r10[14]                                                                  ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.488     ; 4.581      ;
; -5.030 ; super_register_bank:inst2|r15[7]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.490     ; 4.577      ;
; -5.029 ; super_register_bank:inst2|r17[12]                                                                  ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.492     ; 4.574      ;
; -5.025 ; super_register_bank:inst2|r0[9]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 4.571      ;
; -5.017 ; super_register_bank:inst2|r9[12]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.488     ; 4.566      ;
; -5.013 ; super_register_bank:inst2|r11[2]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.493     ; 4.557      ;
; -5.012 ; super_register_bank:inst2|r10[12]                                                                  ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.488     ; 4.561      ;
; -5.007 ; super_register_bank:inst2|r11[12]                                                                  ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.493     ; 4.551      ;
; -5.006 ; super_register_bank:inst2|r5[1]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.495     ; 4.548      ;
; -5.001 ; super_register_bank:inst2|r10[3]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.491     ; 4.547      ;
; -5.000 ; super_register_bank:inst2|r15[0]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.490     ; 4.547      ;
; -4.997 ; super_register_bank:inst2|r0[12]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.493     ; 4.541      ;
; -4.997 ; super_register_bank:inst2|r22[2]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.495     ; 4.539      ;
; -4.994 ; decoder:inst1|KMux                                                                                 ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.893     ; 3.237      ;
; -4.993 ; super_register_bank:inst2|r16[2]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.489     ; 4.541      ;
; -4.993 ; super_register_bank:inst2|r6[14]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.483     ; 4.547      ;
; -4.985 ; super_register_bank:inst2|r6[7]                                                                    ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.486     ; 4.536      ;
; -4.982 ; super_register_bank:inst2|r11[1]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.493     ; 4.526      ;
; -4.969 ; decoder:inst1|Sel_B[1]                                                                             ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.500        ; -1.892     ; 3.213      ;
; -4.969 ; super_register_bank:inst2|r15[1]                                                                   ; ALU:inst5|cy_out ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.500        ; -0.490     ; 4.516      ;
+--------+----------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_reg'                                                                                                                                                                                           ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                           ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.574 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.881     ; 2.170      ;
; -4.574 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.881     ; 2.170      ;
; -4.486 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.880     ; 2.083      ;
; -4.486 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.880     ; 2.083      ;
; -4.396 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.991      ;
; -4.396 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.991      ;
; -4.396 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.991      ;
; -4.396 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.991      ;
; -4.396 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.991      ;
; -4.377 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.881     ; 1.973      ;
; -4.377 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.881     ; 1.973      ;
; -4.352 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.883     ; 1.946      ;
; -4.352 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.883     ; 1.946      ;
; -4.337 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.929      ;
; -4.308 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.881     ; 1.904      ;
; -4.308 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.881     ; 1.904      ;
; -4.308 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.881     ; 1.904      ;
; -4.308 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.881     ; 1.904      ;
; -4.308 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.881     ; 1.904      ;
; -4.297 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.887     ; 1.887      ;
; -4.297 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.887     ; 1.887      ;
; -4.297 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.887     ; 1.887      ;
; -4.297 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.887     ; 1.887      ;
; -4.290 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.890     ; 1.877      ;
; -4.290 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.890     ; 1.877      ;
; -4.290 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.890     ; 1.877      ;
; -4.290 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.890     ; 1.877      ;
; -4.290 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.890     ; 1.877      ;
; -4.286 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.878      ;
; -4.286 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.878      ;
; -4.286 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.878      ;
; -4.286 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.878      ;
; -4.265 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r26[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.884     ; 1.858      ;
; -4.259 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r8[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.876     ; 1.860      ;
; -4.252 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.880     ; 1.849      ;
; -4.252 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r18[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.880     ; 1.849      ;
; -4.249 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r14[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.884     ; 1.842      ;
; -4.247 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.880     ; 1.844      ;
; -4.247 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r14[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.880     ; 1.844      ;
; -4.244 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r27[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.881     ; 1.840      ;
; -4.240 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.832      ;
; -4.240 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.832      ;
; -4.240 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.832      ;
; -4.240 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.832      ;
; -4.240 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.832      ;
; -4.240 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.832      ;
; -4.240 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r6[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.832      ;
; -4.237 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.832      ;
; -4.237 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.832      ;
; -4.237 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.832      ;
; -4.237 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.832      ;
; -4.237 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.832      ;
; -4.237 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.832      ;
; -4.237 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.832      ;
; -4.237 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.832      ;
; -4.237 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.832      ;
; -4.237 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.832      ;
; -4.237 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.832      ;
; -4.237 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.832      ;
; -4.237 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.832      ;
; -4.234 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r5[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.874     ; 1.837      ;
; -4.220 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[0]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.887     ; 1.810      ;
; -4.220 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[6]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.887     ; 1.810      ;
; -4.220 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[2]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.887     ; 1.810      ;
; -4.220 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[3]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.887     ; 1.810      ;
; -4.220 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.887     ; 1.810      ;
; -4.220 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[8]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.887     ; 1.810      ;
; -4.220 ; decoder:inst1|Sel_C[1] ; super_register_bank:inst2|r2[7]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.887     ; 1.810      ;
; -4.218 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.883     ; 1.812      ;
; -4.218 ; decoder:inst1|Sel_C[3] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.883     ; 1.812      ;
; -4.214 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r14[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.883     ; 1.808      ;
; -4.214 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r14[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.883     ; 1.808      ;
; -4.211 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.880     ; 1.808      ;
; -4.211 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.880     ; 1.808      ;
; -4.202 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.797      ;
; -4.202 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.797      ;
; -4.202 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.797      ;
; -4.202 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.797      ;
; -4.202 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r10[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.797      ;
; -4.199 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.794      ;
; -4.199 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.794      ;
; -4.199 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.794      ;
; -4.199 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.794      ;
; -4.199 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r14[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.794      ;
; -4.196 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[1]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.788      ;
; -4.196 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[5]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.788      ;
; -4.196 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[15]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.788      ;
; -4.196 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[11]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.885     ; 1.788      ;
; -4.196 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.884     ; 1.789      ;
; -4.196 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.884     ; 1.789      ;
; -4.196 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.884     ; 1.789      ;
; -4.196 ; decoder:inst1|Sel_C[5] ; super_register_bank:inst2|r10[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.884     ; 1.789      ;
; -4.189 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[9]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.888     ; 1.778      ;
; -4.189 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[10]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.888     ; 1.778      ;
; -4.189 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[12]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.888     ; 1.778      ;
; -4.189 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[13]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.888     ; 1.778      ;
; -4.189 ; decoder:inst1|Sel_C[2] ; super_register_bank:inst2|r2[14]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.888     ; 1.778      ;
; -4.188 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r27[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.883     ; 1.782      ;
; -4.186 ; decoder:inst1|Sel_C[4] ; super_register_bank:inst2|r21[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.882     ; 1.781      ;
; -4.185 ; decoder:inst1|Sel_C[0] ; super_register_bank:inst2|r15[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg     ; 0.500        ; -2.883     ; 1.779      ;
+--------+------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_k'                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                      ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.518 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.854     ; 1.141      ;
; -3.434 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.853     ; 1.058      ;
; -3.434 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.853     ; 1.058      ;
; -3.421 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.853     ; 1.045      ;
; -3.374 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.854     ; 0.997      ;
; -3.374 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.854     ; 0.997      ;
; -3.342 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.856     ; 0.963      ;
; -3.212 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.663     ; 1.026      ;
; -3.179 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.665     ; 0.991      ;
; -3.179 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.665     ; 0.991      ;
; -3.179 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.665     ; 0.991      ;
; -3.179 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.665     ; 0.991      ;
; -3.127 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.856     ; 0.748      ;
; -3.127 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.856     ; 0.748      ;
; -3.111 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.665     ; 0.923      ;
; -3.111 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; -2.665     ; 0.923      ;
; -2.976 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.812     ; 1.141      ;
; -2.892 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.811     ; 1.058      ;
; -2.892 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.811     ; 1.058      ;
; -2.879 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.811     ; 1.045      ;
; -2.832 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.812     ; 0.997      ;
; -2.832 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.812     ; 0.997      ;
; -2.800 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.814     ; 0.963      ;
; -2.670 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.621     ; 1.026      ;
; -2.637 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.623     ; 0.991      ;
; -2.637 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.623     ; 0.991      ;
; -2.637 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.623     ; 0.991      ;
; -2.637 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.623     ; 0.991      ;
; -2.585 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.814     ; 0.748      ;
; -2.585 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.814     ; 0.748      ;
; -2.569 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.623     ; 0.923      ;
; -2.569 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; -2.623     ; 0.923      ;
; -1.840 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.075      ; 2.882      ;
; -1.744 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.076      ; 2.787      ;
; -1.744 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.076      ; 2.787      ;
; -1.736 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.076      ; 2.779      ;
; -1.728 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.075      ; 2.770      ;
; -1.728 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.075      ; 2.770      ;
; -1.675 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.073      ; 2.715      ;
; -1.535 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.266      ; 2.768      ;
; -1.533 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.264      ; 2.764      ;
; -1.533 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.264      ; 2.764      ;
; -1.533 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.264      ; 2.764      ;
; -1.533 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.264      ; 2.764      ;
; -1.487 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.073      ; 2.527      ;
; -1.487 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.073      ; 2.527      ;
; -1.465 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.264      ; 2.696      ;
; -1.465 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                            ; clk_k       ; 1.000        ; 0.264      ; 2.696      ;
; -0.728 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.195      ; 2.528      ;
; -0.710 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.195      ; 2.510      ;
; -0.686 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.197      ; 2.488      ;
; -0.646 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.198      ; 2.449      ;
; -0.619 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.386      ; 2.610      ;
; -0.606 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.195      ; 2.406      ;
; -0.512 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.386      ; 2.503      ;
; -0.510 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.386      ; 2.501      ;
; -0.483 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.197      ; 2.285      ;
; -0.434 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.198      ; 2.237      ;
; -0.390 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.197      ; 2.192      ;
; -0.282 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.388      ; 2.275      ;
; -0.260 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.198      ; 2.063      ;
; -0.255 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.386      ; 2.246      ;
; -0.228 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.195      ; 2.528      ;
; -0.210 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.195      ; 2.510      ;
; -0.186 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.197      ; 2.488      ;
; -0.146 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.198      ; 2.449      ;
; -0.119 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.386      ; 2.610      ;
; -0.106 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.195      ; 2.406      ;
; -0.017 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.386      ; 2.008      ;
; -0.015 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.500        ; 1.386      ; 2.006      ;
; -0.012 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.386      ; 2.503      ;
; -0.010 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.386      ; 2.501      ;
; 0.017  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.197      ; 2.285      ;
; 0.066  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.198      ; 2.237      ;
; 0.110  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.197      ; 2.192      ;
; 0.218  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.388      ; 2.275      ;
; 0.240  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.198      ; 2.063      ;
; 0.245  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.386      ; 2.246      ;
; 0.483  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.386      ; 2.008      ;
; 0.485  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 1.000        ; 1.386      ; 2.006      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                ; Launch Clock                                                                                       ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.263 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MW       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.654      ; 5.836      ;
; -2.961 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|KMux     ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.533      ; 5.599      ;
; -2.821 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MW       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.596      ; 5.836      ;
; -2.753 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.531      ; 5.278      ;
; -2.519 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|KMux     ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.475      ; 5.599      ;
; -2.518 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.527      ; 5.081      ;
; -2.387 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 0.929      ; 3.352      ;
; -2.311 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.473      ; 5.278      ;
; -2.264 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.561      ; 4.855      ;
; -2.241 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Type[6]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.537      ; 4.925      ;
; -2.238 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.560      ; 4.813      ;
; -2.237 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 1.205      ; 3.465      ;
; -2.233 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.559      ; 4.841      ;
; -2.161 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.558      ; 4.735      ;
; -2.147 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.558      ; 4.742      ;
; -2.076 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.469      ; 5.081      ;
; -2.072 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 1.204      ; 3.388      ;
; -2.034 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.560      ; 4.608      ;
; -1.945 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 0.871      ; 3.352      ;
; -1.822 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.503      ; 4.855      ;
; -1.799 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Type[6]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.479      ; 4.925      ;
; -1.796 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.502      ; 4.813      ;
; -1.795 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[1]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 1.147      ; 3.465      ;
; -1.791 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.501      ; 4.841      ;
; -1.736 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MR       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.607      ; 4.330      ;
; -1.719 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.500      ; 4.735      ;
; -1.705 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.500      ; 4.742      ;
; -1.661 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.595      ; 5.388      ;
; -1.630 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 1.146      ; 3.388      ;
; -1.603 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.653      ; 5.388      ;
; -1.592 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.502      ; 4.608      ;
; -1.550 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.597      ; 5.390      ;
; -1.524 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.718      ; 5.299      ;
; -1.492 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.655      ; 5.390      ;
; -1.475 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.624      ; 5.252      ;
; -1.470 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.623      ; 5.280      ;
; -1.460 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.776      ; 5.293      ;
; -1.417 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.682      ; 5.252      ;
; -1.412 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.681      ; 5.280      ;
; -1.398 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.622      ; 5.174      ;
; -1.384 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.622      ; 5.181      ;
; -1.364 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.591      ; 5.129      ;
; -1.340 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.680      ; 5.174      ;
; -1.336 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.625      ; 5.129      ;
; -1.326 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.680      ; 5.181      ;
; -1.306 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.649      ; 5.129      ;
; -1.294 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MR       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.549      ; 4.330      ;
; -1.278 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.683      ; 5.129      ;
; -1.250 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.671      ; 5.046      ;
; -1.245 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.601      ; 5.131      ;
; -1.235 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 1.993      ; 3.402      ;
; -1.192 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.729      ; 5.046      ;
; -1.187 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.659      ; 5.131      ;
; -1.177 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.051      ; 3.402      ;
; -1.161 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.595      ; 5.388      ;
; -1.114 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.624      ; 4.890      ;
; -1.103 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.653      ; 5.388      ;
; -1.056 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.682      ; 4.890      ;
; -1.050 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.597      ; 5.390      ;
; -1.018 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.718      ; 5.293      ;
; -1.006 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.269      ; 3.436      ;
; -0.992 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.655      ; 5.390      ;
; -0.975 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.624      ; 5.252      ;
; -0.970 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.623      ; 5.280      ;
; -0.966 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.776      ; 5.299      ;
; -0.948 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.327      ; 3.436      ;
; -0.917 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.682      ; 5.252      ;
; -0.912 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.681      ; 5.280      ;
; -0.898 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.622      ; 5.174      ;
; -0.895 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.268      ; 3.413      ;
; -0.884 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.622      ; 5.181      ;
; -0.864 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.591      ; 5.129      ;
; -0.840 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.680      ; 5.174      ;
; -0.836 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.625      ; 5.129      ;
; -0.831 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 2.326      ; 3.407      ;
; -0.826 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.680      ; 5.181      ;
; -0.806 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.649      ; 5.129      ;
; -0.778 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.683      ; 5.129      ;
; -0.750 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.671      ; 5.046      ;
; -0.745 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.601      ; 5.131      ;
; -0.735 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 1.993      ; 3.402      ;
; -0.692 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.729      ; 5.046      ;
; -0.687 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.659      ; 5.131      ;
; -0.677 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.051      ; 3.402      ;
; -0.614 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.624      ; 4.890      ;
; -0.556 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 3.682      ; 4.890      ;
; -0.506 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.269      ; 3.436      ;
; -0.448 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.327      ; 3.436      ;
; -0.389 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.268      ; 3.407      ;
; -0.337 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.326      ; 3.413      ;
; -0.258 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.210      ; 3.118      ;
; -0.190 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 1.000        ; 2.180      ; 3.008      ;
; 0.678  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.222      ; 2.825      ;
; 0.837  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.308      ; 2.584      ;
; 0.873  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.243      ; 2.639      ;
; 0.880  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.242      ; 2.631      ;
; 0.904  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.239      ; 2.617      ;
; 0.906  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.303      ; 2.673      ;
; 0.918  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.301      ; 2.659      ;
; 1.039  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.500        ; 3.331      ; 2.580      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_ram'                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.150 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.500        ; -2.804     ; 0.845      ;
; -2.998 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.500        ; -2.806     ; 0.691      ;
; -2.981 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.500        ; -2.755     ; 0.725      ;
; -2.937 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.500        ; -2.753     ; 0.683      ;
; -2.608 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.762     ; 0.845      ;
; -2.456 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.764     ; 0.691      ;
; -2.439 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.713     ; 0.725      ;
; -2.395 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.711     ; 0.683      ;
; -1.820 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.036     ; 0.783      ;
; -1.754 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.132     ; 0.621      ;
; -1.739 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.108     ; 0.630      ;
; -1.737 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.134     ; 0.602      ;
; -1.707 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.101     ; 0.605      ;
; -1.691 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.102     ; 0.588      ;
; -1.676 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.103     ; 0.572      ;
; -1.613 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.133     ; 0.479      ;
; -1.603 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.135     ; 0.467      ;
; -1.591 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.018     ; 0.572      ;
; -1.555 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.103     ; 0.451      ;
; -1.555 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.105     ; 0.449      ;
; -1.554 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.110     ; 0.443      ;
; -1.549 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.104     ; 0.444      ;
; -1.506 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.039     ; 0.466      ;
; -1.493 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.040     ; 0.452      ;
; -1.486 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.038     ; 0.447      ;
; -1.467 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.041     ; 0.425      ;
; -1.467 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.020     ; 0.446      ;
; -1.464 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 1.000        ; -2.042     ; 0.421      ;
; 0.238  ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.130      ; 0.881      ;
; 0.253  ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.126      ; 0.862      ;
; 0.283  ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.126      ; 0.832      ;
; 0.304  ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.126      ; 0.811      ;
; 0.306  ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.130      ; 0.813      ;
; 0.352  ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.126      ; 0.763      ;
; 0.358  ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.126      ; 0.757      ;
; 0.360  ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.126      ; 0.755      ;
; 0.361  ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.126      ; 0.754      ;
; 0.363  ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.126      ; 0.752      ;
; 0.364  ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.126      ; 0.751      ;
; 0.365  ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.126      ; 0.750      ;
; 0.377  ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.126      ; 0.738      ;
; 0.384  ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.124      ; 0.729      ;
; 0.406  ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.126      ; 0.709      ;
; 0.444  ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 1.000        ; 0.126      ; 0.671      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_pc'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                      ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.996 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.866     ; 0.607      ;
; -2.995 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.866     ; 0.606      ;
; -2.989 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.866     ; 0.600      ;
; -2.987 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.867     ; 0.597      ;
; -2.986 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.867     ; 0.596      ;
; -2.983 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.867     ; 0.593      ;
; -2.911 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.867     ; 0.521      ;
; -2.910 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.867     ; 0.520      ;
; -2.909 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.867     ; 0.519      ;
; -2.908 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.867     ; 0.518      ;
; -2.907 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -2.867     ; 0.517      ;
; -2.454 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.824     ; 0.607      ;
; -2.453 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.824     ; 0.606      ;
; -2.447 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.824     ; 0.600      ;
; -2.445 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.825     ; 0.597      ;
; -2.444 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.825     ; 0.596      ;
; -2.441 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.825     ; 0.593      ;
; -2.369 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.825     ; 0.521      ;
; -2.368 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.825     ; 0.520      ;
; -2.367 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.825     ; 0.519      ;
; -2.366 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.825     ; 0.518      ;
; -2.365 ; decoder:inst1|Type[6]                                                                              ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -2.825     ; 0.517      ;
; -2.323 ; decoder:inst1|ALUC[1]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -1.485     ; 1.315      ;
; -2.249 ; decoder:inst1|ALUC[3]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -1.484     ; 1.242      ;
; -2.147 ; decoder:inst1|ALUC[2]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; -1.198     ; 1.426      ;
; -1.781 ; decoder:inst1|ALUC[1]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -1.443     ; 1.315      ;
; -1.707 ; decoder:inst1|ALUC[3]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -1.442     ; 1.242      ;
; -1.702 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.190      ; 3.497      ;
; -1.701 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.190      ; 3.496      ;
; -1.695 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.190      ; 3.490      ;
; -1.693 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.189      ; 3.487      ;
; -1.692 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.189      ; 3.486      ;
; -1.689 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.189      ; 3.483      ;
; -1.619 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.189      ; 3.413      ;
; -1.618 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.189      ; 3.412      ;
; -1.617 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.189      ; 3.411      ;
; -1.615 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.189      ; 3.409      ;
; -1.614 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.500        ; 1.189      ; 3.408      ;
; -1.605 ; decoder:inst1|ALUC[2]                                                                              ; carry_block:inst8|cy         ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; -1.156     ; 1.426      ;
; -1.437 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[9]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.068      ; 2.472      ;
; -1.436 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[10]~_emulated ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.068      ; 2.471      ;
; -1.430 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[8]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.068      ; 2.465      ;
; -1.428 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.067      ; 2.462      ;
; -1.427 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.067      ; 2.461      ;
; -1.424 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.067      ; 2.458      ;
; -1.355 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.067      ; 2.389      ;
; -1.354 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.067      ; 2.388      ;
; -1.353 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.067      ; 2.387      ;
; -1.351 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.067      ; 2.385      ;
; -1.350 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; clk_rom                                                                                            ; clk_pc      ; 1.000        ; 0.067      ; 2.384      ;
; -1.293 ; nRST                                                                                               ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.500        ; 1.190      ; 2.950      ;
; -1.285 ; nRST                                                                                               ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.500        ; 1.189      ; 2.941      ;
; -1.275 ; nRST                                                                                               ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.500        ; 1.190      ; 2.932      ;
; -1.269 ; nRST                                                                                               ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                               ; clk_pc      ; 0.500        ; 1.190      ; 2.926      ;
; -1.252 ; nRST                                                                                               ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.500        ; 1.189      ; 2.908      ;
; -1.220 ; nRST                                                                                               ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.500        ; 1.189      ; 2.876      ;
; -1.202 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[9]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.190      ; 3.497      ;
; -1.201 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.190      ; 3.496      ;
; -1.195 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[8]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.190      ; 3.490      ;
; -1.193 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.189      ; 3.487      ;
; -1.192 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.189      ; 3.486      ;
; -1.190 ; nRST                                                                                               ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.500        ; 1.189      ; 2.846      ;
; -1.189 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.189      ; 3.483      ;
; -1.184 ; nRST                                                                                               ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.500        ; 1.189      ; 2.840      ;
; -1.168 ; clk_pc                                                                                             ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.500        ; 1.190      ; 2.845      ;
; -1.129 ; nRST                                                                                               ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.500        ; 1.189      ; 2.785      ;
; -1.127 ; clk_pc                                                                                             ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.500        ; 1.189      ; 2.803      ;
; -1.119 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.189      ; 3.413      ;
; -1.118 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.189      ; 3.412      ;
; -1.117 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.189      ; 3.411      ;
; -1.115 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.189      ; 3.409      ;
; -1.114 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 1.000        ; 1.189      ; 3.408      ;
; -1.100 ; clk_pc                                                                                             ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.500        ; 1.189      ; 2.776      ;
; -1.097 ; nRST                                                                                               ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.500        ; 1.189      ; 2.753      ;
; -1.090 ; clk_pc                                                                                             ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.500        ; 1.190      ; 2.767      ;
; -1.084 ; clk_pc                                                                                             ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; 0.500        ; 1.190      ; 2.761      ;
; -1.084 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.061     ; 1.990      ;
; -1.083 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.061     ; 1.989      ;
; -1.078 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.061     ; 1.984      ;
; -1.077 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.062     ; 1.982      ;
; -1.077 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.062     ; 1.982      ;
; -1.074 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.062     ; 1.979      ;
; -1.065 ; clk_pc                                                                                             ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.500        ; 1.189      ; 2.741      ;
; -1.052 ; clk_pc                                                                                             ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.500        ; 1.189      ; 2.728      ;
; -1.043 ; clk_pc                                                                                             ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.500        ; 1.189      ; 2.719      ;
; -1.035 ; clk_pc                                                                                             ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.500        ; 1.189      ; 2.711      ;
; -1.016 ; clk_pc                                                                                             ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.500        ; 1.189      ; 2.692      ;
; -1.010 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.062     ; 1.915      ;
; -1.009 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.062     ; 1.914      ;
; -1.008 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.062     ; 1.913      ;
; -1.006 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.062     ; 1.911      ;
; -1.005 ; super_register_bank:inst2|Working_register[10]                                                     ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 1.000        ; -0.062     ; 1.910      ;
; -0.960 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                               ; clk_pc      ; 1.000        ; 0.001      ; 1.928      ;
; -0.934 ; fetch:inst4|PC[0]~_emulated                                                                        ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.036     ; 1.885      ;
; -0.924 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.036     ; 1.875      ;
; -0.916 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.037     ; 1.866      ;
; -0.908 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                               ; clk_pc      ; 1.000        ; 0.001      ; 1.876      ;
; -0.906 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.036     ; 1.857      ;
; -0.905 ; nRST                                                                                               ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.500        ; 1.189      ; 2.561      ;
; -0.900 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; 1.000        ; -0.036     ; 1.851      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'nRST'                                                                              ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; -1.246 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.500        ; 1.151      ; 2.434      ;
; -0.623 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 1.000        ; 1.151      ; 2.311      ;
+--------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_rom'                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.138 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 1.356      ; 2.983      ;
; -0.909 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; nRST         ; clk_rom     ; 0.500        ; 1.356      ; 2.754      ;
; -0.907 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.500        ; 1.076      ; 2.472      ;
; -0.806 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; nRST         ; clk_rom     ; 0.500        ; 1.076      ; 2.371      ;
; -0.805 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 1.356      ; 2.650      ;
; -0.737 ; fetch:inst4|PC[4]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.116      ; 1.842      ;
; -0.728 ; fetch:inst4|PC[0]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.116      ; 1.833      ;
; -0.709 ; fetch:inst4|PC[2]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.116      ; 1.814      ;
; -0.703 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store                    ; nRST         ; clk_rom     ; 0.500        ; 1.189      ; 2.359      ;
; -0.678 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.500        ; 1.076      ; 2.243      ;
; -0.659 ; fetch:inst4|PC[10]~1                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 0.167      ; 1.815      ;
; -0.632 ; fetch:inst4|PC[6]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.116      ; 1.737      ;
; -0.628 ; fetch:inst4|PC[1]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.116      ; 1.733      ;
; -0.597 ; fetch:inst4|PC[7]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.116      ; 1.702      ;
; -0.588 ; fetch:inst4|PC[2]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.164     ; 1.413      ;
; -0.577 ; fetch:inst4|PC[1]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.164     ; 1.402      ;
; -0.566 ; fetch:inst4|PC[3]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.116      ; 1.671      ;
; -0.541 ; fetch:inst4|PC[5]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 0.116      ; 1.646      ;
; -0.506 ; fetch:inst4|PC[4]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.164     ; 1.331      ;
; -0.485 ; fetch:inst4|PC[5]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.164     ; 1.310      ;
; -0.483 ; fetch:inst4|PC[0]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.164     ; 1.308      ;
; -0.457 ; fetch:inst4|PC[6]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.164     ; 1.282      ;
; -0.428 ; fetch:inst4|PC[10]~1                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; -0.113     ; 1.304      ;
; -0.415 ; fetch:inst4|PC[7]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.164     ; 1.240      ;
; -0.409 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 1.356      ; 2.754      ;
; -0.406 ; fetch:inst4|PC[3]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; -0.164     ; 1.231      ;
; -0.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; clk_rom      ; clk_rom     ; 1.000        ; 0.130      ; 1.488      ;
; -0.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_rom      ; clk_rom     ; 1.000        ; 0.130      ; 1.488      ;
; -0.260 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; clk_rom      ; clk_rom     ; 1.000        ; -0.164     ; 1.105      ;
; -0.260 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_rom      ; clk_rom     ; 1.000        ; -0.164     ; 1.105      ;
; -0.240 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; nRST         ; clk_rom     ; 1.000        ; 1.356      ; 2.585      ;
; -0.178 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 1.000        ; 1.076      ; 2.243      ;
; -0.172 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 1.356      ; 2.517      ;
; -0.069 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store                    ; nRST         ; clk_rom     ; 1.000        ; 1.189      ; 2.225      ;
; -0.054 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; nRST         ; clk_rom     ; 1.000        ; 1.076      ; 2.119      ;
; 0.015  ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 1.000        ; 1.076      ; 2.050      ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg'                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                ; Launch Clock                                                                                       ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.440 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.078      ; 2.766      ;
; -1.398 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.036      ; 2.766      ;
; -1.366 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 3.508      ; 2.270      ;
; -1.348 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 3.484      ; 2.264      ;
; -1.274 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 3.477      ; 2.331      ;
; -1.247 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 3.479      ; 2.360      ;
; -1.247 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.080      ; 2.961      ;
; -1.218 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 3.415      ; 2.325      ;
; -1.217 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 3.412      ; 2.323      ;
; -1.215 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 3.416      ; 2.329      ;
; -1.205 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.038      ; 2.961      ;
; -1.023 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 3.394      ; 2.499      ;
; -0.960 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.078      ; 2.766      ;
; -0.918 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[2] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.036      ; 2.766      ;
; -0.886 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.508      ; 2.270      ;
; -0.868 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.484      ; 2.264      ;
; -0.794 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.477      ; 2.331      ;
; -0.767 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.479      ; 2.360      ;
; -0.767 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.080      ; 2.961      ;
; -0.738 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.415      ; 2.325      ;
; -0.737 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.412      ; 2.323      ;
; -0.735 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.416      ; 2.329      ;
; -0.725 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.038      ; 2.961      ;
; -0.543 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Dadd[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.394      ; 2.499      ;
; -0.314 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.080      ; 3.894      ;
; -0.272 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.038      ; 3.894      ;
; 0.015  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.962      ; 3.007      ;
; 0.016  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.050      ; 4.194      ;
; 0.052  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.008      ; 4.188      ;
; 0.076  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.960      ; 3.066      ;
; 0.116  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.962      ; 3.108      ;
; 0.117  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.129      ; 4.374      ;
; 0.125  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.180      ; 4.433      ;
; 0.146  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Type[6]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.938      ; 3.114      ;
; 0.159  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.087      ; 4.374      ;
; 0.166  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.080      ; 3.894      ;
; 0.167  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.932      ; 3.129      ;
; 0.167  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.138      ; 4.433      ;
; 0.169  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.046      ; 4.343      ;
; 0.208  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[0] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.038      ; 3.894      ;
; 0.209  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Dadd[9]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.402      ; 2.641      ;
; 0.211  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.004      ; 4.343      ;
; 0.216  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.928      ; 3.174      ;
; 0.217  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.668      ; 3.013      ;
; 0.241  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.959      ; 3.230      ;
; 0.249  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.056      ; 4.433      ;
; 0.250  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.667      ; 3.045      ;
; 0.259  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.626      ; 3.013      ;
; 0.260  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.381      ; 2.769      ;
; 0.266  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.051      ; 4.445      ;
; 0.269  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Dadd[8]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.433      ; 2.732      ;
; 0.272  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.077      ; 4.477      ;
; 0.275  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.960      ; 3.265      ;
; 0.291  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.014      ; 4.433      ;
; 0.292  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.625      ; 3.045      ;
; 0.302  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.009      ; 4.439      ;
; 0.302  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.339      ; 2.769      ;
; 0.305  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.962      ; 3.297      ;
; 0.314  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.035      ; 4.477      ;
; 0.318  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MR       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 3.011      ; 3.359      ;
; 0.334  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|KMux     ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 2.933      ; 3.297      ;
; 0.341  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.080      ; 4.549      ;
; 0.376  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.078      ; 4.582      ;
; 0.383  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.038      ; 4.549      ;
; 0.418  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 4.036      ; 4.582      ;
; 0.473  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[3] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.004      ; 3.007      ;
; 0.490  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.050      ; 4.188      ;
; 0.534  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[4] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.002      ; 3.066      ;
; 0.538  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_B[1] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.008      ; 4.194      ;
; 0.574  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[0] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.004      ; 3.108      ;
; 0.597  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.129      ; 4.374      ;
; 0.604  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Type[6]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 2.980      ; 3.114      ;
; 0.605  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.180      ; 4.433      ;
; 0.625  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_B[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 2.974      ; 3.129      ;
; 0.639  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MR       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.087      ; 4.374      ;
; 0.647  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|MW       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.138      ; 4.433      ;
; 0.649  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.046      ; 4.343      ;
; 0.674  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[0]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 2.970      ; 3.174      ;
; 0.691  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.004      ; 4.343      ;
; 0.697  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 2.668      ; 3.013      ;
; 0.699  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[5] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.001      ; 3.230      ;
; 0.729  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.056      ; 4.433      ;
; 0.730  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 2.667      ; 3.045      ;
; 0.733  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[2] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.002      ; 3.265      ;
; 0.739  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 2.626      ; 3.013      ;
; 0.740  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.051      ; 4.439      ;
; 0.740  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 2.381      ; 2.769      ;
; 0.745  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[2]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 1.263      ; 2.038      ;
; 0.752  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.077      ; 4.477      ;
; 0.763  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|Sel_C[1] ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.004      ; 3.297      ;
; 0.771  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Type[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.014      ; 4.433      ;
; 0.772  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 2.625      ; 3.045      ;
; 0.776  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|MR       ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 3.053      ; 3.359      ;
; 0.782  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 2.339      ; 2.769      ;
; 0.788  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|KMux     ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.009      ; 4.445      ;
; 0.792  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|KMux     ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 2.975      ; 3.297      ;
; 0.794  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[5] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.035      ; 4.477      ;
; 0.821  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[3] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.080      ; 4.549      ;
; 0.822  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; decoder:inst1|ALUC[3]  ; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 0.000        ; 1.549      ; 2.401      ;
; 0.856  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|Sel_C[4] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -0.500       ; 4.078      ; 4.582      ;
+--------+----------------------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'decoder:inst1|ALUC[0]'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node          ; Launch Clock                                                                                       ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.555 ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.242      ; 1.687      ;
; -0.403 ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.247      ; 1.844      ;
; -0.334 ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.242      ; 1.908      ;
; -0.127 ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.238      ; 2.111      ;
; -0.111 ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.241      ; 2.130      ;
; -0.079 ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.254      ; 2.175      ;
; 0.023  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.408      ; 2.431      ;
; 0.043  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[11]  ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.242      ; 1.805      ;
; 0.124  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.253      ; 2.377      ;
; 0.168  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 0.788      ; 0.956      ;
; 0.194  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.242      ; 2.436      ;
; 0.196  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.245      ; 2.441      ;
; 0.201  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.248      ; 2.449      ;
; 0.205  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.252      ; 2.457      ;
; 0.218  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[4]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.247      ; 1.985      ;
; 0.237  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.239      ; 2.476      ;
; 0.264  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[3]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.242      ; 2.026      ;
; 0.269  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.249      ; 2.518      ;
; 0.319  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.250      ; 2.569      ;
; 0.341  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 2.251      ; 2.592      ;
; 0.354  ; constant_reg:inst6|k_out[0]                                                                        ; ALU:inst5|z[0]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.056      ; 1.440      ;
; 0.363  ; constant_reg:inst6|k_out[4]                                                                        ; ALU:inst5|z[4]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.050      ; 1.443      ;
; 0.486  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[2]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.241      ; 2.247      ;
; 0.489  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[13]  ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.238      ; 2.247      ;
; 0.553  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[0]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.254      ; 2.327      ;
; 0.587  ; constant_reg:inst6|k_out[2]                                                                        ; ALU:inst5|z[2]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.046      ; 1.663      ;
; 0.589  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|cy_out ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 0.788      ; 0.897      ;
; 0.608  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[10]  ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.408      ; 2.536      ;
; 0.625  ; super_register_bank:inst2|r0[3]                                                                    ; ALU:inst5|z[3]   ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.000        ; 1.044      ; 1.699      ;
; 0.663  ; constant_reg:inst6|k_out[12]                                                                       ; ALU:inst5|z[12]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.048      ; 1.741      ;
; 0.675  ; constant_reg:inst6|k_out[1]                                                                        ; ALU:inst5|z[4]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.049      ; 1.754      ;
; 0.688  ; constant_reg:inst6|k_out[0]                                                                        ; ALU:inst5|z[4]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.049      ; 1.767      ;
; 0.698  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[14]  ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.253      ; 2.471      ;
; 0.744  ; constant_reg:inst6|k_out[11]                                                                       ; ALU:inst5|z[11]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 0.856      ; 1.630      ;
; 0.764  ; constant_reg:inst6|k_out[10]                                                                       ; ALU:inst5|z[10]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.022      ; 1.816      ;
; 0.766  ; constant_reg:inst6|k_out[14]                                                                       ; ALU:inst5|z[14]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.056      ; 1.852      ;
; 0.766  ; constant_reg:inst6|k_out[7]                                                                        ; ALU:inst5|z[7]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.047      ; 1.843      ;
; 0.784  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[12]  ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.245      ; 2.549      ;
; 0.792  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[7]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.242      ; 2.554      ;
; 0.797  ; constant_reg:inst6|k_out[11]                                                                       ; ALU:inst5|z[12]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 0.859      ; 1.686      ;
; 0.801  ; constant_reg:inst6|k_out[3]                                                                        ; ALU:inst5|z[4]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 0.859      ; 1.690      ;
; 0.802  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[15]  ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.252      ; 2.574      ;
; 0.804  ; carry_block:inst8|cy                                                                               ; ALU:inst5|z[4]   ; clk_pc                                                                                             ; decoder:inst1|ALUC[0] ; 0.000        ; 1.064      ; 1.898      ;
; 0.811  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[8]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.248      ; 2.579      ;
; 0.811  ; constant_reg:inst6|k_out[10]                                                                       ; ALU:inst5|z[12]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 0.859      ; 1.700      ;
; 0.815  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[1]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.239      ; 2.574      ;
; 0.849  ; constant_reg:inst6|k_out[1]                                                                        ; ALU:inst5|z[8]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.050      ; 1.929      ;
; 0.852  ; constant_reg:inst6|k_out[9]                                                                        ; ALU:inst5|z[9]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 0.863      ; 1.745      ;
; 0.860  ; carry_block:inst8|cy                                                                               ; ALU:inst5|z[8]   ; clk_pc                                                                                             ; decoder:inst1|ALUC[0] ; 0.000        ; 1.065      ; 1.955      ;
; 0.862  ; constant_reg:inst6|k_out[0]                                                                        ; ALU:inst5|z[8]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.050      ; 1.942      ;
; 0.869  ; constant_reg:inst6|k_out[6]                                                                        ; ALU:inst5|z[6]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.055      ; 1.954      ;
; 0.874  ; constant_reg:inst6|k_out[7]                                                                        ; ALU:inst5|z[8]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.053      ; 1.957      ;
; 0.875  ; constant_reg:inst6|k_out[6]                                                                        ; ALU:inst5|z[8]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.053      ; 1.958      ;
; 0.879  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[9]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.249      ; 2.648      ;
; 0.886  ; constant_reg:inst6|k_out[1]                                                                        ; ALU:inst5|z[7]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.044      ; 1.960      ;
; 0.886  ; constant_reg:inst6|k_out[8]                                                                        ; ALU:inst5|z[8]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 0.862      ; 1.778      ;
; 0.897  ; carry_block:inst8|cy                                                                               ; ALU:inst5|z[6]   ; clk_pc                                                                                             ; decoder:inst1|ALUC[0] ; 0.000        ; 1.067      ; 1.994      ;
; 0.899  ; constant_reg:inst6|k_out[0]                                                                        ; ALU:inst5|z[7]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.044      ; 1.973      ;
; 0.900  ; constant_reg:inst6|k_out[5]                                                                        ; ALU:inst5|z[5]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.053      ; 1.983      ;
; 0.912  ; constant_reg:inst6|k_out[6]                                                                        ; ALU:inst5|z[7]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.047      ; 1.989      ;
; 0.913  ; constant_reg:inst6|k_out[14]                                                                       ; ALU:inst5|z[15]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.055      ; 1.998      ;
; 0.925  ; constant_reg:inst6|k_out[9]                                                                        ; ALU:inst5|z[12]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 0.859      ; 1.814      ;
; 0.926  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; ALU:inst5|z[4]   ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0] ; 0.000        ; 2.247      ; 3.321      ;
; 0.929  ; constant_reg:inst6|k_out[5]                                                                        ; ALU:inst5|z[8]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.050      ; 2.009      ;
; 0.932  ; super_register_bank:inst2|r0[12]                                                                   ; ALU:inst5|z[12]  ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.000        ; 1.045      ; 2.007      ;
; 0.937  ; constant_reg:inst6|k_out[1]                                                                        ; ALU:inst5|z[12]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.047      ; 2.014      ;
; 0.938  ; constant_reg:inst6|k_out[1]                                                                        ; ALU:inst5|z[1]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.041      ; 2.009      ;
; 0.939  ; constant_reg:inst6|k_out[1]                                                                        ; ALU:inst5|z[6]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.052      ; 2.021      ;
; 0.944  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[6]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.250      ; 2.714      ;
; 0.949  ; super_register_bank:inst2|r19[0]                                                                   ; ALU:inst5|z[0]   ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.000        ; 1.056      ; 2.035      ;
; 0.950  ; constant_reg:inst6|k_out[0]                                                                        ; ALU:inst5|z[12]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.047      ; 2.027      ;
; 0.951  ; super_register_bank:inst2|r0[7]                                                                    ; ALU:inst5|z[7]   ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.000        ; 1.044      ; 2.025      ;
; 0.952  ; constant_reg:inst6|k_out[0]                                                                        ; ALU:inst5|z[6]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.052      ; 2.034      ;
; 0.953  ; super_register_bank:inst2|r0[4]                                                                    ; ALU:inst5|z[4]   ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.000        ; 1.049      ; 2.032      ;
; 0.958  ; carry_block:inst8|cy                                                                               ; ALU:inst5|z[5]   ; clk_pc                                                                                             ; decoder:inst1|ALUC[0] ; 0.000        ; 1.068      ; 2.056      ;
; 0.962  ; constant_reg:inst6|k_out[7]                                                                        ; ALU:inst5|z[12]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.050      ; 2.042      ;
; 0.963  ; constant_reg:inst6|k_out[6]                                                                        ; ALU:inst5|z[12]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.050      ; 2.043      ;
; 0.965  ; carry_block:inst8|cy                                                                               ; ALU:inst5|z[9]   ; clk_pc                                                                                             ; decoder:inst1|ALUC[0] ; 0.000        ; 1.066      ; 2.061      ;
; 0.965  ; decoder:inst1|ALUC[0]                                                                              ; ALU:inst5|z[5]   ; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0] ; -0.500       ; 2.251      ; 2.736      ;
; 0.965  ; constant_reg:inst6|k_out[1]                                                                        ; ALU:inst5|z[5]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.053      ; 2.048      ;
; 0.966  ; constant_reg:inst6|k_out[5]                                                                        ; ALU:inst5|z[7]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.044      ; 2.040      ;
; 0.969  ; super_register_bank:inst2|r0[8]                                                                    ; ALU:inst5|z[8]   ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.000        ; 1.050      ; 2.049      ;
; 0.974  ; constant_reg:inst6|k_out[9]                                                                        ; ALU:inst5|z[10]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.022      ; 2.026      ;
; 0.975  ; constant_reg:inst6|k_out[3]                                                                        ; ALU:inst5|z[8]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 0.860      ; 1.865      ;
; 0.978  ; constant_reg:inst6|k_out[0]                                                                        ; ALU:inst5|z[5]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.053      ; 2.061      ;
; 0.986  ; constant_reg:inst6|k_out[1]                                                                        ; ALU:inst5|z[10]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.210      ; 2.226      ;
; 0.992  ; constant_reg:inst6|k_out[15]                                                                       ; ALU:inst5|z[15]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 0.866      ; 1.888      ;
; 0.994  ; super_register_bank:inst2|r0[3]                                                                    ; ALU:inst5|z[4]   ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.000        ; 1.049      ; 2.073      ;
; 0.997  ; constant_reg:inst6|k_out[2]                                                                        ; ALU:inst5|z[4]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.052      ; 2.079      ;
; 0.998  ; carry_block:inst8|cy                                                                               ; ALU:inst5|z[10]  ; clk_pc                                                                                             ; decoder:inst1|ALUC[0] ; 0.000        ; 1.225      ; 2.253      ;
; 0.999  ; constant_reg:inst6|k_out[0]                                                                        ; ALU:inst5|z[10]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.210      ; 2.239      ;
; 1.000  ; constant_reg:inst6|k_out[13]                                                                       ; ALU:inst5|z[13]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 0.852      ; 1.882      ;
; 1.001  ; super_register_bank:inst2|r0[13]                                                                   ; ALU:inst5|z[13]  ; clk_reg                                                                                            ; decoder:inst1|ALUC[0] ; 0.000        ; 1.038      ; 2.069      ;
; 1.009  ; constant_reg:inst6|k_out[1]                                                                        ; ALU:inst5|z[9]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.051      ; 2.090      ;
; 1.011  ; constant_reg:inst6|k_out[7]                                                                        ; ALU:inst5|z[10]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.213      ; 2.254      ;
; 1.012  ; constant_reg:inst6|k_out[3]                                                                        ; ALU:inst5|z[7]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 0.854      ; 1.896      ;
; 1.012  ; constant_reg:inst6|k_out[6]                                                                        ; ALU:inst5|z[10]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.213      ; 2.255      ;
; 1.017  ; constant_reg:inst6|k_out[5]                                                                        ; ALU:inst5|z[12]  ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.047      ; 2.094      ;
; 1.019  ; carry_block:inst8|cy                                                                               ; ALU:inst5|z[11]  ; clk_pc                                                                                             ; decoder:inst1|ALUC[0] ; 0.000        ; 1.059      ; 2.108      ;
; 1.019  ; constant_reg:inst6|k_out[5]                                                                        ; ALU:inst5|z[6]   ; clk_k                                                                                              ; decoder:inst1|ALUC[0] ; 0.000        ; 1.052      ; 2.101      ;
+--------+----------------------------------------------------------------------------------------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_k'                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                      ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.130 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.445      ; 1.817      ;
; 0.135 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.445      ; 1.822      ;
; 0.331 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.445      ; 2.018      ;
; 0.349 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.446      ; 2.037      ;
; 0.360 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.249      ; 1.851      ;
; 0.478 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.248      ; 1.968      ;
; 0.508 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.249      ; 1.999      ;
; 0.553 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.445      ; 2.240      ;
; 0.557 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.445      ; 2.244      ;
; 0.572 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.248      ; 2.062      ;
; 0.630 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.445      ; 1.817      ;
; 0.635 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.445      ; 1.822      ;
; 0.660 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.445      ; 2.347      ;
; 0.676 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.246      ; 2.164      ;
; 0.701 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.249      ; 2.192      ;
; 0.730 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.248      ; 2.220      ;
; 0.761 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.246      ; 2.249      ;
; 0.767 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; 1.246      ; 2.255      ;
; 0.831 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.445      ; 2.018      ;
; 0.849 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.446      ; 2.037      ;
; 0.860 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.249      ; 1.851      ;
; 0.978 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.248      ; 1.968      ;
; 1.008 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.249      ; 1.999      ;
; 1.053 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.445      ; 2.240      ;
; 1.057 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.445      ; 2.244      ;
; 1.072 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.248      ; 2.062      ;
; 1.160 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.445      ; 2.347      ;
; 1.176 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.246      ; 2.164      ;
; 1.201 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.249      ; 2.192      ;
; 1.230 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.248      ; 2.220      ;
; 1.261 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.246      ; 2.249      ;
; 1.267 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; 1.246      ; 2.255      ;
; 2.014 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[8]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.369      ; 2.507      ;
; 2.014 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[9]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.369      ; 2.507      ;
; 2.056 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[6]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.170      ; 2.350      ;
; 2.056 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[7]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.170      ; 2.350      ;
; 2.061 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[10] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.369      ; 2.554      ;
; 2.061 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[11] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.369      ; 2.554      ;
; 2.061 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[13] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.369      ; 2.554      ;
; 2.061 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[15] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.369      ; 2.554      ;
; 2.122 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[3]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.370      ; 2.616      ;
; 2.262 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[12] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.172      ; 2.558      ;
; 2.262 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[14] ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.172      ; 2.558      ;
; 2.263 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[2]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.170      ; 2.557      ;
; 2.338 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[5]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.173      ; 2.635      ;
; 2.351 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[0]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.173      ; 2.648      ;
; 2.351 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[1]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.173      ; 2.648      ;
; 2.431 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg ; constant_reg:inst6|k_out[4]  ; clk_rom                                                                                            ; clk_k       ; 0.000        ; 0.172      ; 2.727      ;
; 2.939 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.152     ; 0.901      ;
; 2.939 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.152     ; 0.901      ;
; 2.982 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.351     ; 0.745      ;
; 2.982 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.351     ; 0.745      ;
; 2.986 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.152     ; 0.948      ;
; 2.986 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.152     ; 0.948      ;
; 2.986 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.152     ; 0.948      ;
; 2.986 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.152     ; 0.948      ;
; 3.013 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.151     ; 0.976      ;
; 3.163 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.351     ; 0.926      ;
; 3.187 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.349     ; 0.952      ;
; 3.187 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.349     ; 0.952      ;
; 3.221 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.348     ; 0.987      ;
; 3.229 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.348     ; 0.995      ;
; 3.229 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.348     ; 0.995      ;
; 3.321 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; 0.000        ; -2.349     ; 1.086      ;
; 3.497 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[8]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.210     ; 0.901      ;
; 3.497 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[9]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.210     ; 0.901      ;
; 3.540 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[6]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.409     ; 0.745      ;
; 3.540 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[7]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.409     ; 0.745      ;
; 3.544 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[10] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.210     ; 0.948      ;
; 3.544 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[11] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.210     ; 0.948      ;
; 3.544 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[13] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.210     ; 0.948      ;
; 3.544 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[15] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.210     ; 0.948      ;
; 3.571 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[3]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.209     ; 0.976      ;
; 3.721 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[2]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.409     ; 0.926      ;
; 3.745 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[12] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.407     ; 0.952      ;
; 3.745 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[14] ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.407     ; 0.952      ;
; 3.779 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[5]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.406     ; 0.987      ;
; 3.787 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[0]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.406     ; 0.995      ;
; 3.787 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[1]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.406     ; 0.995      ;
; 3.879 ; decoder:inst1|KMux                                                                                 ; constant_reg:inst6|k_out[4]  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k       ; -0.500       ; -2.407     ; 1.086      ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_pc'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                      ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; carry_block:inst8|cy                                                                               ; carry_block:inst8|cy         ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.037      ; 0.307      ;
; 0.196 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.089      ; 0.409      ;
; 0.199 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.089      ; 0.412      ;
; 0.199 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.089      ; 0.412      ;
; 0.206 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.089      ; 0.419      ;
; 0.207 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.089      ; 0.420      ;
; 0.250 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.089      ; 0.463      ;
; 0.262 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.240      ; 1.744      ;
; 0.270 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.240      ; 1.752      ;
; 0.280 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.240      ; 1.762      ;
; 0.295 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.089      ; 0.508      ;
; 0.298 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.089      ; 0.511      ;
; 0.315 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.240      ; 1.797      ;
; 0.324 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.240      ; 1.806      ;
; 0.338 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.240      ; 1.820      ;
; 0.340 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.240      ; 1.822      ;
; 0.426 ; clk_pc                                                                                             ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.240      ; 1.750      ;
; 0.460 ; decoder:inst1|ALUC[0]                                                                              ; carry_block:inst8|cy         ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; 0.000        ; 1.234      ; 1.808      ;
; 0.462 ; clk_pc                                                                                             ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.240      ; 1.786      ;
; 0.477 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.240      ; 1.959      ;
; 0.563 ; clk_pc                                                                                             ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.240      ; 1.887      ;
; 0.573 ; clk_pc                                                                                             ; fetch:inst4|PC[9]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.240      ; 1.897      ;
; 0.588 ; nRST                                                                                               ; fetch:inst4|PC[8]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.240      ; 1.952      ;
; 0.599 ; ALU:inst5|cy_out                                                                                   ; carry_block:inst8|cy         ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.476      ; 0.689      ;
; 0.600 ; clk_pc                                                                                             ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.240      ; 1.924      ;
; 0.621 ; clk_pc                                                                                             ; fetch:inst4|PC[0]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.240      ; 1.945      ;
; 0.622 ; clk_pc                                                                                             ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.240      ; 1.946      ;
; 0.625 ; clk_pc                                                                                             ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.240      ; 1.949      ;
; 0.638 ; clk_pc                                                                                             ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.240      ; 1.962      ;
; 0.640 ; clk_pc                                                                                             ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.240      ; 1.964      ;
; 0.658 ; nRST                                                                                               ; fetch:inst4|PC[3]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.240      ; 2.022      ;
; 0.670 ; nRST                                                                                               ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.240      ; 2.034      ;
; 0.678 ; nRST                                                                                               ; fetch:inst4|PC[1]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.240      ; 2.042      ;
; 0.685 ; nRST                                                                                               ; fetch:inst4|PC[10]~_emulated ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.240      ; 2.049      ;
; 0.687 ; clk_pc                                                                                             ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 1.240      ; 2.011      ;
; 0.690 ; nRST                                                                                               ; fetch:inst4|PC[0]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.240      ; 2.054      ;
; 0.697 ; nRST                                                                                               ; fetch:inst4|PC[7]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.240      ; 2.061      ;
; 0.752 ; nRST                                                                                               ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.240      ; 2.116      ;
; 0.755 ; nRST                                                                                               ; fetch:inst4|PC[9]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.240      ; 2.119      ;
; 0.762 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[7]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.240      ; 1.744      ;
; 0.765 ; nRST                                                                                               ; fetch:inst4|PC[6]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.240      ; 2.129      ;
; 0.768 ; nRST                                                                                               ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 1.240      ; 2.132      ;
; 0.770 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[6]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.240      ; 1.752      ;
; 0.780 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[3]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.240      ; 1.762      ;
; 0.799 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[2]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.089      ; 1.012      ;
; 0.804 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[4]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.089      ; 1.017      ;
; 0.806 ; fetch:inst4|PC[10]~1                                                                               ; fetch:inst4|PC[5]~_emulated  ; nRST                                                                                               ; clk_pc      ; 0.000        ; 0.089      ; 1.019      ;
; 0.815 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[1]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.240      ; 1.797      ;
; 0.824 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[2]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.240      ; 1.806      ;
; 0.838 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[0]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.240      ; 1.820      ;
; 0.840 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[5]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.240      ; 1.822      ;
; 0.924 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.040      ; 1.088      ;
; 0.925 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.040      ; 1.089      ;
; 0.927 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.040      ; 1.091      ;
; 0.928 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.040      ; 1.092      ;
; 0.929 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.040      ; 1.093      ;
; 0.977 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[4]~_emulated  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; -0.500       ; 1.240      ; 1.959      ;
; 0.990 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.040      ; 1.154      ;
; 0.993 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.040      ; 1.157      ;
; 0.993 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.040      ; 1.157      ;
; 0.995 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.040      ; 1.159      ;
; 1.000 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.040      ; 1.164      ;
; 1.000 ; super_register_bank:inst2|Working_register[15]                                                     ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.040      ; 1.164      ;
; 1.012 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[5]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.042      ; 1.178      ;
; 1.013 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[5]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.482      ; 1.109      ;
; 1.013 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[2]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.042      ; 1.179      ;
; 1.014 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[2]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.482      ; 1.110      ;
; 1.014 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[4]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.042      ; 1.180      ;
; 1.015 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[1]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.042      ; 1.181      ;
; 1.015 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[0]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.042      ; 1.181      ;
; 1.016 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[4]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.482      ; 1.112      ;
; 1.017 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[1]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.482      ; 1.113      ;
; 1.018 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[0]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.482      ; 1.114      ;
; 1.036 ; fetch:inst4|PC[3]~_emulated                                                                        ; fetch:inst4|PC[3]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.037      ; 1.157      ;
; 1.048 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; fetch:inst4|PC[10]~_emulated ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc      ; 0.000        ; 1.240      ; 2.530      ;
; 1.079 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[3]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.482      ; 1.175      ;
; 1.079 ; decoder:inst1|ALUC[0]                                                                              ; carry_block:inst8|cy         ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 1.234      ; 1.927      ;
; 1.082 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[7]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.482      ; 1.178      ;
; 1.082 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[6]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.482      ; 1.178      ;
; 1.084 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[8]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.482      ; 1.180      ;
; 1.085 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[3]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.042      ; 1.251      ;
; 1.088 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[7]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.042      ; 1.254      ;
; 1.088 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[6]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.042      ; 1.254      ;
; 1.089 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[9]~_emulated  ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.482      ; 1.185      ;
; 1.089 ; ALU:inst5|cy_out                                                                                   ; fetch:inst4|PC[10]~_emulated ; decoder:inst1|ALUC[0]                                                                              ; clk_pc      ; -0.500       ; 0.482      ; 1.185      ;
; 1.092 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[8]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.042      ; 1.258      ;
; 1.097 ; fetch:inst4|PC[7]~_emulated                                                                        ; fetch:inst4|PC[7]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.037      ; 1.218      ;
; 1.097 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[10]~_emulated ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.042      ; 1.263      ;
; 1.098 ; super_register_bank:inst2|Working_register[0]                                                      ; fetch:inst4|PC[9]~_emulated  ; clk_reg                                                                                            ; clk_pc      ; 0.000        ; 0.042      ; 1.264      ;
; 1.106 ; fetch:inst4|PC[6]~_emulated                                                                        ; fetch:inst4|PC[6]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.037      ; 1.227      ;
; 1.111 ; fetch:inst4|PC[5]~_emulated                                                                        ; fetch:inst4|PC[5]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.037      ; 1.232      ;
; 1.124 ; fetch:inst4|PC[4]~_emulated                                                                        ; fetch:inst4|PC[4]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.037      ; 1.245      ;
; 1.134 ; fetch:inst4|PC[2]~_emulated                                                                        ; fetch:inst4|PC[2]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.037      ; 1.255      ;
; 1.135 ; fetch:inst4|PC[10]~_emulated                                                                       ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.036      ; 1.255      ;
; 1.141 ; fetch:inst4|PC[1]~_emulated                                                                        ; fetch:inst4|PC[1]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.037      ; 1.262      ;
; 1.154 ; fetch:inst4|PC[0]~_emulated                                                                        ; fetch:inst4|PC[0]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.037      ; 1.275      ;
; 1.194 ; fetch:inst4|PC[6]~_emulated                                                                        ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.037      ; 1.315      ;
; 1.194 ; clk_pc                                                                                             ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; -0.500       ; 1.240      ; 2.038      ;
; 1.196 ; fetch:inst4|PC[6]~_emulated                                                                        ; fetch:inst4|PC[10]~_emulated ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.037      ; 1.317      ;
; 1.196 ; fetch:inst4|PC[7]~_emulated                                                                        ; fetch:inst4|PC[8]~_emulated  ; clk_pc                                                                                             ; clk_pc      ; 0.000        ; 0.037      ; 1.317      ;
+-------+----------------------------------------------------------------------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_ram'                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                    ; Launch Clock                                                                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.204 ; super_register_bank:inst2|Working_register[6]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.235      ; 0.583      ;
; 0.226 ; super_register_bank:inst2|Working_register[12] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.235      ; 0.605      ;
; 0.244 ; super_register_bank:inst2|Working_register[4]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.233      ; 0.621      ;
; 0.255 ; super_register_bank:inst2|Working_register[9]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.235      ; 0.634      ;
; 0.259 ; super_register_bank:inst2|Working_register[14] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.235      ; 0.638      ;
; 0.265 ; super_register_bank:inst2|Working_register[7]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.235      ; 0.644      ;
; 0.266 ; super_register_bank:inst2|Working_register[8]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.235      ; 0.645      ;
; 0.271 ; super_register_bank:inst2|Working_register[10] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.235      ; 0.650      ;
; 0.272 ; super_register_bank:inst2|Working_register[11] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.235      ; 0.651      ;
; 0.275 ; super_register_bank:inst2|Working_register[15] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.235      ; 0.654      ;
; 0.278 ; super_register_bank:inst2|Working_register[13] ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.235      ; 0.657      ;
; 0.314 ; super_register_bank:inst2|Working_register[2]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.235      ; 0.693      ;
; 0.318 ; super_register_bank:inst2|Working_register[1]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.239      ; 0.701      ;
; 0.338 ; super_register_bank:inst2|Working_register[5]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.235      ; 0.717      ;
; 0.355 ; super_register_bank:inst2|Working_register[3]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.235      ; 0.734      ;
; 0.367 ; super_register_bank:inst2|Working_register[0]  ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_reg                                                                                            ; clk_ram     ; 0.000        ; 0.239      ; 0.750      ;
; 2.026 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.789     ; 0.371      ;
; 2.033 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.810     ; 0.357      ;
; 2.038 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.809     ; 0.363      ;
; 2.043 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.806     ; 0.371      ;
; 2.058 ; decoder:inst1|Dadd[3]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.808     ; 0.384      ;
; 2.060 ; decoder:inst1|Dadd[0]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.807     ; 0.387      ;
; 2.107 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.869     ; 0.372      ;
; 2.111 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.870     ; 0.375      ;
; 2.113 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.868     ; 0.379      ;
; 2.116 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.875     ; 0.375      ;
; 2.135 ; decoder:inst1|Dadd[5]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.787     ; 0.482      ;
; 2.154 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.899     ; 0.389      ;
; 2.158 ; decoder:inst1|Dadd[8]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.897     ; 0.395      ;
; 2.217 ; decoder:inst1|Dadd[7]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.868     ; 0.483      ;
; 2.227 ; decoder:inst1|Dadd[9]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.867     ; 0.494      ;
; 2.240 ; decoder:inst1|Dadd[6]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.866     ; 0.508      ;
; 2.268 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.898     ; 0.504      ;
; 2.269 ; decoder:inst1|Dadd[2]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.873     ; 0.530      ;
; 2.279 ; decoder:inst1|Dadd[1]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.896     ; 0.517      ;
; 2.331 ; decoder:inst1|Dadd[4]                          ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_address_reg0 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -1.804     ; 0.661      ;
; 2.719 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -2.236     ; 0.617      ;
; 2.749 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -2.238     ; 0.645      ;
; 2.790 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -2.285     ; 0.639      ;
; 2.919 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; 0.000        ; -2.283     ; 0.770      ;
; 3.277 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; -0.500       ; -2.294     ; 0.617      ;
; 3.307 ; decoder:inst1|MR                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_re_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; -0.500       ; -2.296     ; 0.645      ;
; 3.348 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a7~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; -0.500       ; -2.343     ; 0.639      ;
; 3.477 ; decoder:inst1|MW                               ; DATA:inst12|altsyncram:altsyncram_component|altsyncram_joi1:auto_generated|ram_block1a0~porta_we_reg       ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram     ; -0.500       ; -2.341     ; 0.770      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_rom'                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.565 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 1.122      ; 1.831      ;
; 0.626 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 1.122      ; 1.892      ;
; 0.649 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 1.414      ; 2.207      ;
; 0.690 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 1.414      ; 2.248      ;
; 0.692 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; nRST         ; clk_rom     ; 0.000        ; 1.122      ; 1.958      ;
; 0.734 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; nRST         ; clk_rom     ; 0.000        ; 1.414      ; 2.292      ;
; 0.781 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store                    ; nRST         ; clk_rom     ; 0.000        ; 1.240      ; 2.145      ;
; 0.783 ; fetch:inst4|PC[10]~1                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; -0.029     ; 0.898      ;
; 0.890 ; fetch:inst4|PC[10]~1                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; 0.000        ; 0.263      ; 1.297      ;
; 0.950 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; clk_rom      ; clk_rom     ; 0.000        ; -0.067     ; 0.987      ;
; 0.950 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_rom      ; clk_rom     ; 0.000        ; -0.067     ; 0.987      ;
; 0.972 ; fetch:inst4|PC[7]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.067     ; 1.049      ;
; 0.973 ; fetch:inst4|PC[3]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.067     ; 1.050      ;
; 1.009 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; clk_rom      ; clk_rom     ; 0.000        ; 0.211      ; 1.324      ;
; 1.009 ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_rom      ; clk_rom     ; 0.000        ; 0.211      ; 1.324      ;
; 1.018 ; fetch:inst4|PC[6]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.067     ; 1.095      ;
; 1.036 ; fetch:inst4|PC[0]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.067     ; 1.113      ;
; 1.040 ; fetch:inst4|PC[5]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.225      ; 1.409      ;
; 1.042 ; fetch:inst4|PC[5]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.067     ; 1.119      ;
; 1.052 ; fetch:inst4|PC[3]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.225      ; 1.421      ;
; 1.062 ; fetch:inst4|PC[4]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.067     ; 1.139      ;
; 1.079 ; fetch:inst4|PC[7]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.225      ; 1.448      ;
; 1.099 ; fetch:inst4|PC[1]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.225      ; 1.468      ;
; 1.105 ; fetch:inst4|PC[1]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.067     ; 1.182      ;
; 1.111 ; fetch:inst4|PC[6]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.225      ; 1.480      ;
; 1.119 ; fetch:inst4|PC[2]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; -0.067     ; 1.196      ;
; 1.175 ; fetch:inst4|PC[2]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.225      ; 1.544      ;
; 1.188 ; fetch:inst4|PC[0]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.225      ; 1.557      ;
; 1.203 ; fetch:inst4|PC[4]~_emulated                                                           ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; 0.000        ; 0.225      ; 1.572      ;
; 1.291 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 1.122      ; 2.057      ;
; 1.321 ; clk_pc                                                                                ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_pc       ; clk_rom     ; -0.500       ; 1.414      ; 2.379      ;
; 1.398 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 1.122      ; 2.164      ;
; 1.424 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a8~porta_re_reg       ; nRST         ; clk_rom     ; -0.500       ; 1.122      ; 2.190      ;
; 1.426 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|rden_a_store                    ; nRST         ; clk_rom     ; -0.500       ; 1.240      ; 2.290      ;
; 1.462 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_address_reg0 ; nRST         ; clk_rom     ; -0.500       ; 1.414      ; 2.520      ;
; 1.499 ; nRST                                                                                  ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg       ; nRST         ; clk_rom     ; -0.500       ; 1.414      ; 2.557      ;
+-------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_reg'                                                                                                                    ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                        ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; 0.831 ; ALU:inst5|z[15] ; super_register_bank:inst2|r14[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.914     ; 0.031      ;
; 0.832 ; ALU:inst5|z[14] ; super_register_bank:inst2|r15[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.915     ; 0.031      ;
; 1.064 ; ALU:inst5|z[11] ; super_register_bank:inst2|r15[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.905     ; 0.273      ;
; 1.082 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r12[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.909     ; 0.287      ;
; 1.172 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r15[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.917     ; 0.369      ;
; 1.181 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r14[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.904     ; 0.391      ;
; 1.184 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r18[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.906     ; 0.392      ;
; 1.185 ; ALU:inst5|z[15] ; super_register_bank:inst2|r8[15]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.913     ; 0.386      ;
; 1.241 ; ALU:inst5|z[14] ; super_register_bank:inst2|r10[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.917     ; 0.438      ;
; 1.241 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r26[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.909     ; 0.446      ;
; 1.243 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r8[8]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.910     ; 0.447      ;
; 1.252 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r25[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.912     ; 0.454      ;
; 1.255 ; ALU:inst5|z[15] ; super_register_bank:inst2|r19[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.913     ; 0.456      ;
; 1.256 ; ALU:inst5|z[12] ; super_register_bank:inst2|r14[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.910     ; 0.460      ;
; 1.256 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r12[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.911     ; 0.459      ;
; 1.268 ; ALU:inst5|z[12] ; super_register_bank:inst2|r19[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.907     ; 0.475      ;
; 1.273 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r15[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.905     ; 0.482      ;
; 1.275 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r17[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.905     ; 0.484      ;
; 1.276 ; ALU:inst5|z[12] ; super_register_bank:inst2|r16[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.909     ; 0.481      ;
; 1.277 ; ALU:inst5|z[12] ; super_register_bank:inst2|r18[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.909     ; 0.482      ;
; 1.282 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r19[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.911     ; 0.485      ;
; 1.283 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r17[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.906     ; 0.491      ;
; 1.286 ; ALU:inst5|z[13] ; super_register_bank:inst2|r11[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.898     ; 0.502      ;
; 1.286 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r7[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.905     ; 0.495      ;
; 1.296 ; ALU:inst5|z[13] ; super_register_bank:inst2|r3[13]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.898     ; 0.512      ;
; 1.305 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r2[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.909     ; 0.510      ;
; 1.305 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r6[3]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.909     ; 0.510      ;
; 1.305 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r9[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.906     ; 0.513      ;
; 1.315 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r27[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.906     ; 0.523      ;
; 1.315 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r14[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.913     ; 0.516      ;
; 1.315 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r22[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.899     ; 0.530      ;
; 1.316 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r24[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.906     ; 0.524      ;
; 1.318 ; ALU:inst5|z[11] ; super_register_bank:inst2|r0[11]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.902     ; 0.530      ;
; 1.320 ; ALU:inst5|z[14] ; super_register_bank:inst2|r14[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.919     ; 0.515      ;
; 1.322 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r22[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.900     ; 0.536      ;
; 1.332 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r5[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.899     ; 0.547      ;
; 1.336 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r7[9]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.909     ; 0.541      ;
; 1.337 ; ALU:inst5|z[2]  ; super_register_bank:inst2|Working_register[2]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.899     ; 0.552      ;
; 1.338 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r3[9]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.909     ; 0.543      ;
; 1.338 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r7[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.913     ; 0.539      ;
; 1.338 ; ALU:inst5|z[1]  ; super_register_bank:inst2|Working_register[1]  ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.901     ; 0.551      ;
; 1.339 ; ALU:inst5|z[13] ; super_register_bank:inst2|Working_register[13] ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.898     ; 0.555      ;
; 1.340 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r8[6]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.912     ; 0.542      ;
; 1.341 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r15[5]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.913     ; 0.542      ;
; 1.344 ; ALU:inst5|z[12] ; super_register_bank:inst2|r4[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.905     ; 0.553      ;
; 1.344 ; ALU:inst5|z[9]  ; super_register_bank:inst2|r11[9]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.909     ; 0.549      ;
; 1.345 ; ALU:inst5|z[12] ; super_register_bank:inst2|r12[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.905     ; 0.554      ;
; 1.345 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r18[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.906     ; 0.553      ;
; 1.346 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r26[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.910     ; 0.550      ;
; 1.346 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r27[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.913     ; 0.547      ;
; 1.348 ; ALU:inst5|z[11] ; super_register_bank:inst2|r8[11]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.904     ; 0.558      ;
; 1.348 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r19[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.904     ; 0.558      ;
; 1.350 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r24[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.913     ; 0.551      ;
; 1.351 ; ALU:inst5|z[12] ; super_register_bank:inst2|r17[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.906     ; 0.559      ;
; 1.353 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r5[7]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.908     ; 0.559      ;
; 1.356 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r18[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.909     ; 0.561      ;
; 1.357 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r8[4]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.909     ; 0.562      ;
; 1.358 ; ALU:inst5|z[15] ; super_register_bank:inst2|r11[15]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.911     ; 0.561      ;
; 1.358 ; ALU:inst5|z[15] ; super_register_bank:inst2|r0[15]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.911     ; 0.561      ;
; 1.360 ; ALU:inst5|z[15] ; super_register_bank:inst2|r5[15]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.917     ; 0.557      ;
; 1.361 ; ALU:inst5|z[10] ; super_register_bank:inst2|r13[10]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -1.051     ; 0.424      ;
; 1.362 ; ALU:inst5|z[14] ; super_register_bank:inst2|r22[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.911     ; 0.565      ;
; 1.369 ; ALU:inst5|z[12] ; super_register_bank:inst2|r9[12]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.910     ; 0.573      ;
; 1.370 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r13[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.913     ; 0.571      ;
; 1.370 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r18[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.900     ; 0.584      ;
; 1.371 ; ALU:inst5|z[8]  ; super_register_bank:inst2|r9[8]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.913     ; 0.572      ;
; 1.373 ; ALU:inst5|z[15] ; super_register_bank:inst2|r9[15]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.916     ; 0.571      ;
; 1.378 ; ALU:inst5|z[14] ; super_register_bank:inst2|r16[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.916     ; 0.576      ;
; 1.384 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r23[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.900     ; 0.598      ;
; 1.385 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r25[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.910     ; 0.589      ;
; 1.386 ; ALU:inst5|z[14] ; super_register_bank:inst2|r17[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.916     ; 0.584      ;
; 1.386 ; ALU:inst5|z[3]  ; super_register_bank:inst2|r21[3]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.904     ; 0.596      ;
; 1.387 ; ALU:inst5|z[13] ; super_register_bank:inst2|r5[13]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.904     ; 0.597      ;
; 1.391 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r15[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.913     ; 0.592      ;
; 1.392 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r26[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.918     ; 0.588      ;
; 1.394 ; ALU:inst5|z[11] ; super_register_bank:inst2|r25[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.913     ; 0.595      ;
; 1.394 ; ALU:inst5|z[11] ; super_register_bank:inst2|r26[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.910     ; 0.598      ;
; 1.396 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r6[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.909     ; 0.601      ;
; 1.398 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r15[7]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.905     ; 0.607      ;
; 1.398 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r8[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.903     ; 0.609      ;
; 1.400 ; ALU:inst5|z[13] ; super_register_bank:inst2|r18[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.899     ; 0.615      ;
; 1.400 ; ALU:inst5|z[6]  ; super_register_bank:inst2|r22[6]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.909     ; 0.605      ;
; 1.400 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r19[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.916     ; 0.598      ;
; 1.401 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r18[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.902     ; 0.613      ;
; 1.404 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r16[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.905     ; 0.613      ;
; 1.404 ; ALU:inst5|z[0]  ; super_register_bank:inst2|r26[0]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.920     ; 0.598      ;
; 1.407 ; ALU:inst5|z[5]  ; super_register_bank:inst2|r8[5]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.912     ; 0.609      ;
; 1.408 ; ALU:inst5|z[12] ; super_register_bank:inst2|r13[12]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.911     ; 0.611      ;
; 1.408 ; ALU:inst5|z[4]  ; super_register_bank:inst2|r15[4]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.910     ; 0.612      ;
; 1.408 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r20[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.899     ; 0.623      ;
; 1.409 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r0[2]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.903     ; 0.620      ;
; 1.410 ; ALU:inst5|z[13] ; super_register_bank:inst2|r17[13]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.902     ; 0.622      ;
; 1.410 ; ALU:inst5|z[11] ; super_register_bank:inst2|r1[11]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.908     ; 0.616      ;
; 1.411 ; ALU:inst5|z[14] ; super_register_bank:inst2|r25[14]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.923     ; 0.602      ;
; 1.411 ; ALU:inst5|z[11] ; super_register_bank:inst2|r13[11]              ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.908     ; 0.617      ;
; 1.411 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r23[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.899     ; 0.626      ;
; 1.411 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r1[1]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.905     ; 0.620      ;
; 1.412 ; ALU:inst5|z[1]  ; super_register_bank:inst2|r13[1]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.905     ; 0.621      ;
; 1.413 ; ALU:inst5|z[7]  ; super_register_bank:inst2|r9[7]                ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.907     ; 0.620      ;
; 1.413 ; ALU:inst5|z[2]  ; super_register_bank:inst2|r19[2]               ; decoder:inst1|ALUC[0] ; clk_reg     ; 0.000        ; -0.902     ; 0.625      ;
+-------+-----------------+------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'nRST'                                                                              ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.999 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; 0.000        ; 1.189      ; 2.228      ;
; 1.632 ; clk_pc    ; fetch:inst4|PC[10]~1 ; clk_pc       ; nRST        ; -0.500       ; 1.189      ; 2.361      ;
+-------+-----------+----------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_pc'                                                                                 ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.091 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.189      ; 1.747      ;
; -0.091 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.189      ; 1.747      ;
; -0.091 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.189      ; 1.747      ;
; -0.091 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.189      ; 1.747      ;
; -0.091 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.189      ; 1.747      ;
; -0.091 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.189      ; 1.747      ;
; -0.091 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.189      ; 1.747      ;
; -0.091 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.189      ; 1.747      ;
; -0.091 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.190      ; 1.748      ;
; -0.091 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.500        ; 1.190      ; 1.748      ;
; -0.091 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.500        ; 1.190      ; 1.748      ;
; 0.789  ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.189      ; 1.367      ;
; 0.789  ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.189      ; 1.367      ;
; 0.789  ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.189      ; 1.367      ;
; 0.789  ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.189      ; 1.367      ;
; 0.789  ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.189      ; 1.367      ;
; 0.789  ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.189      ; 1.367      ;
; 0.789  ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.189      ; 1.367      ;
; 0.789  ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.189      ; 1.367      ;
; 0.790  ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.190      ; 1.367      ;
; 0.790  ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 1.000        ; 1.190      ; 1.367      ;
; 0.790  ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 1.000        ; 1.190      ; 1.367      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_reg'                                                                                     ;
+--------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.082 ; nRST      ; super_register_bank:inst2|r12[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r8[6]   ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r13[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r24[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.191      ; 1.740      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r27[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.191      ; 1.740      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r16[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r17[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r19[6]  ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r8[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r1[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r13[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r2[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.193      ; 1.742      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r6[1]   ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r10[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.193      ; 1.742      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r14[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.746      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r24[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.744      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r27[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.744      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r16[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r18[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.199      ; 1.748      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r17[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r19[1]  ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r8[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r1[2]   ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r16[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r17[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r19[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.199      ; 1.748      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r18[2]  ; nRST         ; clk_reg     ; 0.500        ; 1.199      ; 1.748      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r16[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r18[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r17[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.199      ; 1.748      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r19[3]  ; nRST         ; clk_reg     ; 0.500        ; 1.199      ; 1.748      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r12[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r8[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r1[4]   ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r13[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r16[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r17[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r19[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r18[4]  ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r2[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.193      ; 1.742      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r6[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r10[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.193      ; 1.742      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r14[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.746      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r1[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r13[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r12[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.199      ; 1.748      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r8[5]   ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r16[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r18[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r17[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r19[5]  ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r8[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r15[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.746      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r1[0]   ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r13[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r24[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.744      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r27[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.195      ; 1.744      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r16[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r17[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r19[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r18[0]  ; nRST         ; clk_reg     ; 0.500        ; 1.199      ; 1.748      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r2[15]  ; nRST         ; clk_reg     ; 0.500        ; 1.193      ; 1.742      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r6[15]  ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r10[15] ; nRST         ; clk_reg     ; 0.500        ; 1.193      ; 1.742      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r14[15] ; nRST         ; clk_reg     ; 0.500        ; 1.197      ; 1.746      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r8[15]  ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[15] ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r18[15] ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r16[15] ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r17[15] ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r19[15] ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r14[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r10[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r8[8]   ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r13[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r24[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.191      ; 1.740      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r27[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.191      ; 1.740      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r16[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r17[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r19[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r18[8]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r2[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r6[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.190      ; 1.739      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r10[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r14[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.194      ; 1.743      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r8[9]   ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r26[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.192      ; 1.741      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r16[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.199      ; 1.748      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r18[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.199      ; 1.748      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r17[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.196      ; 1.745      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r19[9]  ; nRST         ; clk_reg     ; 0.500        ; 1.198      ; 1.747      ;
; -0.082 ; nRST      ; super_register_bank:inst2|r24[10] ; nRST         ; clk_reg     ; 0.500        ; 1.191      ; 1.740      ;
+--------+-----------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_reg'                                                                                                  ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.090 ; nRST      ; super_register_bank:inst2|r0[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r0[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r4[6]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r15[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.248      ; 1.282      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[6]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r4[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r12[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r5[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r20[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r22[1]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r0[1]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|Working_register[1] ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.248      ; 1.282      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r15[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.248      ; 1.282      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r4[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r12[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r5[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r22[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[2]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r0[2]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r0[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r4[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r12[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[3]               ; nRST         ; clk_reg     ; 0.000        ; 1.248      ; 1.282      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r15[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.248      ; 1.282      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r10[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r14[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r20[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r22[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[3]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r4[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.248      ; 1.282      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r15[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.248      ; 1.282      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r9[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r20[4]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r0[4]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|Working_register[4] ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r0[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r4[5]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[5]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|Working_register[0] ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r14[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r10[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r4[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r12[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[0]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r22[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[0]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r0[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[15]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[15]             ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r15[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.248      ; 1.282      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r20[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r22[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[8]              ; nRST         ; clk_reg     ; 0.000        ; 1.247      ; 1.281      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r0[8]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r0[9]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r4[9]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r12[9]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[9]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[9]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[9]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[9]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[10]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[10]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r15[10]             ; nRST         ; clk_reg     ; 0.000        ; 1.248      ; 1.282      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r22[10]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[10]             ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r5[11]              ; nRST         ; clk_reg     ; 0.000        ; 1.255      ; 1.289      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[11]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[11]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[11]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[11]             ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r15[12]             ; nRST         ; clk_reg     ; 0.000        ; 1.248      ; 1.282      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r22[12]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[12]             ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[13]              ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[13]             ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[13]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[14]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r20[14]             ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[14]             ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r4[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r3[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r7[7]               ; nRST         ; clk_reg     ; 0.000        ; 1.251      ; 1.285      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r15[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.248      ; 1.282      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r21[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.249      ; 1.283      ;
; -0.090 ; nRST      ; super_register_bank:inst2|r23[7]              ; nRST         ; clk_reg     ; 0.000        ; 1.253      ; 1.287      ;
+--------+-----------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_pc'                                                                                  ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.074 ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.240      ; 1.290      ;
; -0.074 ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.240      ; 1.290      ;
; -0.074 ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.240      ; 1.290      ;
; -0.074 ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.240      ; 1.290      ;
; -0.074 ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.240      ; 1.290      ;
; -0.074 ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.240      ; 1.290      ;
; -0.074 ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.240      ; 1.290      ;
; -0.074 ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.240      ; 1.290      ;
; -0.073 ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.240      ; 1.291      ;
; -0.073 ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; 0.000        ; 1.240      ; 1.291      ;
; -0.073 ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; 0.000        ; 1.240      ; 1.291      ;
; 0.812  ; nRST      ; fetch:inst4|PC[0]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.240      ; 1.676      ;
; 0.812  ; nRST      ; fetch:inst4|PC[1]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.240      ; 1.676      ;
; 0.812  ; nRST      ; fetch:inst4|PC[2]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.240      ; 1.676      ;
; 0.812  ; nRST      ; fetch:inst4|PC[3]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.240      ; 1.676      ;
; 0.812  ; nRST      ; fetch:inst4|PC[4]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.240      ; 1.676      ;
; 0.812  ; nRST      ; fetch:inst4|PC[5]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.240      ; 1.676      ;
; 0.812  ; nRST      ; fetch:inst4|PC[6]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.240      ; 1.676      ;
; 0.812  ; nRST      ; fetch:inst4|PC[7]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.240      ; 1.676      ;
; 0.813  ; nRST      ; fetch:inst4|PC[8]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.240      ; 1.677      ;
; 0.813  ; nRST      ; fetch:inst4|PC[9]~_emulated  ; nRST         ; clk_pc      ; -0.500       ; 1.240      ; 1.677      ;
; 0.813  ; nRST      ; fetch:inst4|PC[10]~_emulated ; nRST         ; clk_pc      ; -0.500       ; 1.240      ; 1.677      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                               ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                    ; -12.007   ; -2.200  ; -0.091   ; -0.110  ; -3.000              ;
;  clk_k                                                                                              ; -6.746    ; 0.130   ; N/A      ; N/A     ; -3.000              ;
;  clk_pc                                                                                             ; -5.854    ; 0.186   ; -0.091   ; -0.089  ; -3.000              ;
;  clk_ram                                                                                            ; -6.096    ; 0.204   ; N/A      ; N/A     ; -3.000              ;
;  clk_reg                                                                                            ; -8.594    ; 0.831   ; -0.082   ; -0.110  ; -3.000              ;
;  clk_rom                                                                                            ; -1.803    ; 0.565   ; N/A      ; N/A     ; -3.000              ;
;  decoder:inst1|ALUC[0]                                                                              ; -12.007   ; -0.824  ; N/A      ; N/A     ; 0.317               ;
;  nRST                                                                                               ; -2.049    ; 0.999   ; N/A      ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -5.804    ; -2.200  ; N/A      ; N/A     ; -0.104              ;
; Design-wide TNS                                                                                     ; -3971.838 ; -21.02  ; -37.65   ; -50.136 ; -552.748            ;
;  clk_k                                                                                              ; -101.041  ; 0.000   ; N/A      ; N/A     ; -20.100             ;
;  clk_pc                                                                                             ; -68.370   ; 0.000   ; -1.001   ; -0.973  ; -15.652             ;
;  clk_ram                                                                                            ; -31.727   ; 0.000   ; N/A      ; N/A     ; -20.392             ;
;  clk_reg                                                                                            ; -3521.907 ; 0.000   ; -36.649  ; -49.163 ; -493.484            ;
;  clk_rom                                                                                            ; -7.512    ; 0.000   ; N/A      ; N/A     ; -12.722             ;
;  decoder:inst1|ALUC[0]                                                                              ; -171.315  ; -1.741  ; N/A      ; N/A     ; 0.000               ;
;  nRST                                                                                               ; -2.049    ; 0.000   ; N/A      ; N/A     ; -3.000              ;
;  rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; -67.917   ; -19.279 ; N/A      ; N/A     ; -4.198              ;
+-----------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; MWout          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MRout          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; APOSMUX[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Bout[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; COUT[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataOut[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Kout[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OPCODE_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR_out[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; nRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_pc                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_k                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_reg                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_rom                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_ram                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MWout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; MRout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; APOSMUX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; APOSMUX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; COUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; COUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; COUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; COUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; COUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; COUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; COUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; COUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; COUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DataOut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DataOut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DataOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Kout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Kout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Kout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Kout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Kout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Kout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MWout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; MRout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; APOSMUX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; APOSMUX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; COUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; COUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; COUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; COUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; COUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; COUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; COUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; COUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; COUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; DataOut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DataOut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DataOut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; DataOut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Kout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Kout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Kout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Kout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Kout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Kout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MWout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; MRout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; APOSMUX[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; APOSMUX[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; APOSMUX[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Bout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Bout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Bout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Bout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Bout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Bout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Bout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Bout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; COUT[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; COUT[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; COUT[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; COUT[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; COUT[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; COUT[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; COUT[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; COUT[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; COUT[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DataOut[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DataOut[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DataOut[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DataOut[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DataOut[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kout[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kout[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kout[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kout[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Kout[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Kout[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; OPCODE_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OPCODE_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OPCODE_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; WR_out[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR_out[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR_out[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                         ; To Clock                                                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_rom                                                                                            ; clk_k                                                                                              ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k                                                                                              ; 32       ; 32       ; 0        ; 0        ;
; clk_pc                                                                                             ; clk_pc                                                                                             ; 133      ; 66       ; 0        ; 0        ;
; clk_reg                                                                                            ; clk_pc                                                                                             ; 187      ; 0        ; 0        ; 0        ;
; clk_rom                                                                                            ; clk_pc                                                                                             ; 24       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                              ; clk_pc                                                                                             ; 1        ; 13       ; 0        ; 0        ;
; nRST                                                                                               ; clk_pc                                                                                             ; 143      ; 66       ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc                                                                                             ; 34       ; 34       ; 0        ; 0        ;
; clk_reg                                                                                            ; clk_ram                                                                                            ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram                                                                                            ; 24       ; 4        ; 0        ; 0        ;
; clk_ram                                                                                            ; clk_reg                                                                                            ; 16       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                              ; clk_reg                                                                                            ; 464      ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg                                                                                            ; 2800     ; 2800     ; 0        ; 0        ;
; clk_pc                                                                                             ; clk_rom                                                                                            ; 32       ; 16       ; 0        ; 0        ;
; clk_rom                                                                                            ; clk_rom                                                                                            ; 4        ; 0        ; 0        ; 0        ;
; nRST                                                                                               ; clk_rom                                                                                            ; 39       ; 23       ; 0        ; 0        ;
; clk_k                                                                                              ; decoder:inst1|ALUC[0]                                                                              ; 984      ; 0        ; 168      ; 0        ;
; clk_pc                                                                                             ; decoder:inst1|ALUC[0]                                                                              ; 16       ; 0        ; 1        ; 0        ;
; clk_reg                                                                                            ; decoder:inst1|ALUC[0]                                                                              ; 29520    ; 0        ; 5040     ; 0        ;
; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0]                                                                              ; 32       ; 32       ; 2        ; 2        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]                                                                              ; 33614    ; 33614    ; 5714     ; 5714     ;
; clk_pc                                                                                             ; nRST                                                                                               ; 1        ; 1        ; 0        ; 0        ;
; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 242      ; 0        ; 240      ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 122      ; 122      ; 114      ; 114      ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                         ; To Clock                                                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_rom                                                                                            ; clk_k                                                                                              ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_k                                                                                              ; 32       ; 32       ; 0        ; 0        ;
; clk_pc                                                                                             ; clk_pc                                                                                             ; 133      ; 66       ; 0        ; 0        ;
; clk_reg                                                                                            ; clk_pc                                                                                             ; 187      ; 0        ; 0        ; 0        ;
; clk_rom                                                                                            ; clk_pc                                                                                             ; 24       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                              ; clk_pc                                                                                             ; 1        ; 13       ; 0        ; 0        ;
; nRST                                                                                               ; clk_pc                                                                                             ; 143      ; 66       ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_pc                                                                                             ; 34       ; 34       ; 0        ; 0        ;
; clk_reg                                                                                            ; clk_ram                                                                                            ; 16       ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_ram                                                                                            ; 24       ; 4        ; 0        ; 0        ;
; clk_ram                                                                                            ; clk_reg                                                                                            ; 16       ; 0        ; 0        ; 0        ;
; decoder:inst1|ALUC[0]                                                                              ; clk_reg                                                                                            ; 464      ; 0        ; 0        ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; clk_reg                                                                                            ; 2800     ; 2800     ; 0        ; 0        ;
; clk_pc                                                                                             ; clk_rom                                                                                            ; 32       ; 16       ; 0        ; 0        ;
; clk_rom                                                                                            ; clk_rom                                                                                            ; 4        ; 0        ; 0        ; 0        ;
; nRST                                                                                               ; clk_rom                                                                                            ; 39       ; 23       ; 0        ; 0        ;
; clk_k                                                                                              ; decoder:inst1|ALUC[0]                                                                              ; 984      ; 0        ; 168      ; 0        ;
; clk_pc                                                                                             ; decoder:inst1|ALUC[0]                                                                              ; 16       ; 0        ; 1        ; 0        ;
; clk_reg                                                                                            ; decoder:inst1|ALUC[0]                                                                              ; 29520    ; 0        ; 5040     ; 0        ;
; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0]                                                                              ; 32       ; 32       ; 2        ; 2        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; decoder:inst1|ALUC[0]                                                                              ; 33614    ; 33614    ; 5714     ; 5714     ;
; clk_pc                                                                                             ; nRST                                                                                               ; 1        ; 1        ; 0        ; 0        ;
; clk_rom                                                                                            ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 242      ; 0        ; 240      ; 0        ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; 122      ; 122      ; 114      ; 114      ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; nRST       ; clk_pc   ; 11       ; 11       ; 0        ; 0        ;
; nRST       ; clk_reg  ; 464      ; 464      ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; nRST       ; clk_pc   ; 11       ; 11       ; 0        ; 0        ;
; nRST       ; clk_reg  ; 464      ; 464      ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 109   ; 109  ;
; Unconstrained Output Port Paths ; 654   ; 654  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                             ; Clock                                                                                              ; Type ; Status      ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------+-------------+
; clk_k                                                                                              ; clk_k                                                                                              ; Base ; Constrained ;
; clk_pc                                                                                             ; clk_pc                                                                                             ; Base ; Constrained ;
; clk_ram                                                                                            ; clk_ram                                                                                            ; Base ; Constrained ;
; clk_reg                                                                                            ; clk_reg                                                                                            ; Base ; Constrained ;
; clk_rom                                                                                            ; clk_rom                                                                                            ; Base ; Constrained ;
; decoder:inst1|ALUC[0]                                                                              ; decoder:inst1|ALUC[0]                                                                              ; Base ; Constrained ;
; nRST                                                                                               ; nRST                                                                                               ; Base ; Constrained ;
; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg ; Base ; Constrained ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clk_pc     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; APOSMUX[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MRout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MWout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; clk_pc     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; nRST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; APOSMUX[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; APOSMUX[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; COUT[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Kout[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MRout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MWout          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OPCODE_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR_out[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 09 20:08:21 2022
Info: Command: quartus_sta uc1 -c uc1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 43 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_rom clk_rom
    Info (332105): create_clock -period 1.000 -name rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg
    Info (332105): create_clock -period 1.000 -name clk_pc clk_pc
    Info (332105): create_clock -period 1.000 -name decoder:inst1|ALUC[0] decoder:inst1|ALUC[0]
    Info (332105): create_clock -period 1.000 -name clk_reg clk_reg
    Info (332105): create_clock -period 1.000 -name nRST nRST
    Info (332105): create_clock -period 1.000 -name clk_ram clk_ram
    Info (332105): create_clock -period 1.000 -name clk_k clk_k
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|Mux16~0  from: datab  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[9]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.007            -171.315 decoder:inst1|ALUC[0] 
    Info (332119):    -8.594           -3521.907 clk_reg 
    Info (332119):    -6.746            -101.041 clk_k 
    Info (332119):    -6.096             -31.727 clk_ram 
    Info (332119):    -5.854             -68.370 clk_pc 
    Info (332119):    -5.804             -67.917 rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg 
    Info (332119):    -2.049              -2.049 nRST 
    Info (332119):    -1.803              -7.512 clk_rom 
Info (332146): Worst-case hold slack is -2.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.200             -19.279 rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg 
    Info (332119):    -0.824              -1.741 decoder:inst1|ALUC[0] 
    Info (332119):     0.358               0.000 clk_pc 
    Info (332119):     0.454               0.000 clk_ram 
    Info (332119):     0.748               0.000 clk_k 
    Info (332119):     0.865               0.000 clk_rom 
    Info (332119):     1.422               0.000 clk_reg 
    Info (332119):     1.478               0.000 nRST 
Info (332146): Worst-case recovery slack is 0.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.020               0.000 clk_pc 
    Info (332119):     0.033               0.000 clk_reg 
Info (332146): Worst-case removal slack is -0.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.110             -49.163 clk_reg 
    Info (332119):    -0.089              -0.973 clk_pc 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -467.000 clk_reg 
    Info (332119):    -3.000             -20.392 clk_ram 
    Info (332119):    -3.000             -19.000 clk_k 
    Info (332119):    -3.000             -15.000 clk_pc 
    Info (332119):    -3.000             -12.722 clk_rom 
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.104              -4.198 rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg 
    Info (332119):     0.414               0.000 decoder:inst1|ALUC[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|Mux16~0  from: datab  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[9]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.700            -151.460 decoder:inst1|ALUC[0] 
    Info (332119):    -7.643           -3117.795 clk_reg 
    Info (332119):    -5.951             -89.074 clk_k 
    Info (332119):    -5.410             -61.875 rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg 
    Info (332119):    -5.400             -27.883 clk_ram 
    Info (332119):    -5.135             -60.030 clk_pc 
    Info (332119):    -1.901              -1.901 nRST 
    Info (332119):    -1.618              -6.665 clk_rom 
Info (332146): Worst-case hold slack is -1.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.907             -17.105 rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg 
    Info (332119):    -0.704              -1.453 decoder:inst1|ALUC[0] 
    Info (332119):     0.312               0.000 clk_pc 
    Info (332119):     0.423               0.000 clk_ram 
    Info (332119):     0.680               0.000 clk_k 
    Info (332119):     0.790               0.000 clk_rom 
    Info (332119):     1.276               0.000 clk_reg 
    Info (332119):     1.379               0.000 nRST 
Info (332146): Worst-case recovery slack is 0.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.082               0.000 clk_pc 
    Info (332119):     0.091               0.000 clk_reg 
Info (332146): Worst-case removal slack is -0.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.108             -47.565 clk_reg 
    Info (332119):    -0.087              -0.957 clk_pc 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -467.000 clk_reg 
    Info (332119):    -3.000             -20.392 clk_ram 
    Info (332119):    -3.000             -19.000 clk_k 
    Info (332119):    -3.000             -15.000 clk_pc 
    Info (332119):    -3.000             -12.696 clk_rom 
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):    -0.002              -0.002 rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg 
    Info (332119):     0.459               0.000 decoder:inst1|ALUC[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5|Mux16~0  from: datab  to: combout
    Info (332098): From: rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[9]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.411
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.411             -90.933 decoder:inst1|ALUC[0] 
    Info (332119):    -4.574           -1850.466 clk_reg 
    Info (332119):    -3.518             -52.301 clk_k 
    Info (332119):    -3.263             -35.693 rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg 
    Info (332119):    -3.150             -15.623 clk_ram 
    Info (332119):    -2.996             -34.804 clk_pc 
    Info (332119):    -1.246              -1.246 nRST 
    Info (332119):    -1.138              -4.463 clk_rom 
Info (332146): Worst-case hold slack is -1.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.440             -12.909 rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg 
    Info (332119):    -0.555              -1.609 decoder:inst1|ALUC[0] 
    Info (332119):     0.130               0.000 clk_k 
    Info (332119):     0.186               0.000 clk_pc 
    Info (332119):     0.204               0.000 clk_ram 
    Info (332119):     0.565               0.000 clk_rom 
    Info (332119):     0.831               0.000 clk_reg 
    Info (332119):     0.999               0.000 nRST 
Info (332146): Worst-case recovery slack is -0.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.091              -1.001 clk_pc 
    Info (332119):    -0.082             -36.649 clk_reg 
Info (332146): Worst-case removal slack is -0.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.090             -39.987 clk_reg 
    Info (332119):    -0.074              -0.811 clk_pc 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -493.484 clk_reg 
    Info (332119):    -3.000             -20.100 clk_k 
    Info (332119):    -3.000             -15.652 clk_pc 
    Info (332119):    -3.000             -11.964 clk_ram 
    Info (332119):    -3.000              -8.548 clk_rom 
    Info (332119):    -3.000              -3.000 nRST 
    Info (332119):     0.009               0.000 rom1:inst|altsyncram:altsyncram_component|altsyncram_vfa1:auto_generated|ram_block1a0~porta_re_reg 
    Info (332119):     0.317               0.000 decoder:inst1|ALUC[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4794 megabytes
    Info: Processing ended: Thu Jun 09 20:08:24 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


