/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta8x32m1fw (user specify : ts6n16ffcllsvta8x32m1fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 13:10:29*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta8x32m1fw_ssgnp0p675v150c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 13:10:29" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 150.000000 ;
    nom_voltage         : 0.675000 ;

    voltage_map(VDD, 0.675000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p675v150c"){
        process     : 1 ;
        temperature : 150.000000 ;
        voltage     : 0.675000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p675v150c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.016000, 0.070000, 0.143000, 0.289000, 0.580000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.001300, 0.004317, 0.006850, 0.009405, 0.011749, 0.015113, 0.018411, 0.018856, 0.019210, 0.019483, 0.019686, 0.019909, 0.020000",\
              "0.000000, 0.005687, 0.018886, 0.029970, 0.041149, 0.051402, 0.066121, 0.080548, 0.082494, 0.084044, 0.085238, 0.086125, 0.087102, 0.087500",\
              "0.000000, 0.011619, 0.038581, 0.061224, 0.084061, 0.105006, 0.135076, 0.164548, 0.168523, 0.171690, 0.174129, 0.175941, 0.177936, 0.178750",\
              "0.000000, 0.023481, 0.077970, 0.123732, 0.169886, 0.212215, 0.272986, 0.332548, 0.340581, 0.346983, 0.351910, 0.355573, 0.359606, 0.361250",\
              "0.000000, 0.047125, 0.156480, 0.248320, 0.340947, 0.425899, 0.547862, 0.667397, 0.683518, 0.696367, 0.706256, 0.713606, 0.721700, 0.725000"\
               );
    }



    type (AA_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA8X32M1FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 3 ;
        word_width      : 32 ;
    }
    functional_peak_current : 10033.440000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 835.030560 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007065;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.945190, 0.963477, 0.983820, 1.015893, 1.058606" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.945190, 0.963477, 0.983820, 1.015893, 1.058606" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.945190, 0.963477, 0.983820, 1.015893, 1.058606" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.945190, 0.963477, 0.983820, 1.015893, 1.058606" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003568") ;
            }
            fall_power("scalar") {
                values ("0.003568") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.007071;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.945190, 0.963477, 0.983820, 1.015893, 1.058606" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.945190, 0.963477, 0.983820, 1.015893, 1.058606" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.945190, 0.963477, 0.983820, 1.015893, 1.058606" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.945190, 0.963477, 0.983820, 1.015893, 1.058606" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003568") ;
            }
            fall_power("scalar") {
                values ("0.003568") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.580000 ;
        capacitance : 0.001690;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.945190, 0.963477, 0.983820, 1.015893, 1.058606" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.945190, 0.963477, 0.983820, 1.015893, 1.058606" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.945190, 0.963477, 0.983820, 1.015893, 1.058606" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.945190, 0.963477, 0.983820, 1.015893, 1.058606" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003568") ;
            }
            fall_power("scalar") {
                values ("0.003568") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004057 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.163435, 0.183753, 0.206358, 0.241994, 0.289454" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.368438, 0.388757, 0.411361, 0.446997, 0.494457" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.050211, 1.070530, 1.093134, 1.128770, 1.176229" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.050210" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.476861") ;
            }
            fall_power("scalar") {
                values ("0.052985") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.426989") ;
            }
            fall_power("scalar") {
                values ("0.047443") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.451925") ;
            }
            fall_power("scalar") {
                values ("0.050214") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005374") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001860 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.293424, 0.312413, 0.337376, 0.382955, 0.454619",\
              "0.275766, 0.294755, 0.319718, 0.365297, 0.436961",\
              "0.257000, 0.275989, 0.300952, 0.346531, 0.418195",\
              "0.229885, 0.248874, 0.273836, 0.319416, 0.391079",\
              "0.202845, 0.221834, 0.246796, 0.292376, 0.364039"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.293424, 0.312413, 0.337376, 0.382955, 0.454619",\
              "0.275766, 0.294755, 0.319718, 0.365297, 0.436961",\
              "0.257000, 0.275989, 0.300952, 0.346531, 0.418195",\
              "0.229885, 0.248874, 0.273836, 0.319416, 0.391079",\
              "0.202845, 0.221834, 0.246796, 0.292376, 0.364039"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.151358, 0.142990, 0.132136, 0.116835, 0.095263",\
              "0.179488, 0.171120, 0.160266, 0.144965, 0.123393",\
              "0.210492, 0.202123, 0.191270, 0.175969, 0.154397",\
              "0.258363, 0.249995, 0.239141, 0.223840, 0.202268",\
              "0.321982, 0.313614, 0.302760, 0.287459, 0.265887"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.151358, 0.142990, 0.132136, 0.116835, 0.095263",\
              "0.179488, 0.171120, 0.160266, 0.144965, 0.123393",\
              "0.210492, 0.202123, 0.191270, 0.175969, 0.154397",\
              "0.258363, 0.249995, 0.239141, 0.223840, 0.202268",\
              "0.321982, 0.313614, 0.302760, 0.287459, 0.265887"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003568") ;
            }
            fall_power("scalar") {
                values ("0.003568") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_2_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001435 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.216793, 0.235443, 0.260260, 0.301316, 0.362111",\
              "0.196722, 0.215372, 0.240189, 0.281245, 0.342039",\
              "0.174755, 0.193405, 0.218222, 0.259277, 0.320072",\
              "0.140535, 0.159185, 0.184002, 0.225058, 0.285852",\
              "0.094937, 0.113587, 0.138404, 0.179460, 0.240255"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.216793, 0.235443, 0.260260, 0.301316, 0.362111",\
              "0.196722, 0.215372, 0.240189, 0.281245, 0.342039",\
              "0.174755, 0.193405, 0.218222, 0.259277, 0.320072",\
              "0.140535, 0.159185, 0.184002, 0.225058, 0.285852",\
              "0.094937, 0.113587, 0.138404, 0.179460, 0.240255"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280927, 0.272595, 0.261387, 0.245197, 0.220639",\
              "0.309057, 0.300724, 0.289517, 0.273327, 0.248769",\
              "0.340060, 0.331728, 0.320520, 0.304331, 0.279772",\
              "0.387932, 0.379599, 0.368392, 0.352202, 0.327644",\
              "0.451551, 0.443218, 0.432011, 0.415821, 0.391263"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.280927, 0.272595, 0.261387, 0.245197, 0.220639",\
              "0.309057, 0.300724, 0.289517, 0.273327, 0.248769",\
              "0.340060, 0.331728, 0.320520, 0.304331, 0.279772",\
              "0.387932, 0.379599, 0.368392, 0.352202, 0.327644",\
              "0.451551, 0.443218, 0.432011, 0.415821, 0.391263"\
               ) ;
            }
        }

        
        pin(AA[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.025320") ;
            }
            fall_power("scalar") {
                values ("0.025320") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001358 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.146759, 0.168033, 0.194817, 0.239367, 0.304990",\
              "0.126688, 0.147961, 0.174746, 0.219296, 0.284919",\
              "0.104721, 0.125994, 0.152778, 0.197328, 0.262952",\
              "0.070501, 0.091774, 0.118559, 0.163108, 0.228732",\
              "0.024903, 0.046177, 0.072961, 0.117511, 0.183134"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.146759, 0.168033, 0.194817, 0.239367, 0.304990",\
              "0.126688, 0.147961, 0.174746, 0.219296, 0.284919",\
              "0.104721, 0.125994, 0.152778, 0.197328, 0.262952",\
              "0.070501, 0.091774, 0.118559, 0.163108, 0.228732",\
              "0.024903, 0.046177, 0.072961, 0.117511, 0.183134"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.409552, 0.388492, 0.361730, 0.320858, 0.268236",\
              "0.429644, 0.408584, 0.381823, 0.340950, 0.288328",\
              "0.451790, 0.430730, 0.403968, 0.363096, 0.310474",\
              "0.485984, 0.464924, 0.438162, 0.397290, 0.344668",\
              "0.531426, 0.510366, 0.483604, 0.442732, 0.390110"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.409552, 0.388492, 0.361730, 0.320858, 0.268236",\
              "0.429644, 0.408584, 0.381823, 0.340950, 0.288328",\
              "0.451790, 0.430730, 0.403968, 0.363096, 0.310474",\
              "0.485984, 0.464924, 0.438162, 0.397290, 0.344668",\
              "0.531426, 0.510366, 0.483604, 0.442732, 0.390110"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006676") ;
            }
            fall_power("scalar") {
                values ("0.006676") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001331 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.183940, 0.205213, 0.231998, 0.276548, 0.342500",\
              "0.166282, 0.187556, 0.214340, 0.258890, 0.324842",\
              "0.147516, 0.168790, 0.195574, 0.240124, 0.306076",\
              "0.120401, 0.141674, 0.168459, 0.213008, 0.278961",\
              "0.093361, 0.114634, 0.141419, 0.185969, 0.251921"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.183940, 0.205213, 0.231998, 0.276548, 0.342500",\
              "0.166282, 0.187556, 0.214340, 0.258890, 0.324842",\
              "0.147516, 0.168790, 0.195574, 0.240124, 0.306076",\
              "0.120401, 0.141674, 0.168459, 0.213008, 0.278961",\
              "0.093361, 0.114634, 0.141419, 0.185969, 0.251921"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.325634, 0.305573, 0.282218, 0.247323, 0.195964",\
              "0.345726, 0.325665, 0.302310, 0.267415, 0.216057",\
              "0.367872, 0.347811, 0.324456, 0.289560, 0.238202",\
              "0.402066, 0.382005, 0.358650, 0.323755, 0.272396",\
              "0.447508, 0.427447, 0.404092, 0.369196, 0.317838"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.325634, 0.305573, 0.282218, 0.247323, 0.195964",\
              "0.345726, 0.325665, 0.302310, 0.267415, 0.216057",\
              "0.367872, 0.347811, 0.324456, 0.289560, 0.238202",\
              "0.402066, 0.382005, 0.358650, 0.323755, 0.272396",\
              "0.447508, 0.427447, 0.404092, 0.369196, 0.317838"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005009") ;
            }
            fall_power("scalar") {
                values ("0.005009") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.004062 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.351394, 0.360646, 0.366770, 0.376796, 0.387688" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.781166, 0.790417, 0.796541, 0.806566, 1.160000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.781166, 0.790417, 0.796541, 0.806566, 1.160000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.781166" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.226602") ;
            }
            fall_power("scalar") {
                values ("0.339904") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006118") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001857 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.323736, 0.342415, 0.368804, 0.410060, 0.484508",\
              "0.301789, 0.320468, 0.346857, 0.388113, 0.462560",\
              "0.281871, 0.300550, 0.326939, 0.368195, 0.442643",\
              "0.254913, 0.273591, 0.299981, 0.341236, 0.415685",\
              "0.221267, 0.239946, 0.266334, 0.307590, 0.382038"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.323736, 0.342415, 0.368804, 0.410060, 0.484508",\
              "0.301789, 0.320468, 0.346857, 0.388113, 0.462560",\
              "0.281871, 0.300550, 0.326939, 0.368195, 0.442643",\
              "0.254913, 0.273591, 0.299981, 0.341236, 0.415685",\
              "0.221267, 0.239946, 0.266334, 0.307590, 0.382038"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.148978, 0.140317, 0.129208, 0.113706, 0.092036",\
              "0.161908, 0.153247, 0.142138, 0.126636, 0.104965",\
              "0.170926, 0.162265, 0.151156, 0.135654, 0.113984",\
              "0.185358, 0.176696, 0.165587, 0.150086, 0.128415",\
              "0.201126, 0.192465, 0.181356, 0.165854, 0.144184"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.148978, 0.140317, 0.129208, 0.113706, 0.092036",\
              "0.161908, 0.153247, 0.142138, 0.126636, 0.104965",\
              "0.170926, 0.162265, 0.151156, 0.135654, 0.113984",\
              "0.185358, 0.176696, 0.165587, 0.150086, 0.128415",\
              "0.201126, 0.192465, 0.181356, 0.165854, 0.144184"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004016") ;
            }
            fall_power("scalar") {
                values ("0.004016") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_2_0 ;
        direction       : input ;
        max_transition  : 0.580000 ;
        capacitance     : 0.001420 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.211705, 0.225153, 0.240181, 0.261036, 0.289882",\
              "0.202630, 0.216079, 0.231107, 0.251961, 0.280808",\
              "0.195954, 0.209403, 0.224431, 0.245286, 0.274132",\
              "0.185896, 0.199344, 0.214372, 0.235227, 0.264074",\
              "0.174639, 0.188088, 0.203116, 0.223971, 0.252817"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.211705, 0.225153, 0.240181, 0.261036, 0.289882",\
              "0.202630, 0.216079, 0.231107, 0.251961, 0.280808",\
              "0.195954, 0.209403, 0.224431, 0.245286, 0.274132",\
              "0.185896, 0.199344, 0.214372, 0.235227, 0.264074",\
              "0.174639, 0.188088, 0.203116, 0.223971, 0.252817"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.181307, 0.174223, 0.166872, 0.156610, 0.141375",\
              "0.194236, 0.187153, 0.179802, 0.169539, 0.154304",\
              "0.203255, 0.196171, 0.188820, 0.178558, 0.163323",\
              "0.217686, 0.210603, 0.203251, 0.192989, 0.177754",\
              "0.233455, 0.226372, 0.219020, 0.208758, 0.193523"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.181307, 0.174223, 0.166872, 0.156610, 0.141375",\
              "0.194236, 0.187153, 0.179802, 0.169539, 0.154304",\
              "0.203255, 0.196171, 0.188820, 0.178558, 0.163323",\
              "0.217686, 0.210603, 0.203251, 0.192989, 0.177754",\
              "0.233455, 0.226372, 0.219020, 0.208758, 0.193523"\
               ) ;
            }
        }

        
        pin(AB[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.025320") ;
            }
            fall_power("scalar") {
                values ("0.025320") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.338783, 0.384562, 0.425937, 0.505356, 0.655553",\
              "0.348033, 0.393813, 0.435188, 0.514607, 0.664805",\
              "0.354158, 0.399937, 0.441312, 0.520731, 0.670928",\
              "0.364183, 0.409962, 0.451338, 0.530757, 0.680954",\
              "0.375075, 0.420855, 0.462230, 0.541649, 0.691846"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.338783, 0.384562, 0.425937, 0.505356, 0.655553",\
              "0.348033, 0.393813, 0.435188, 0.514607, 0.664805",\
              "0.354158, 0.399937, 0.441312, 0.520731, 0.670928",\
              "0.364183, 0.409962, 0.451338, 0.530757, 0.680954",\
              "0.375075, 0.420855, 0.462230, 0.541649, 0.691846"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.177796, 0.211203, 0.243663, 0.304773, 0.421160",\
              "0.186607, 0.220014, 0.252474, 0.313583, 0.429970",\
              "0.192439, 0.225846, 0.258306, 0.319416, 0.435803",\
              "0.201988, 0.235394, 0.267855, 0.328964, 0.445351",\
              "0.212361, 0.245768, 0.278228, 0.339337, 0.455725"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.177796, 0.211203, 0.243663, 0.304773, 0.421160",\
              "0.186607, 0.220014, 0.252474, 0.313583, 0.429970",\
              "0.192439, 0.225846, 0.258306, 0.319416, 0.435803",\
              "0.201988, 0.235394, 0.267855, 0.328964, 0.445351",\
              "0.212361, 0.245768, 0.278228, 0.339337, 0.455725"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.035765, 0.102382, 0.176216, 0.327121, 0.643741" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.035765, 0.102382, 0.176216, 0.327121, 0.643741" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.028352, 0.081276, 0.143151, 0.262685, 0.507591" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.028352, 0.081276, 0.143151, 0.262685, 0.507591" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.001481, 0.001481, 0.001481, 0.001481, 0.001481") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 27.161933;
  }
  


}   /* cell() */

}   /* library() */

