

================================================================
== Vitis HLS Report for 'iFFT'
================================================================
* Date:           Mon Mar  4 11:08:44 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  63.415 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    |  min |   max  |   Type  |
    +---------+---------+----------+-----------+------+--------+---------+
    |     3092|   127589|  0.309 ms|  12.759 ms|  3092|  127589|       no|
    +---------+---------+----------+-----------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                        |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |        Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +------------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1453_1     |       18|   124515|  2 ~ 13835|          -|          -|         9|        no|
        | + VITIS_LOOP_1459_2    |        0|    13833|  3 ~ 13833|          -|          -|     0 ~ 1|        no|
        |  ++ VITIS_LOOP_1468_3  |        0|    13830|          6|          -|          -|  0 ~ 2305|        no|
        |- VITIS_LOOP_1493_4     |     3072|     3072|          3|          -|          -|      1024|        no|
        +------------------------+---------+---------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 
12 --> 13 
13 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 14 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%u_08 = alloca i32 1"   --->   Operation 15 'alloca' 'u_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_06 = alloca i32 1"   --->   Operation 16 'alloca' 't_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 1, i64 %t_06" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 17 'store' 'store_ln1453' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln1453 = store i4 10, i4 %u_08" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 18 'store' 'store_ln1453' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln1453 = store i10 512, i10 %m" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 19 'store' 'store_ln1453' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1453 = br void %VITIS_LOOP_1459_2" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 20 'br' 'br_ln1453' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.71>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%u_231 = load i4 %u_08" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 21 'load' 'u_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%t = load i64 %t_06" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 22 'load' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %u_231, i32 1, i32 3" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 23 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln1453 = icmp_eq  i3 %tmp, i3 0" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 24 'icmp' 'icmp_ln1453' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1453 = br i1 %icmp_ln1453, void %VITIS_LOOP_1459_2.split, void %for.inc46.preheader" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 26 'br' 'br_ln1453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln1447 = specloopname void @_ssdm_op_SpecLoopName, void @empty_121" [../FalconHLS/code_hls/fft.c:1447]   --->   Operation 27 'specloopname' 'specloopname_ln1447' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%dt = shl i64 %t, i64 1" [../FalconHLS/code_hls/fft.c:1458]   --->   Operation 28 'shl' 'dt' <Predicate = (!icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%br_ln1459 = br void %for.cond3" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 29 'br' 'br_ln1459' <Predicate = (!icmp_ln1453)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%u_11 = alloca i32 1"   --->   Operation 30 'alloca' 'u_11' <Predicate = (icmp_ln1453)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln1493 = store i11 0, i11 %u_11" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 31 'store' 'store_ln1493' <Predicate = (icmp_ln1453)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1493 = br void %for.inc46" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 32 'br' 'br_ln1493' <Predicate = (icmp_ln1453)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvars_iv = phi i64 %add_ln1459, void %for.inc32.loopexit, i64 %t, void %VITIS_LOOP_1459_2.split"   --->   Operation 33 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i1 = phi i64 %i1_2, void %for.inc32.loopexit, i64 0, void %VITIS_LOOP_1459_2.split"   --->   Operation 34 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j1_8 = phi i64 %j1, void %for.inc32.loopexit, i64 0, void %VITIS_LOOP_1459_2.split"   --->   Operation 35 'phi' 'j1_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1455 = trunc i64 %j1_8" [../FalconHLS/code_hls/fft.c:1455]   --->   Operation 36 'trunc' 'trunc_ln1455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %j1_8, i32 9, i32 63" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 37 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.86ns)   --->   "%icmp_ln1459 = icmp_eq  i55 %tmp_212, i55 0" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 38 'icmp' 'icmp_ln1459' <Predicate = true> <Delay = 2.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (3.52ns)   --->   "%i1_2 = add i64 %i1, i64 1" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 39 'add' 'i1_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1459 = br i1 %icmp_ln1459, void %for.inc36, void %VITIS_LOOP_1468_3" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 40 'br' 'br_ln1459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%m_load = load i10 %m" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 41 'load' 'm_load' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1466 = trunc i64 %i1" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 42 'trunc' 'trunc_ln1466' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln1466 = add i10 %trunc_ln1466, i10 %m_load" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 43 'add' 'add_ln1466' <Predicate = (icmp_ln1459)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln1466, i1 0" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1466 = zext i11 %shl_ln" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 45 'zext' 'zext_ln1466' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%fpr_gm_tab_addr = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln1466" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 46 'getelementptr' 'fpr_gm_tab_addr' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%s_re = load i11 %fpr_gm_tab_addr" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 47 'load' 's_re' <Predicate = (icmp_ln1459)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln1467 = or i11 %shl_ln, i11 1" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 48 'or' 'or_ln1467' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1467 = zext i11 %or_ln1467" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 49 'zext' 'zext_ln1467' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%fpr_gm_tab_addr_2 = getelementptr i64 %fpr_gm_tab, i64 0, i64 %zext_ln1467" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 50 'getelementptr' 'fpr_gm_tab_addr_2' <Predicate = (icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%fpr_gm_tab_load = load i11 %fpr_gm_tab_addr_2" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 51 'load' 'fpr_gm_tab_load' <Predicate = (icmp_ln1459)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%m_load_1 = load i10 %m" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 52 'load' 'm_load_1' <Predicate = (!icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.73ns)   --->   "%u = add i4 %u_231, i4 15" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 53 'add' 'u' <Predicate = (!icmp_ln1459)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %m_load_1, i32 1, i32 9" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 54 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1453 = zext i9 %lshr_ln" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 55 'zext' 'zext_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln1453 = store i64 %dt, i64 %t_06" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 56 'store' 'store_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln1453 = store i4 %u, i4 %u_08" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 57 'store' 'store_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln1453 = store i10 %zext_ln1453, i10 %m" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 58 'store' 'store_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 1.58>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1453 = br void %VITIS_LOOP_1459_2" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 59 'br' 'br_ln1453' <Predicate = (!icmp_ln1459)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1460 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0" [../FalconHLS/code_hls/fft.c:1460]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln1460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [../FalconHLS/code_hls/fft.c:1461]   --->   Operation 61 'specloopname' 'specloopname_ln1461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%s_re = load i11 %fpr_gm_tab_addr" [../FalconHLS/code_hls/fft.c:1466]   --->   Operation 62 'load' 's_re' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_4 : Operation 63 [1/2] (3.25ns)   --->   "%fpr_gm_tab_load = load i11 %fpr_gm_tab_addr_2" [../FalconHLS/code_hls/fft.c:1467]   --->   Operation 63 'load' 'fpr_gm_tab_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 2048> <ROM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i64 %fpr_gm_tab_load" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 64 'bitcast' 'bitcast_ln147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.99ns)   --->   "%xor_ln147 = xor i64 %bitcast_ln147, i64 9223372036854775808" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 65 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%s_im = bitcast i64 %xor_ln147" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 66 'bitcast' 's_im' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln1468 = br void %for.inc" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 67 'br' 'br_ln1468' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.24>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%j_03 = phi i11 %trunc_ln1455, void %VITIS_LOOP_1468_3, i11 %j_11, void %for.inc.split"   --->   Operation 68 'phi' 'j_03' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1468 = zext i11 %j_03" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 69 'zext' 'zext_ln1468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.77ns)   --->   "%icmp_ln1468 = icmp_ult  i64 %zext_ln1468, i64 %indvars_iv" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 70 'icmp' 'icmp_ln1468' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln1468 = br i1 %icmp_ln1468, void %for.inc32.loopexit, void %for.inc.split" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 71 'br' 'br_ln1468' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%f_addr_7 = getelementptr i64 %f, i64 0, i64 %zext_ln1468" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 72 'getelementptr' 'f_addr_7' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%x_re = load i10 %f_addr_7" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 73 'load' 'x_re' <Predicate = (icmp_ln1468)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln1468 = trunc i11 %j_03" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 74 'trunc' 'trunc_ln1468' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.99ns)   --->   "%xor_ln1473 = xor i10 %trunc_ln1468, i10 512" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 75 'xor' 'xor_ln1473' <Predicate = (icmp_ln1468)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1473 = zext i10 %xor_ln1473" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 76 'zext' 'zext_ln1473' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%f_addr_8 = getelementptr i64 %f, i64 0, i64 %zext_ln1473" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 77 'getelementptr' 'f_addr_8' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (3.25ns)   --->   "%x_im = load i10 %f_addr_8" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 78 'load' 'x_im' <Predicate = (icmp_ln1468)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1453 = trunc i64 %t" [../FalconHLS/code_hls/fft.c:1453]   --->   Operation 79 'trunc' 'trunc_ln1453' <Predicate = (icmp_ln1468)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.73ns)   --->   "%add_ln1474 = add i10 %trunc_ln1468, i10 %trunc_ln1453" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 80 'add' 'add_ln1474' <Predicate = (icmp_ln1468)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.63ns)   --->   "%j_11 = add i11 %j_03, i11 1" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 81 'add' 'j_11' <Predicate = (icmp_ln1468)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (3.52ns)   --->   "%j1 = add i64 %dt, i64 %j1_8" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 82 'add' 'j1' <Predicate = (!icmp_ln1468)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (3.52ns)   --->   "%add_ln1459 = add i64 %dt, i64 %indvars_iv" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 83 'add' 'add_ln1459' <Predicate = (!icmp_ln1468)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln1459 = br void %for.cond3" [../FalconHLS/code_hls/fft.c:1459]   --->   Operation 84 'br' 'br_ln1459' <Predicate = (!icmp_ln1468)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.24>
ST_6 : Operation 85 [1/2] (3.25ns)   --->   "%x_re = load i10 %f_addr_7" [../FalconHLS/code_hls/fft.c:1472]   --->   Operation 85 'load' 'x_re' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 86 [1/2] (3.25ns)   --->   "%x_im = load i10 %f_addr_8" [../FalconHLS/code_hls/fft.c:1473]   --->   Operation 86 'load' 'x_im' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1474 = zext i10 %add_ln1474" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 87 'zext' 'zext_ln1474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%f_addr_9 = getelementptr i64 %f, i64 0, i64 %zext_ln1474" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 88 'getelementptr' 'f_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (3.25ns)   --->   "%y_re = load i10 %f_addr_9" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 89 'load' 'y_re' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 90 [1/1] (0.99ns)   --->   "%xor_ln1475 = xor i10 %add_ln1474, i10 512" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 90 'xor' 'xor_ln1475' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1475 = zext i10 %xor_ln1475" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 91 'zext' 'zext_ln1475' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%f_addr_10 = getelementptr i64 %f, i64 0, i64 %zext_ln1475" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 92 'getelementptr' 'f_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (3.25ns)   --->   "%y_im = load i10 %f_addr_10" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 93 'load' 'y_im' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 34.3>
ST_7 : Operation 94 [1/2] (3.25ns)   --->   "%y_re = load i10 %f_addr_9" [../FalconHLS/code_hls/fft.c:1474]   --->   Operation 94 'load' 'y_re' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 95 [1/2] (3.25ns)   --->   "%y_im = load i10 %f_addr_10" [../FalconHLS/code_hls/fft.c:1475]   --->   Operation 95 'load' 'y_im' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 96 [2/2] (31.0ns)   --->   "%fpct_re = dadd i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 96 'dadd' 'fpct_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [2/2] (31.0ns)   --->   "%fpct_im = dadd i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 97 'dadd' 'fpct_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [2/2] (31.0ns)   --->   "%fpct_re_4 = dsub i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 98 'dsub' 'fpct_re_4' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [2/2] (31.0ns)   --->   "%fpct_im_4 = dsub i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 99 'dsub' 'fpct_im_4' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 63.4>
ST_8 : Operation 100 [1/2] (31.0ns)   --->   "%fpct_re = dadd i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 100 'dadd' 'fpct_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/2] (31.0ns)   --->   "%fpct_im = dadd i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 101 'dadd' 'fpct_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln12 = store i64 %fpct_re, i10 %f_addr_7" [../FalconHLS/code_hls/fft.c:12]   --->   Operation 102 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln13 = store i64 %fpct_im, i10 %f_addr_8" [../FalconHLS/code_hls/fft.c:13]   --->   Operation 103 'store' 'store_ln13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 104 [1/2] (31.0ns)   --->   "%fpct_re_4 = dsub i64 %x_re, i64 %y_re" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 104 'dsub' 'fpct_re_4' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/2] (31.0ns)   --->   "%fpct_im_4 = dsub i64 %x_im, i64 %y_im" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 105 'dsub' 'fpct_im_4' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [2/2] (32.3ns)   --->   "%test1 = dmul i64 %fpct_re_4, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 106 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [2/2] (32.3ns)   --->   "%test2 = dmul i64 %fpct_im_4, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 107 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [2/2] (32.3ns)   --->   "%test1_6 = dmul i64 %fpct_re_4, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 108 'dmul' 'test1_6' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [2/2] (32.3ns)   --->   "%test2_6 = dmul i64 %fpct_im_4, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 109 'dmul' 'test2_6' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 63.4>
ST_9 : Operation 110 [1/2] (32.3ns)   --->   "%test1 = dmul i64 %fpct_re_4, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 110 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/2] (32.3ns)   --->   "%test2 = dmul i64 %fpct_im_4, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 111 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [2/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 112 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/2] (32.3ns)   --->   "%test1_6 = dmul i64 %fpct_re_4, i64 %s_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 113 'dmul' 'test1_6' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/2] (32.3ns)   --->   "%test2_6 = dmul i64 %fpct_im_4, i64 %s_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 114 'dmul' 'test2_6' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [2/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_6, i64 %test2_6" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 115 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 34.3>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1469 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2305, i64 1152" [../FalconHLS/code_hls/fft.c:1469]   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln1469' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [../FalconHLS/code_hls/fft.c:1461]   --->   Operation 117 'specloopname' 'specloopname_ln1461' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 118 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_6, i64 %test2_6" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 119 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln64 = store i64 %fpct_d_re, i10 %f_addr_9" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 120 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln65 = store i64 %fpct_d_im, i10 %f_addr_10" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 121 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln1468 = br void %for.inc" [../FalconHLS/code_hls/fft.c:1468]   --->   Operation 122 'br' 'br_ln1468' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 3.46>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%u_232 = load i11 %u_11" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 123 'load' 'u_232' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1493 = zext i11 %u_232" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 124 'zext' 'zext_ln1493' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (1.88ns)   --->   "%icmp_ln1493 = icmp_eq  i11 %u_232, i11 1024" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 125 'icmp' 'icmp_ln1493' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (1.63ns)   --->   "%u_233 = add i11 %u_232, i11 1" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 127 'add' 'u_233' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln1493 = br i1 %icmp_ln1493, void %for.inc46.split, void %if.end" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 128 'br' 'br_ln1493' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%f_addr = getelementptr i64 %f, i64 0, i64 %zext_ln1493" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 129 'getelementptr' 'f_addr' <Predicate = (!icmp_ln1493)> <Delay = 0.00>
ST_11 : Operation 130 [2/2] (3.25ns)   --->   "%f_load = load i10 %f_addr" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 130 'load' 'f_load' <Predicate = (!icmp_ln1493)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_11 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln1493 = store i11 %u_233, i11 %u_11" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 131 'store' 'store_ln1493' <Predicate = (!icmp_ln1493)> <Delay = 1.58>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln1497 = ret" [../FalconHLS/code_hls/fft.c:1497]   --->   Operation 132 'ret' 'ret_ln1497' <Predicate = (icmp_ln1493)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 35.6>
ST_12 : Operation 133 [1/2] (3.25ns)   --->   "%f_load = load i10 %f_addr" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 133 'load' 'f_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_12 : Operation 134 [2/2] (32.3ns)   --->   "%mul_i = dmul i64 %f_load, i64 0.00195312" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 134 'dmul' 'mul_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 4> <Delay = 35.6>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln1447 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [../FalconHLS/code_hls/fft.c:1447]   --->   Operation 135 'specloopname' 'specloopname_ln1447' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/2] (32.3ns)   --->   "%mul_i = dmul i64 %f_load, i64 0.00195312" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 136 'dmul' 'mul_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln1494 = store i64 %mul_i, i10 %f_addr" [../FalconHLS/code_hls/fft.c:1494]   --->   Operation 137 'store' 'store_ln1494' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln1493 = br void %for.inc46" [../FalconHLS/code_hls/fft.c:1493]   --->   Operation 138 'br' 'br_ln1493' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('t') [5]  (0 ns)
	'store' operation ('store_ln1453', ../FalconHLS/code_hls/fft.c:1453) of constant 1 on local variable 't' [6]  (1.59 ns)

 <State 2>: 2.72ns
The critical path consists of the following:
	'alloca' operation ('u') [102]  (0 ns)
	'store' operation ('store_ln1493', ../FalconHLS/code_hls/fft.c:1493) of constant 0 on local variable 'u' [103]  (1.59 ns)
	blocking operation 1.13 ns on control path)

 <State 3>: 4.98ns
The critical path consists of the following:
	'phi' operation ('i1') with incoming values : ('i1', ../FalconHLS/code_hls/fft.c:1459) [23]  (0 ns)
	'add' operation ('add_ln1466', ../FalconHLS/code_hls/fft.c:1466) [35]  (1.73 ns)
	'getelementptr' operation ('fpr_gm_tab_addr', ../FalconHLS/code_hls/fft.c:1466) [38]  (0 ns)
	'load' operation ('s_re', ../FalconHLS/code_hls/fft.c:1466) on array 'fpr_gm_tab' [39]  (3.25 ns)

 <State 4>: 4.24ns
The critical path consists of the following:
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:1467) on array 'fpr_gm_tab' [43]  (3.25 ns)
	'xor' operation ('xor_ln147', ../FalconHLS/code_hls/fpr.c:147) [45]  (0.99 ns)

 <State 5>: 4.24ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('trunc_ln1455', ../FalconHLS/code_hls/fft.c:1455) ('j', ../FalconHLS/code_hls/fft.c:1468) [49]  (0 ns)
	'xor' operation ('xor_ln1473', ../FalconHLS/code_hls/fft.c:1473) [59]  (0.99 ns)
	'getelementptr' operation ('d_im', ../FalconHLS/code_hls/fft.c:1473) [61]  (0 ns)
	'load' operation ('x_im', ../FalconHLS/code_hls/fft.c:1473) on array 'f' [62]  (3.25 ns)

 <State 6>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln1475', ../FalconHLS/code_hls/fft.c:1475) [68]  (0.99 ns)
	'getelementptr' operation ('d_im', ../FalconHLS/code_hls/fft.c:1475) [70]  (0 ns)
	'load' operation ('y_im', ../FalconHLS/code_hls/fft.c:1475) on array 'f' [71]  (3.25 ns)

 <State 7>: 34.3ns
The critical path consists of the following:
	'load' operation ('y_re', ../FalconHLS/code_hls/fft.c:1474) on array 'f' [67]  (3.25 ns)
	'dadd' operation ('fpct_re', ../FalconHLS/code_hls/fpr.c:137) [72]  (31.1 ns)

 <State 8>: 63.4ns
The critical path consists of the following:
	'dsub' operation ('fpct_re', ../FalconHLS/code_hls/fpr.c:142) [76]  (31.1 ns)
	'dmul' operation ('test1', ../FalconHLS/code_hls/fpr.c:162) [78]  (32.4 ns)

 <State 9>: 63.4ns
The critical path consists of the following:
	'dmul' operation ('test1', ../FalconHLS/code_hls/fpr.c:162) [78]  (32.4 ns)
	'dsub' operation ('fpct_d_re', ../FalconHLS/code_hls/fpr.c:142) [80]  (31.1 ns)

 <State 10>: 34.3ns
The critical path consists of the following:
	'dsub' operation ('fpct_d_re', ../FalconHLS/code_hls/fpr.c:142) [80]  (31.1 ns)
	'store' operation ('store_ln64', ../FalconHLS/code_hls/fft.c:64) of variable 'fpct_d_re', ../FalconHLS/code_hls/fpr.c:142 on array 'f' [84]  (3.25 ns)

 <State 11>: 3.47ns
The critical path consists of the following:
	'load' operation ('u', ../FalconHLS/code_hls/fft.c:1493) on local variable 'u' [106]  (0 ns)
	'getelementptr' operation ('f_addr', ../FalconHLS/code_hls/fft.c:1494) [114]  (0 ns)
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:1494) on array 'f' [115]  (3.25 ns)
	blocking operation 0.214 ns on control path)

 <State 12>: 35.6ns
The critical path consists of the following:
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:1494) on array 'f' [115]  (3.25 ns)
	'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) [116]  (32.4 ns)

 <State 13>: 35.6ns
The critical path consists of the following:
	'dmul' operation ('mul_i', ../FalconHLS/code_hls/fpr.c:162) [116]  (32.4 ns)
	'store' operation ('store_ln1494', ../FalconHLS/code_hls/fft.c:1494) of variable 'mul_i', ../FalconHLS/code_hls/fpr.c:162 on array 'f' [117]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
