Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 22 18:31:28 2018
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_control_sets_placed.rpt
| Design       : fpga
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|      8 |            3 |
|     14 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             150 |           27 |
| No           | No                    | Yes                    |             124 |           25 |
| No           | Yes                   | No                     |              92 |           15 |
| Yes          | No                    | No                     |              54 |            9 |
| Yes          | No                    | Yes                    |            1120 |          161 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+
|             Clock Signal            |                    Enable Signal                    |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+
|  V/E[1]                             |                                                     | V/AR[1]                            |                1 |              2 |
|  _clk_display/clk_p                 |                                                     |                                    |                1 |              2 |
|  V/E[0]                             |                                                     | V/AR[0]                            |                1 |              4 |
|  V/key_de/E[0]                      |                                                     |                                    |                1 |              4 |
|  V/coffee_reg_i_2_n_0               |                                                     |                                    |                2 |              8 |
|  V/E[2]                             |                                                     | V/AR[2]                            |                1 |              8 |
|  clk_IBUF_BUFG                      | V/key_de/inst/inst/Ps2Interface_i/bits_count        | one_reset/onepulse_reset           |                2 |              8 |
|  V/next_charged_coin_reg[6]_i_2_n_0 |                                                     |                                    |                2 |             14 |
|  clk_IBUF_BUFG                      | V/key_de/inst/inst/Ps2Interface_i/rx_finish         | one_reset/onepulse_reset           |                2 |             16 |
|  clk_IBUF_BUFG                      | V/key_de/inst/inst/Ps2Interface_i/rx_valid          | one_reset/onepulse_reset           |                2 |             16 |
|  clk_IBUF_BUFG                      | V/key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | one_reset/onepulse_reset           |                5 |             22 |
|  clk_IBUF_BUFG                      | V/key_de/key                                        | one_reset/onepulse_reset           |                5 |             34 |
|  clk_IBUF_BUFG                      | one_reset/clk_counter_reg[26][0]                    |                                    |                9 |             54 |
| ~V/state[0]                         |                                                     |                                    |               11 |             54 |
|  clk_IBUF_BUFG                      |                                                     | _clk_display/counter_p[30]_i_1_n_0 |                8 |             60 |
|  clk_IBUF_BUFG                      |                                                     |                                    |               10 |             68 |
|  clk_IBUF_BUFG                      |                                                     | one_reset/onepulse_reset           |               29 |            142 |
|  clk_IBUF_BUFG                      | V/key_de/op/E[0]                                    | one_reset/onepulse_reset           |              145 |           1024 |
+-------------------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+


