<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/alexivanov/Desktop/UNI/FPGA/Lab 5/Lab5/impl/gwsynthesis/Lab5.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/alexivanov/Desktop/UNI/FPGA/Lab 5/Lab5/src/Lab5.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 26 16:12:01 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>359</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>359</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>15</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>57</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>spi_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_clk_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">33.356(MHz)</td>
<td>34</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>spi_clk</td>
<td>100.000(MHz)</td>
<td>294.057(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-1082.808</td>
<td>56</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-19.979</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.944</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-19.978</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.943</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-19.944</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.909</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-19.944</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.909</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-19.940</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.905</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-19.930</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.895</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-19.930</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.895</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-19.930</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.895</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-19.923</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.888</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-19.923</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.888</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-19.922</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-19.917</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.882</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-19.909</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-19.909</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-19.843</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_22_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.808</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-19.843</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_23_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.808</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-19.837</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-19.824</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_29_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.789</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-19.774</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_35_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-19.774</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_34_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-19.773</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.738</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-19.757</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-19.751</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_37_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.716</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-19.751</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_39_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.716</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-19.741</td>
<td>timer_30_s0/Q</td>
<td>display_buffer_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>29.706</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.449</td>
<td>n48_s2/I0</td>
<td>spi_clk_s1/D</td>
<td>spi_clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-4.638</td>
<td>0.234</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>ms_timer_0_s0/Q</td>
<td>ms_timer_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>ms_timer_2_s0/Q</td>
<td>ms_timer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>ms_timer_6_s0/Q</td>
<td>ms_timer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>ms_timer_8_s0/Q</td>
<td>ms_timer_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>ms_timer_18_s0/Q</td>
<td>ms_timer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>ms_timer_20_s0/Q</td>
<td>ms_timer_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>ms_timer_24_s0/Q</td>
<td>ms_timer_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>ms_timer_26_s0/Q</td>
<td>ms_timer_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>ms_timer_30_s0/Q</td>
<td>ms_timer_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>timer_14_s0/Q</td>
<td>timer_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>timer_18_s0/Q</td>
<td>timer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>second_timer_0_s0/Q</td>
<td>second_timer_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>second_timer_2_s0/Q</td>
<td>second_timer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>second_timer_6_s0/Q</td>
<td>second_timer_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>second_timer_8_s0/Q</td>
<td>second_timer_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>second_timer_12_s0/Q</td>
<td>second_timer_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>second_timer_14_s0/Q</td>
<td>second_timer_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>second_timer_18_s0/Q</td>
<td>second_timer_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>second_timer_20_s0/Q</td>
<td>second_timer_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>second_timer_24_s0/Q</td>
<td>second_timer_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>second_timer_26_s0/Q</td>
<td>second_timer_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>second_timer_30_s0/Q</td>
<td>second_timer_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>spi_timer_0_s0/Q</td>
<td>spi_timer_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>spi_timer_2_s0/Q</td>
<td>spi_timer_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_18_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_16_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_14_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>spi_timer_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>second_timer_18_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>timer_18_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>display_buffer_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>display_buffer_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>timer_17_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>n956_s140/I1</td>
</tr>
<tr>
<td>16.193</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">n956_s140/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>n738_s107/I0</td>
</tr>
<tr>
<td>17.395</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">n738_s107/F</td>
</tr>
<tr>
<td>17.895</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td>n738_s94/I1</td>
</tr>
<tr>
<td>18.348</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s94/F</td>
</tr>
<tr>
<td>18.770</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][B]</td>
<td>n825_s134/I3</td>
</tr>
<tr>
<td>19.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C20[1][B]</td>
<td style=" background: #97FFFF;">n825_s134/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>n825_s132/I3</td>
</tr>
<tr>
<td>20.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s132/F</td>
</tr>
<tr>
<td>20.059</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[1][B]</td>
<td>n825_s103/I0</td>
</tr>
<tr>
<td>20.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C24[1][B]</td>
<td style=" background: #97FFFF;">n825_s103/F</td>
</tr>
<tr>
<td>20.825</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[3][A]</td>
<td>n825_s85/I2</td>
</tr>
<tr>
<td>21.278</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C23[3][A]</td>
<td style=" background: #97FFFF;">n825_s85/F</td>
</tr>
<tr>
<td>21.928</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>n825_s73/I2</td>
</tr>
<tr>
<td>22.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">n825_s73/F</td>
</tr>
<tr>
<td>22.909</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>n825_s48/I3</td>
</tr>
<tr>
<td>23.280</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">n825_s48/F</td>
</tr>
<tr>
<td>23.977</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>n825_s61/I3</td>
</tr>
<tr>
<td>24.430</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">n825_s61/F</td>
</tr>
<tr>
<td>24.837</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>n868_s119/I0</td>
</tr>
<tr>
<td>25.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">n868_s119/F</td>
</tr>
<tr>
<td>25.891</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>n824_s107/I0</td>
</tr>
<tr>
<td>26.262</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C20[1][B]</td>
<td style=" background: #97FFFF;">n824_s107/F</td>
</tr>
<tr>
<td>26.275</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>n868_s95/I2</td>
</tr>
<tr>
<td>26.830</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">n868_s95/F</td>
</tr>
<tr>
<td>27.633</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>n912_s69/I1</td>
</tr>
<tr>
<td>28.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">n912_s69/F</td>
</tr>
<tr>
<td>28.609</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>n912_s76/I0</td>
</tr>
<tr>
<td>29.062</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s76/F</td>
</tr>
<tr>
<td>29.075</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>n912_s63/I3</td>
</tr>
<tr>
<td>29.592</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">n912_s63/F</td>
</tr>
<tr>
<td>30.082</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>n912_s54/I1</td>
</tr>
<tr>
<td>30.535</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s54/F</td>
</tr>
<tr>
<td>30.727</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n912_s53/I2</td>
</tr>
<tr>
<td>31.276</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s53/F</td>
</tr>
<tr>
<td>31.457</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>n912_s46/I0</td>
</tr>
<tr>
<td>32.012</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R7C12[0][A]</td>
<td style=" background: #97FFFF;">n912_s46/F</td>
</tr>
<tr>
<td>32.439</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>n956_s57/I3</td>
</tr>
<tr>
<td>32.892</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">n956_s57/F</td>
</tr>
<tr>
<td>33.305</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>n956_s47/I3</td>
</tr>
<tr>
<td>33.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">n956_s47/F</td>
</tr>
<tr>
<td>34.553</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>n958_s14/I0</td>
</tr>
<tr>
<td>34.924</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">n958_s14/F</td>
</tr>
<tr>
<td>34.928</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>n958_s13/I0</td>
</tr>
<tr>
<td>35.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">n958_s13/F</td>
</tr>
<tr>
<td>36.074</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>n967_s111/I2</td>
</tr>
<tr>
<td>36.445</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td style=" background: #97FFFF;">n967_s111/F</td>
</tr>
<tr>
<td>36.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td style=" font-weight:bold;">display_buffer_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>display_buffer_7_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>display_buffer_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.973, 50.004%; route: 14.739, 49.222%; tC2Q: 0.232, 0.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>n956_s140/I1</td>
</tr>
<tr>
<td>16.193</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">n956_s140/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>n738_s107/I0</td>
</tr>
<tr>
<td>17.395</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">n738_s107/F</td>
</tr>
<tr>
<td>17.895</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td>n738_s94/I1</td>
</tr>
<tr>
<td>18.348</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s94/F</td>
</tr>
<tr>
<td>18.770</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][B]</td>
<td>n825_s134/I3</td>
</tr>
<tr>
<td>19.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C20[1][B]</td>
<td style=" background: #97FFFF;">n825_s134/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>n825_s132/I3</td>
</tr>
<tr>
<td>20.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s132/F</td>
</tr>
<tr>
<td>20.059</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[1][B]</td>
<td>n825_s103/I0</td>
</tr>
<tr>
<td>20.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C24[1][B]</td>
<td style=" background: #97FFFF;">n825_s103/F</td>
</tr>
<tr>
<td>20.825</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[3][A]</td>
<td>n825_s85/I2</td>
</tr>
<tr>
<td>21.278</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C23[3][A]</td>
<td style=" background: #97FFFF;">n825_s85/F</td>
</tr>
<tr>
<td>21.928</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>n825_s73/I2</td>
</tr>
<tr>
<td>22.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">n825_s73/F</td>
</tr>
<tr>
<td>22.909</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>n825_s48/I3</td>
</tr>
<tr>
<td>23.280</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">n825_s48/F</td>
</tr>
<tr>
<td>23.977</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>n825_s61/I3</td>
</tr>
<tr>
<td>24.430</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">n825_s61/F</td>
</tr>
<tr>
<td>24.837</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>n868_s119/I0</td>
</tr>
<tr>
<td>25.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">n868_s119/F</td>
</tr>
<tr>
<td>25.891</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>n824_s107/I0</td>
</tr>
<tr>
<td>26.262</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C20[1][B]</td>
<td style=" background: #97FFFF;">n824_s107/F</td>
</tr>
<tr>
<td>26.275</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>n868_s95/I2</td>
</tr>
<tr>
<td>26.830</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">n868_s95/F</td>
</tr>
<tr>
<td>27.633</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>n912_s69/I1</td>
</tr>
<tr>
<td>28.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">n912_s69/F</td>
</tr>
<tr>
<td>28.541</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][A]</td>
<td>n912_s61/I1</td>
</tr>
<tr>
<td>29.096</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C12[3][A]</td>
<td style=" background: #97FFFF;">n912_s61/F</td>
</tr>
<tr>
<td>29.761</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>n956_s75/I3</td>
</tr>
<tr>
<td>30.310</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td style=" background: #97FFFF;">n956_s75/F</td>
</tr>
<tr>
<td>30.311</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>n956_s68/I2</td>
</tr>
<tr>
<td>30.828</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">n956_s68/F</td>
</tr>
<tr>
<td>31.245</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>n956_s58/I0</td>
</tr>
<tr>
<td>31.800</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C12[0][A]</td>
<td style=" background: #97FFFF;">n956_s58/F</td>
</tr>
<tr>
<td>32.211</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>n956_s74/I1</td>
</tr>
<tr>
<td>32.781</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">n956_s74/F</td>
</tr>
<tr>
<td>32.953</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>n956_s65/I0</td>
</tr>
<tr>
<td>33.415</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">n956_s65/F</td>
</tr>
<tr>
<td>33.417</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>n956_s52/I2</td>
</tr>
<tr>
<td>33.870</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">n956_s52/F</td>
</tr>
<tr>
<td>33.883</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>n956_s46/I3</td>
</tr>
<tr>
<td>34.438</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">n956_s46/F</td>
</tr>
<tr>
<td>34.685</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>n956_s43/I2</td>
</tr>
<tr>
<td>35.202</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">n956_s43/F</td>
</tr>
<tr>
<td>35.895</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>n967_s114/I0</td>
</tr>
<tr>
<td>36.444</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">n967_s114/F</td>
</tr>
<tr>
<td>36.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">display_buffer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>display_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>display_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.525, 51.849%; route: 14.186, 47.376%; tC2Q: 0.232, 0.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.227</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>n824_s60/I2</td>
</tr>
<tr>
<td>32.782</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s60/F</td>
</tr>
<tr>
<td>33.452</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>n824_s59/I3</td>
</tr>
<tr>
<td>34.001</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">n824_s59/F</td>
</tr>
<tr>
<td>34.002</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>n824_s50/I3</td>
</tr>
<tr>
<td>34.373</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">n824_s50/F</td>
</tr>
<tr>
<td>34.797</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>n824_s47/I2</td>
</tr>
<tr>
<td>35.250</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s47/F</td>
</tr>
<tr>
<td>35.948</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>n835_s112/I0</td>
</tr>
<tr>
<td>36.410</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" background: #97FFFF;">n835_s112/F</td>
</tr>
<tr>
<td>36.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">display_buffer_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>display_buffer_30_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>display_buffer_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.729, 52.590%; route: 13.948, 46.635%; tC2Q: 0.232, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.227</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>n824_s60/I2</td>
</tr>
<tr>
<td>32.782</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s60/F</td>
</tr>
<tr>
<td>33.452</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>n824_s59/I3</td>
</tr>
<tr>
<td>34.001</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">n824_s59/F</td>
</tr>
<tr>
<td>34.002</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>n824_s50/I3</td>
</tr>
<tr>
<td>34.373</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">n824_s50/F</td>
</tr>
<tr>
<td>34.797</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>n824_s47/I2</td>
</tr>
<tr>
<td>35.250</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s47/F</td>
</tr>
<tr>
<td>35.948</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>n835_s116/I0</td>
</tr>
<tr>
<td>36.410</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">n835_s116/F</td>
</tr>
<tr>
<td>36.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td style=" font-weight:bold;">display_buffer_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>display_buffer_26_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>display_buffer_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.729, 52.590%; route: 13.948, 46.635%; tC2Q: 0.232, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.010</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>n738_s126/I2</td>
</tr>
<tr>
<td>14.565</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C16[1][B]</td>
<td style=" background: #97FFFF;">n738_s126/F</td>
</tr>
<tr>
<td>14.834</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>n738_s125/I1</td>
</tr>
<tr>
<td>15.404</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">n738_s125/F</td>
</tr>
<tr>
<td>15.579</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>n738_s146/I0</td>
</tr>
<tr>
<td>16.134</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n738_s146/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td>n825_s147/I3</td>
</tr>
<tr>
<td>17.019</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">n825_s147/F</td>
</tr>
<tr>
<td>17.221</td>
<td>0.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>n825_s129/I0</td>
</tr>
<tr>
<td>17.776</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">n825_s129/F</td>
</tr>
<tr>
<td>18.349</td>
<td>0.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>n825_s128/I0</td>
</tr>
<tr>
<td>18.811</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">n825_s128/F</td>
</tr>
<tr>
<td>18.812</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>n825_s100/I2</td>
</tr>
<tr>
<td>19.329</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">n825_s100/F</td>
</tr>
<tr>
<td>19.760</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>n738_s73/I1</td>
</tr>
<tr>
<td>20.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[2][A]</td>
<td style=" background: #97FFFF;">n738_s73/F</td>
</tr>
<tr>
<td>20.622</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td>n738_s75/I1</td>
</tr>
<tr>
<td>21.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">n738_s75/F</td>
</tr>
<tr>
<td>21.590</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n738_s64/I0</td>
</tr>
<tr>
<td>22.145</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n738_s64/F</td>
</tr>
<tr>
<td>22.840</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td>n648_s94/I2</td>
</tr>
<tr>
<td>23.302</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">n648_s94/F</td>
</tr>
<tr>
<td>23.476</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td>n738_s52/I0</td>
</tr>
<tr>
<td>23.929</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C19[2][B]</td>
<td style=" background: #97FFFF;">n738_s52/F</td>
</tr>
<tr>
<td>24.351</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>n738_s46/I3</td>
</tr>
<tr>
<td>24.813</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">n738_s46/F</td>
</tr>
<tr>
<td>24.814</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td>n738_s33/I2</td>
</tr>
<tr>
<td>25.331</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C20[3][A]</td>
<td style=" background: #97FFFF;">n738_s33/F</td>
</tr>
<tr>
<td>25.996</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][B]</td>
<td>n825_s23/I1</td>
</tr>
<tr>
<td>26.551</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C23[1][B]</td>
<td style=" background: #97FFFF;">n825_s23/F</td>
</tr>
<tr>
<td>27.181</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>n825_s29/I0</td>
</tr>
<tr>
<td>27.643</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" background: #97FFFF;">n825_s29/F</td>
</tr>
<tr>
<td>27.815</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>n825_s21/I1</td>
</tr>
<tr>
<td>28.268</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">n825_s21/F</td>
</tr>
<tr>
<td>28.939</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>n825_s14/I1</td>
</tr>
<tr>
<td>29.310</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">n825_s14/F</td>
</tr>
<tr>
<td>29.502</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>n825_s12/I1</td>
</tr>
<tr>
<td>30.019</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C7[2][A]</td>
<td style=" background: #97FFFF;">n825_s12/F</td>
</tr>
<tr>
<td>30.743</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>n824_s78/I2</td>
</tr>
<tr>
<td>31.114</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" background: #97FFFF;">n824_s78/F</td>
</tr>
<tr>
<td>31.119</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>n824_s62/I2</td>
</tr>
<tr>
<td>31.674</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C12[1][B]</td>
<td style=" background: #97FFFF;">n824_s62/F</td>
</tr>
<tr>
<td>32.335</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td>n868_s53/I2</td>
</tr>
<tr>
<td>32.706</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C9[3][B]</td>
<td style=" background: #97FFFF;">n868_s53/F</td>
</tr>
<tr>
<td>33.365</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>n912_s44/I1</td>
</tr>
<tr>
<td>33.736</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n912_s44/F</td>
</tr>
<tr>
<td>34.241</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][B]</td>
<td>n913_s11/I3</td>
</tr>
<tr>
<td>34.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][B]</td>
<td style=" background: #97FFFF;">n913_s11/F</td>
</tr>
<tr>
<td>34.616</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[3][B]</td>
<td>n913_s9/I1</td>
</tr>
<tr>
<td>35.171</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C13[3][B]</td>
<td style=" background: #97FFFF;">n913_s9/F</td>
</tr>
<tr>
<td>35.836</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>n923_s116/I1</td>
</tr>
<tr>
<td>36.406</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">n923_s116/F</td>
</tr>
<tr>
<td>36.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">display_buffer_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>display_buffer_10_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>display_buffer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.781, 52.771%; route: 13.892, 46.453%; tC2Q: 0.232, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>n956_s140/I1</td>
</tr>
<tr>
<td>16.193</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">n956_s140/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>n738_s107/I0</td>
</tr>
<tr>
<td>17.395</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">n738_s107/F</td>
</tr>
<tr>
<td>17.895</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td>n738_s94/I1</td>
</tr>
<tr>
<td>18.348</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s94/F</td>
</tr>
<tr>
<td>18.770</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][B]</td>
<td>n825_s134/I3</td>
</tr>
<tr>
<td>19.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C20[1][B]</td>
<td style=" background: #97FFFF;">n825_s134/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>n825_s132/I3</td>
</tr>
<tr>
<td>20.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s132/F</td>
</tr>
<tr>
<td>20.059</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[1][B]</td>
<td>n825_s103/I0</td>
</tr>
<tr>
<td>20.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C24[1][B]</td>
<td style=" background: #97FFFF;">n825_s103/F</td>
</tr>
<tr>
<td>20.825</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[3][A]</td>
<td>n825_s85/I2</td>
</tr>
<tr>
<td>21.278</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C23[3][A]</td>
<td style=" background: #97FFFF;">n825_s85/F</td>
</tr>
<tr>
<td>21.928</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>n825_s73/I2</td>
</tr>
<tr>
<td>22.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">n825_s73/F</td>
</tr>
<tr>
<td>22.909</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>n825_s48/I3</td>
</tr>
<tr>
<td>23.280</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">n825_s48/F</td>
</tr>
<tr>
<td>23.977</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>n825_s61/I3</td>
</tr>
<tr>
<td>24.430</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">n825_s61/F</td>
</tr>
<tr>
<td>24.837</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>n868_s119/I0</td>
</tr>
<tr>
<td>25.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">n868_s119/F</td>
</tr>
<tr>
<td>25.891</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>n824_s107/I0</td>
</tr>
<tr>
<td>26.262</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C20[1][B]</td>
<td style=" background: #97FFFF;">n824_s107/F</td>
</tr>
<tr>
<td>26.275</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>n868_s95/I2</td>
</tr>
<tr>
<td>26.830</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">n868_s95/F</td>
</tr>
<tr>
<td>27.633</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>n912_s69/I1</td>
</tr>
<tr>
<td>28.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">n912_s69/F</td>
</tr>
<tr>
<td>28.609</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>n912_s76/I0</td>
</tr>
<tr>
<td>29.062</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s76/F</td>
</tr>
<tr>
<td>29.075</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>n912_s63/I3</td>
</tr>
<tr>
<td>29.592</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">n912_s63/F</td>
</tr>
<tr>
<td>30.082</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>n912_s54/I1</td>
</tr>
<tr>
<td>30.535</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s54/F</td>
</tr>
<tr>
<td>30.727</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n912_s53/I2</td>
</tr>
<tr>
<td>31.276</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s53/F</td>
</tr>
<tr>
<td>31.457</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>n912_s46/I0</td>
</tr>
<tr>
<td>32.012</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R7C12[0][A]</td>
<td style=" background: #97FFFF;">n912_s46/F</td>
</tr>
<tr>
<td>32.439</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>n956_s57/I3</td>
</tr>
<tr>
<td>32.892</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">n956_s57/F</td>
</tr>
<tr>
<td>33.305</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>n956_s47/I3</td>
</tr>
<tr>
<td>33.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">n956_s47/F</td>
</tr>
<tr>
<td>34.553</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>n958_s14/I0</td>
</tr>
<tr>
<td>34.924</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">n958_s14/F</td>
</tr>
<tr>
<td>34.928</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>n958_s13/I0</td>
</tr>
<tr>
<td>35.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">n958_s13/F</td>
</tr>
<tr>
<td>35.826</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>n967_s112/I2</td>
</tr>
<tr>
<td>36.396</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">n967_s112/F</td>
</tr>
<tr>
<td>36.396</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">display_buffer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>display_buffer_6_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>display_buffer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.172, 50.751%; route: 14.491, 48.473%; tC2Q: 0.232, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>n956_s140/I1</td>
</tr>
<tr>
<td>16.193</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">n956_s140/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>n738_s107/I0</td>
</tr>
<tr>
<td>17.395</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">n738_s107/F</td>
</tr>
<tr>
<td>17.895</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td>n738_s94/I1</td>
</tr>
<tr>
<td>18.348</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s94/F</td>
</tr>
<tr>
<td>18.770</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][B]</td>
<td>n825_s134/I3</td>
</tr>
<tr>
<td>19.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C20[1][B]</td>
<td style=" background: #97FFFF;">n825_s134/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>n825_s132/I3</td>
</tr>
<tr>
<td>20.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s132/F</td>
</tr>
<tr>
<td>20.059</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[1][B]</td>
<td>n825_s103/I0</td>
</tr>
<tr>
<td>20.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C24[1][B]</td>
<td style=" background: #97FFFF;">n825_s103/F</td>
</tr>
<tr>
<td>20.825</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[3][A]</td>
<td>n825_s85/I2</td>
</tr>
<tr>
<td>21.278</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C23[3][A]</td>
<td style=" background: #97FFFF;">n825_s85/F</td>
</tr>
<tr>
<td>21.928</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>n825_s73/I2</td>
</tr>
<tr>
<td>22.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">n825_s73/F</td>
</tr>
<tr>
<td>22.909</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>n825_s48/I3</td>
</tr>
<tr>
<td>23.280</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">n825_s48/F</td>
</tr>
<tr>
<td>23.977</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>n825_s61/I3</td>
</tr>
<tr>
<td>24.430</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">n825_s61/F</td>
</tr>
<tr>
<td>24.837</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>n868_s119/I0</td>
</tr>
<tr>
<td>25.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">n868_s119/F</td>
</tr>
<tr>
<td>25.891</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>n824_s107/I0</td>
</tr>
<tr>
<td>26.262</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C20[1][B]</td>
<td style=" background: #97FFFF;">n824_s107/F</td>
</tr>
<tr>
<td>26.275</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>n868_s95/I2</td>
</tr>
<tr>
<td>26.830</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">n868_s95/F</td>
</tr>
<tr>
<td>27.633</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>n912_s69/I1</td>
</tr>
<tr>
<td>28.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">n912_s69/F</td>
</tr>
<tr>
<td>28.609</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>n912_s76/I0</td>
</tr>
<tr>
<td>29.062</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s76/F</td>
</tr>
<tr>
<td>29.075</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>n912_s63/I3</td>
</tr>
<tr>
<td>29.592</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">n912_s63/F</td>
</tr>
<tr>
<td>30.082</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>n912_s54/I1</td>
</tr>
<tr>
<td>30.535</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s54/F</td>
</tr>
<tr>
<td>30.727</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n912_s53/I2</td>
</tr>
<tr>
<td>31.276</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s53/F</td>
</tr>
<tr>
<td>31.457</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>n912_s46/I0</td>
</tr>
<tr>
<td>32.012</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R7C12[0][A]</td>
<td style=" background: #97FFFF;">n912_s46/F</td>
</tr>
<tr>
<td>32.439</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>n956_s57/I3</td>
</tr>
<tr>
<td>32.892</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">n956_s57/F</td>
</tr>
<tr>
<td>33.305</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>n956_s47/I3</td>
</tr>
<tr>
<td>33.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">n956_s47/F</td>
</tr>
<tr>
<td>34.553</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>n958_s14/I0</td>
</tr>
<tr>
<td>34.924</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">n958_s14/F</td>
</tr>
<tr>
<td>34.928</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>n958_s13/I0</td>
</tr>
<tr>
<td>35.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">n958_s13/F</td>
</tr>
<tr>
<td>35.826</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>n967_s113/I2</td>
</tr>
<tr>
<td>36.396</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">n967_s113/F</td>
</tr>
<tr>
<td>36.396</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td style=" font-weight:bold;">display_buffer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>display_buffer_5_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>display_buffer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.172, 50.751%; route: 14.491, 48.473%; tC2Q: 0.232, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>n956_s140/I1</td>
</tr>
<tr>
<td>16.193</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">n956_s140/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>n738_s107/I0</td>
</tr>
<tr>
<td>17.395</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">n738_s107/F</td>
</tr>
<tr>
<td>17.895</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td>n738_s94/I1</td>
</tr>
<tr>
<td>18.348</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s94/F</td>
</tr>
<tr>
<td>18.770</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][B]</td>
<td>n825_s134/I3</td>
</tr>
<tr>
<td>19.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C20[1][B]</td>
<td style=" background: #97FFFF;">n825_s134/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>n825_s132/I3</td>
</tr>
<tr>
<td>20.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s132/F</td>
</tr>
<tr>
<td>20.059</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[1][B]</td>
<td>n825_s103/I0</td>
</tr>
<tr>
<td>20.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C24[1][B]</td>
<td style=" background: #97FFFF;">n825_s103/F</td>
</tr>
<tr>
<td>20.825</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[3][A]</td>
<td>n825_s85/I2</td>
</tr>
<tr>
<td>21.278</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C23[3][A]</td>
<td style=" background: #97FFFF;">n825_s85/F</td>
</tr>
<tr>
<td>21.928</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>n825_s73/I2</td>
</tr>
<tr>
<td>22.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">n825_s73/F</td>
</tr>
<tr>
<td>22.909</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>n825_s48/I3</td>
</tr>
<tr>
<td>23.280</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">n825_s48/F</td>
</tr>
<tr>
<td>23.977</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>n825_s61/I3</td>
</tr>
<tr>
<td>24.430</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">n825_s61/F</td>
</tr>
<tr>
<td>24.837</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>n868_s119/I0</td>
</tr>
<tr>
<td>25.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">n868_s119/F</td>
</tr>
<tr>
<td>25.891</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>n824_s107/I0</td>
</tr>
<tr>
<td>26.262</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C20[1][B]</td>
<td style=" background: #97FFFF;">n824_s107/F</td>
</tr>
<tr>
<td>26.275</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>n868_s95/I2</td>
</tr>
<tr>
<td>26.830</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">n868_s95/F</td>
</tr>
<tr>
<td>27.633</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>n912_s69/I1</td>
</tr>
<tr>
<td>28.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">n912_s69/F</td>
</tr>
<tr>
<td>28.609</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>n912_s76/I0</td>
</tr>
<tr>
<td>29.062</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s76/F</td>
</tr>
<tr>
<td>29.075</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>n912_s63/I3</td>
</tr>
<tr>
<td>29.592</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">n912_s63/F</td>
</tr>
<tr>
<td>30.082</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>n912_s54/I1</td>
</tr>
<tr>
<td>30.535</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s54/F</td>
</tr>
<tr>
<td>30.727</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n912_s53/I2</td>
</tr>
<tr>
<td>31.276</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s53/F</td>
</tr>
<tr>
<td>31.457</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>n912_s46/I0</td>
</tr>
<tr>
<td>32.012</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R7C12[0][A]</td>
<td style=" background: #97FFFF;">n912_s46/F</td>
</tr>
<tr>
<td>32.439</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>n956_s57/I3</td>
</tr>
<tr>
<td>32.892</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">n956_s57/F</td>
</tr>
<tr>
<td>33.305</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>n956_s47/I3</td>
</tr>
<tr>
<td>33.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">n956_s47/F</td>
</tr>
<tr>
<td>34.553</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>n958_s14/I0</td>
</tr>
<tr>
<td>34.924</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">n958_s14/F</td>
</tr>
<tr>
<td>34.928</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>n958_s13/I0</td>
</tr>
<tr>
<td>35.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">n958_s13/F</td>
</tr>
<tr>
<td>35.826</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>n967_s115/I2</td>
</tr>
<tr>
<td>36.396</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">n967_s115/F</td>
</tr>
<tr>
<td>36.396</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">display_buffer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>display_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>display_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.172, 50.751%; route: 14.491, 48.473%; tC2Q: 0.232, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.227</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>n824_s60/I2</td>
</tr>
<tr>
<td>32.782</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s60/F</td>
</tr>
<tr>
<td>33.452</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>n824_s59/I3</td>
</tr>
<tr>
<td>34.001</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">n824_s59/F</td>
</tr>
<tr>
<td>34.002</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>n824_s50/I3</td>
</tr>
<tr>
<td>34.373</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">n824_s50/F</td>
</tr>
<tr>
<td>34.797</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td>n825_s9/I1</td>
</tr>
<tr>
<td>35.250</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">n825_s9/F</td>
</tr>
<tr>
<td>35.927</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>n835_s115/I1</td>
</tr>
<tr>
<td>36.389</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">n835_s115/F</td>
</tr>
<tr>
<td>36.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">display_buffer_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>display_buffer_27_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>display_buffer_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.729, 52.627%; route: 13.927, 46.597%; tC2Q: 0.232, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.227</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>n824_s60/I2</td>
</tr>
<tr>
<td>32.782</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s60/F</td>
</tr>
<tr>
<td>33.452</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>n824_s59/I3</td>
</tr>
<tr>
<td>34.001</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">n824_s59/F</td>
</tr>
<tr>
<td>34.002</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>n824_s50/I3</td>
</tr>
<tr>
<td>34.373</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">n824_s50/F</td>
</tr>
<tr>
<td>34.797</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td>n825_s9/I1</td>
</tr>
<tr>
<td>35.250</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">n825_s9/F</td>
</tr>
<tr>
<td>35.927</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>n835_s117/I1</td>
</tr>
<tr>
<td>36.389</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">n835_s117/F</td>
</tr>
<tr>
<td>36.389</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">display_buffer_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>display_buffer_25_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>display_buffer_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.729, 52.627%; route: 13.927, 46.597%; tC2Q: 0.232, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.227</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>n824_s60/I2</td>
</tr>
<tr>
<td>32.782</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s60/F</td>
</tr>
<tr>
<td>33.452</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>n824_s59/I3</td>
</tr>
<tr>
<td>34.001</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">n824_s59/F</td>
</tr>
<tr>
<td>34.002</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>n824_s50/I3</td>
</tr>
<tr>
<td>34.373</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">n824_s50/F</td>
</tr>
<tr>
<td>34.797</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>n824_s47/I2</td>
</tr>
<tr>
<td>35.250</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s47/F</td>
</tr>
<tr>
<td>35.926</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>n835_s114/I0</td>
</tr>
<tr>
<td>36.388</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">n835_s114/F</td>
</tr>
<tr>
<td>36.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" font-weight:bold;">display_buffer_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>display_buffer_28_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[1][B]</td>
<td>display_buffer_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.729, 52.629%; route: 13.926, 46.595%; tC2Q: 0.232, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.227</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>n824_s60/I2</td>
</tr>
<tr>
<td>32.782</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s60/F</td>
</tr>
<tr>
<td>33.452</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>n824_s59/I3</td>
</tr>
<tr>
<td>34.001</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">n824_s59/F</td>
</tr>
<tr>
<td>34.002</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>n824_s50/I3</td>
</tr>
<tr>
<td>34.373</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">n824_s50/F</td>
</tr>
<tr>
<td>34.797</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td>n825_s9/I1</td>
</tr>
<tr>
<td>35.250</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">n825_s9/F</td>
</tr>
<tr>
<td>35.921</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>n835_s111/I1</td>
</tr>
<tr>
<td>36.383</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">n835_s111/F</td>
</tr>
<tr>
<td>36.383</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" font-weight:bold;">display_buffer_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>display_buffer_31_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>display_buffer_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.729, 52.637%; route: 13.921, 46.587%; tC2Q: 0.232, 0.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>n956_s140/I1</td>
</tr>
<tr>
<td>16.193</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">n956_s140/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>n738_s107/I0</td>
</tr>
<tr>
<td>17.395</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">n738_s107/F</td>
</tr>
<tr>
<td>17.895</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td>n738_s94/I1</td>
</tr>
<tr>
<td>18.348</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s94/F</td>
</tr>
<tr>
<td>18.770</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][B]</td>
<td>n825_s134/I3</td>
</tr>
<tr>
<td>19.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C20[1][B]</td>
<td style=" background: #97FFFF;">n825_s134/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>n825_s132/I3</td>
</tr>
<tr>
<td>20.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s132/F</td>
</tr>
<tr>
<td>20.059</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[1][B]</td>
<td>n825_s103/I0</td>
</tr>
<tr>
<td>20.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C24[1][B]</td>
<td style=" background: #97FFFF;">n825_s103/F</td>
</tr>
<tr>
<td>20.825</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[3][A]</td>
<td>n825_s85/I2</td>
</tr>
<tr>
<td>21.278</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C23[3][A]</td>
<td style=" background: #97FFFF;">n825_s85/F</td>
</tr>
<tr>
<td>21.928</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>n825_s73/I2</td>
</tr>
<tr>
<td>22.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">n825_s73/F</td>
</tr>
<tr>
<td>22.909</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>n825_s48/I3</td>
</tr>
<tr>
<td>23.280</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">n825_s48/F</td>
</tr>
<tr>
<td>23.977</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>n825_s61/I3</td>
</tr>
<tr>
<td>24.430</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">n825_s61/F</td>
</tr>
<tr>
<td>24.837</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>n868_s119/I0</td>
</tr>
<tr>
<td>25.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">n868_s119/F</td>
</tr>
<tr>
<td>25.891</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>n824_s107/I0</td>
</tr>
<tr>
<td>26.262</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C20[1][B]</td>
<td style=" background: #97FFFF;">n824_s107/F</td>
</tr>
<tr>
<td>26.275</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>n868_s95/I2</td>
</tr>
<tr>
<td>26.830</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">n868_s95/F</td>
</tr>
<tr>
<td>27.633</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>n912_s69/I1</td>
</tr>
<tr>
<td>28.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">n912_s69/F</td>
</tr>
<tr>
<td>28.609</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>n912_s76/I0</td>
</tr>
<tr>
<td>29.062</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s76/F</td>
</tr>
<tr>
<td>29.075</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>n912_s63/I3</td>
</tr>
<tr>
<td>29.592</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">n912_s63/F</td>
</tr>
<tr>
<td>30.082</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>n912_s54/I1</td>
</tr>
<tr>
<td>30.535</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s54/F</td>
</tr>
<tr>
<td>30.727</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n912_s53/I2</td>
</tr>
<tr>
<td>31.276</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s53/F</td>
</tr>
<tr>
<td>31.457</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>n912_s46/I0</td>
</tr>
<tr>
<td>32.012</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R7C12[0][A]</td>
<td style=" background: #97FFFF;">n912_s46/F</td>
</tr>
<tr>
<td>32.439</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>n956_s57/I3</td>
</tr>
<tr>
<td>32.892</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">n956_s57/F</td>
</tr>
<tr>
<td>33.305</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>n956_s47/I3</td>
</tr>
<tr>
<td>33.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">n956_s47/F</td>
</tr>
<tr>
<td>34.553</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>n958_s14/I0</td>
</tr>
<tr>
<td>34.924</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">n958_s14/F</td>
</tr>
<tr>
<td>34.928</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>n958_s13/I0</td>
</tr>
<tr>
<td>35.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">n958_s13/F</td>
</tr>
<tr>
<td>35.826</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>n967_s116/I2</td>
</tr>
<tr>
<td>36.375</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">n967_s116/F</td>
</tr>
<tr>
<td>36.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td style=" font-weight:bold;">display_buffer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>display_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>display_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.151, 50.717%; route: 14.491, 48.507%; tC2Q: 0.232, 0.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>n956_s140/I1</td>
</tr>
<tr>
<td>16.193</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">n956_s140/F</td>
</tr>
<tr>
<td>17.024</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>n738_s107/I0</td>
</tr>
<tr>
<td>17.395</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">n738_s107/F</td>
</tr>
<tr>
<td>17.895</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td>n738_s94/I1</td>
</tr>
<tr>
<td>18.348</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s94/F</td>
</tr>
<tr>
<td>18.770</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][B]</td>
<td>n825_s134/I3</td>
</tr>
<tr>
<td>19.141</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C20[1][B]</td>
<td style=" background: #97FFFF;">n825_s134/F</td>
</tr>
<tr>
<td>19.675</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>n825_s132/I3</td>
</tr>
<tr>
<td>20.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s132/F</td>
</tr>
<tr>
<td>20.059</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[1][B]</td>
<td>n825_s103/I0</td>
</tr>
<tr>
<td>20.614</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C24[1][B]</td>
<td style=" background: #97FFFF;">n825_s103/F</td>
</tr>
<tr>
<td>20.825</td>
<td>0.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[3][A]</td>
<td>n825_s85/I2</td>
</tr>
<tr>
<td>21.278</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C23[3][A]</td>
<td style=" background: #97FFFF;">n825_s85/F</td>
</tr>
<tr>
<td>21.928</td>
<td>0.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][A]</td>
<td>n825_s73/I2</td>
</tr>
<tr>
<td>22.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C19[3][A]</td>
<td style=" background: #97FFFF;">n825_s73/F</td>
</tr>
<tr>
<td>22.909</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>n825_s48/I3</td>
</tr>
<tr>
<td>23.280</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">n825_s48/F</td>
</tr>
<tr>
<td>23.977</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>n825_s61/I3</td>
</tr>
<tr>
<td>24.430</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C23[1][B]</td>
<td style=" background: #97FFFF;">n825_s61/F</td>
</tr>
<tr>
<td>24.837</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>n868_s119/I0</td>
</tr>
<tr>
<td>25.208</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">n868_s119/F</td>
</tr>
<tr>
<td>25.891</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][B]</td>
<td>n824_s107/I0</td>
</tr>
<tr>
<td>26.262</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C20[1][B]</td>
<td style=" background: #97FFFF;">n824_s107/F</td>
</tr>
<tr>
<td>26.275</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>n868_s95/I2</td>
</tr>
<tr>
<td>26.830</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">n868_s95/F</td>
</tr>
<tr>
<td>27.633</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][B]</td>
<td>n912_s69/I1</td>
</tr>
<tr>
<td>28.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C12[1][B]</td>
<td style=" background: #97FFFF;">n912_s69/F</td>
</tr>
<tr>
<td>28.609</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>n912_s76/I0</td>
</tr>
<tr>
<td>29.062</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s76/F</td>
</tr>
<tr>
<td>29.075</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>n912_s63/I3</td>
</tr>
<tr>
<td>29.592</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" background: #97FFFF;">n912_s63/F</td>
</tr>
<tr>
<td>30.082</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[3][B]</td>
<td>n912_s54/I1</td>
</tr>
<tr>
<td>30.535</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s54/F</td>
</tr>
<tr>
<td>30.727</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][B]</td>
<td>n912_s53/I2</td>
</tr>
<tr>
<td>31.276</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R8C12[3][B]</td>
<td style=" background: #97FFFF;">n912_s53/F</td>
</tr>
<tr>
<td>31.457</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[0][A]</td>
<td>n912_s46/I0</td>
</tr>
<tr>
<td>32.012</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R7C12[0][A]</td>
<td style=" background: #97FFFF;">n912_s46/F</td>
</tr>
<tr>
<td>32.439</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>n956_s57/I3</td>
</tr>
<tr>
<td>32.892</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">n956_s57/F</td>
</tr>
<tr>
<td>33.305</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[3][A]</td>
<td>n956_s47/I3</td>
</tr>
<tr>
<td>33.860</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C12[3][A]</td>
<td style=" background: #97FFFF;">n956_s47/F</td>
</tr>
<tr>
<td>34.553</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>n958_s14/I0</td>
</tr>
<tr>
<td>34.924</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">n958_s14/F</td>
</tr>
<tr>
<td>34.928</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>n958_s13/I0</td>
</tr>
<tr>
<td>35.381</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">n958_s13/F</td>
</tr>
<tr>
<td>35.826</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>n967_s117/I2</td>
</tr>
<tr>
<td>36.375</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" background: #97FFFF;">n967_s117/F</td>
</tr>
<tr>
<td>36.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">display_buffer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>display_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>display_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.151, 50.717%; route: 14.491, 48.507%; tC2Q: 0.232, 0.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.852</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>n824_s56/I0</td>
</tr>
<tr>
<td>33.401</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s56/F</td>
</tr>
<tr>
<td>33.547</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>n824_s49/I3</td>
</tr>
<tr>
<td>34.000</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">n824_s49/F</td>
</tr>
<tr>
<td>34.669</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>n867_s27/I0</td>
</tr>
<tr>
<td>35.040</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">n867_s27/F</td>
</tr>
<tr>
<td>35.739</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>n879_s112/I3</td>
</tr>
<tr>
<td>36.309</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" background: #97FFFF;">n879_s112/F</td>
</tr>
<tr>
<td>36.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td style=" font-weight:bold;">display_buffer_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>display_buffer_22_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[0][A]</td>
<td>display_buffer_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.250, 51.161%; route: 14.326, 48.060%; tC2Q: 0.232, 0.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.852</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>n824_s56/I0</td>
</tr>
<tr>
<td>33.401</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s56/F</td>
</tr>
<tr>
<td>33.547</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>n824_s49/I3</td>
</tr>
<tr>
<td>34.000</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">n824_s49/F</td>
</tr>
<tr>
<td>34.669</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>n867_s27/I0</td>
</tr>
<tr>
<td>35.040</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">n867_s27/F</td>
</tr>
<tr>
<td>35.739</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>n879_s111/I3</td>
</tr>
<tr>
<td>36.309</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td style=" background: #97FFFF;">n879_s111/F</td>
</tr>
<tr>
<td>36.309</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td style=" font-weight:bold;">display_buffer_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>display_buffer_23_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>display_buffer_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.250, 51.161%; route: 14.326, 48.060%; tC2Q: 0.232, 0.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.852</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>n824_s56/I0</td>
</tr>
<tr>
<td>33.401</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s56/F</td>
</tr>
<tr>
<td>33.547</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>n824_s49/I3</td>
</tr>
<tr>
<td>34.000</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">n824_s49/F</td>
</tr>
<tr>
<td>34.669</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>n867_s27/I0</td>
</tr>
<tr>
<td>35.040</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">n867_s27/F</td>
</tr>
<tr>
<td>35.733</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>n879_s117/I3</td>
</tr>
<tr>
<td>36.303</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" background: #97FFFF;">n879_s117/F</td>
</tr>
<tr>
<td>36.303</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td style=" font-weight:bold;">display_buffer_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>display_buffer_17_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[1][B]</td>
<td>display_buffer_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.250, 51.171%; route: 14.320, 48.050%; tC2Q: 0.232, 0.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.224</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.227</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>n824_s60/I2</td>
</tr>
<tr>
<td>32.782</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s60/F</td>
</tr>
<tr>
<td>33.452</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>n824_s59/I3</td>
</tr>
<tr>
<td>34.001</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">n824_s59/F</td>
</tr>
<tr>
<td>34.002</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[0][A]</td>
<td>n824_s50/I3</td>
</tr>
<tr>
<td>34.373</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R5C8[0][A]</td>
<td style=" background: #97FFFF;">n824_s50/F</td>
</tr>
<tr>
<td>34.797</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td>n825_s9/I1</td>
</tr>
<tr>
<td>35.250</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">n825_s9/F</td>
</tr>
<tr>
<td>35.828</td>
<td>0.579</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>n835_s113/I1</td>
</tr>
<tr>
<td>36.290</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">n835_s113/F</td>
</tr>
<tr>
<td>36.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">display_buffer_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>display_buffer_29_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>display_buffer_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.729, 52.801%; route: 13.828, 46.420%; tC2Q: 0.232, 0.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.852</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>n824_s56/I0</td>
</tr>
<tr>
<td>33.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s56/F</td>
</tr>
<tr>
<td>33.776</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>n780_s48/I1</td>
</tr>
<tr>
<td>34.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">n780_s48/F</td>
</tr>
<tr>
<td>34.477</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>n781_s9/I0</td>
</tr>
<tr>
<td>34.848</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">n781_s9/F</td>
</tr>
<tr>
<td>35.670</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>n791_s115/I1</td>
</tr>
<tr>
<td>36.240</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td style=" background: #97FFFF;">n791_s115/F</td>
</tr>
<tr>
<td>36.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td style=" font-weight:bold;">display_buffer_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>display_buffer_35_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>display_buffer_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.314, 51.495%; route: 14.193, 47.725%; tC2Q: 0.232, 0.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.852</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>n824_s56/I0</td>
</tr>
<tr>
<td>33.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s56/F</td>
</tr>
<tr>
<td>33.776</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>n780_s48/I1</td>
</tr>
<tr>
<td>34.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">n780_s48/F</td>
</tr>
<tr>
<td>34.477</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>n781_s9/I0</td>
</tr>
<tr>
<td>34.848</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R11C7[2][B]</td>
<td style=" background: #97FFFF;">n781_s9/F</td>
</tr>
<tr>
<td>35.670</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>n791_s116/I1</td>
</tr>
<tr>
<td>36.240</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" background: #97FFFF;">n791_s116/F</td>
</tr>
<tr>
<td>36.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td style=" font-weight:bold;">display_buffer_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>display_buffer_34_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[2][B]</td>
<td>display_buffer_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.314, 51.495%; route: 14.193, 47.725%; tC2Q: 0.232, 0.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.852</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>n824_s56/I0</td>
</tr>
<tr>
<td>33.401</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s56/F</td>
</tr>
<tr>
<td>33.547</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][B]</td>
<td>n824_s49/I3</td>
</tr>
<tr>
<td>34.000</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C7[1][B]</td>
<td style=" background: #97FFFF;">n824_s49/F</td>
</tr>
<tr>
<td>34.669</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>n867_s27/I0</td>
</tr>
<tr>
<td>35.040</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">n867_s27/F</td>
</tr>
<tr>
<td>35.868</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>n879_s116/I3</td>
</tr>
<tr>
<td>36.239</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">n879_s116/F</td>
</tr>
<tr>
<td>36.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">display_buffer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>display_buffer_18_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>display_buffer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.051, 50.612%; route: 14.455, 48.608%; tC2Q: 0.232, 0.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.010</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>n738_s126/I2</td>
</tr>
<tr>
<td>14.565</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C16[1][B]</td>
<td style=" background: #97FFFF;">n738_s126/F</td>
</tr>
<tr>
<td>14.834</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>n738_s125/I1</td>
</tr>
<tr>
<td>15.404</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">n738_s125/F</td>
</tr>
<tr>
<td>15.579</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>n738_s146/I0</td>
</tr>
<tr>
<td>16.134</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n738_s146/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td>n825_s147/I3</td>
</tr>
<tr>
<td>17.019</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">n825_s147/F</td>
</tr>
<tr>
<td>17.221</td>
<td>0.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>n825_s129/I0</td>
</tr>
<tr>
<td>17.776</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">n825_s129/F</td>
</tr>
<tr>
<td>18.349</td>
<td>0.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>n825_s128/I0</td>
</tr>
<tr>
<td>18.811</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">n825_s128/F</td>
</tr>
<tr>
<td>18.812</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>n825_s100/I2</td>
</tr>
<tr>
<td>19.329</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">n825_s100/F</td>
</tr>
<tr>
<td>19.760</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>n738_s73/I1</td>
</tr>
<tr>
<td>20.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[2][A]</td>
<td style=" background: #97FFFF;">n738_s73/F</td>
</tr>
<tr>
<td>20.622</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td>n738_s75/I1</td>
</tr>
<tr>
<td>21.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">n738_s75/F</td>
</tr>
<tr>
<td>21.590</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n738_s64/I0</td>
</tr>
<tr>
<td>22.145</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n738_s64/F</td>
</tr>
<tr>
<td>22.840</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td>n648_s94/I2</td>
</tr>
<tr>
<td>23.302</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">n648_s94/F</td>
</tr>
<tr>
<td>23.476</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td>n738_s52/I0</td>
</tr>
<tr>
<td>23.929</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C19[2][B]</td>
<td style=" background: #97FFFF;">n738_s52/F</td>
</tr>
<tr>
<td>24.351</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>n738_s46/I3</td>
</tr>
<tr>
<td>24.813</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">n738_s46/F</td>
</tr>
<tr>
<td>24.814</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td>n738_s33/I2</td>
</tr>
<tr>
<td>25.331</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C20[3][A]</td>
<td style=" background: #97FFFF;">n738_s33/F</td>
</tr>
<tr>
<td>25.996</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][B]</td>
<td>n825_s23/I1</td>
</tr>
<tr>
<td>26.551</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C23[1][B]</td>
<td style=" background: #97FFFF;">n825_s23/F</td>
</tr>
<tr>
<td>27.181</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>n825_s29/I0</td>
</tr>
<tr>
<td>27.643</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" background: #97FFFF;">n825_s29/F</td>
</tr>
<tr>
<td>27.815</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>n825_s21/I1</td>
</tr>
<tr>
<td>28.268</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">n825_s21/F</td>
</tr>
<tr>
<td>28.939</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>n825_s14/I1</td>
</tr>
<tr>
<td>29.310</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">n825_s14/F</td>
</tr>
<tr>
<td>29.502</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>n825_s12/I1</td>
</tr>
<tr>
<td>30.019</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C7[2][A]</td>
<td style=" background: #97FFFF;">n825_s12/F</td>
</tr>
<tr>
<td>30.743</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>n824_s78/I2</td>
</tr>
<tr>
<td>31.114</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" background: #97FFFF;">n824_s78/F</td>
</tr>
<tr>
<td>31.119</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>n824_s62/I2</td>
</tr>
<tr>
<td>31.674</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C12[1][B]</td>
<td style=" background: #97FFFF;">n824_s62/F</td>
</tr>
<tr>
<td>32.335</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td>n868_s53/I2</td>
</tr>
<tr>
<td>32.706</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C9[3][B]</td>
<td style=" background: #97FFFF;">n868_s53/F</td>
</tr>
<tr>
<td>33.365</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>n912_s44/I1</td>
</tr>
<tr>
<td>33.736</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n912_s44/F</td>
</tr>
<tr>
<td>34.478</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>n914_s13/I3</td>
</tr>
<tr>
<td>34.849</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">n914_s13/F</td>
</tr>
<tr>
<td>35.761</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>n923_s115/I2</td>
</tr>
<tr>
<td>36.223</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">n923_s115/F</td>
</tr>
<tr>
<td>36.223</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">display_buffer_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>display_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>display_buffer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.118, 50.866%; route: 14.372, 48.354%; tC2Q: 0.232, 0.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_37_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.852</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>n824_s56/I0</td>
</tr>
<tr>
<td>33.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s56/F</td>
</tr>
<tr>
<td>33.776</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>n780_s48/I1</td>
</tr>
<tr>
<td>34.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">n780_s48/F</td>
</tr>
<tr>
<td>34.477</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>n780_s44/I3</td>
</tr>
<tr>
<td>34.994</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">n780_s44/F</td>
</tr>
<tr>
<td>35.668</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>n791_s113/I0</td>
</tr>
<tr>
<td>36.217</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" background: #97FFFF;">n791_s113/F</td>
</tr>
<tr>
<td>36.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" font-weight:bold;">display_buffer_37_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>display_buffer_37_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>display_buffer_37_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.439, 51.955%; route: 14.045, 47.265%; tC2Q: 0.232, 0.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_39_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.103</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>n956_s125/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n956_s125/F</td>
</tr>
<tr>
<td>14.741</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>n956_s169/I3</td>
</tr>
<tr>
<td>15.258</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">n956_s169/F</td>
</tr>
<tr>
<td>15.676</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n912_s138/I2</td>
</tr>
<tr>
<td>16.231</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n912_s138/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>n738_s115/I2</td>
</tr>
<tr>
<td>17.263</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C18[1][B]</td>
<td style=" background: #97FFFF;">n738_s115/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>n738_s100/I2</td>
</tr>
<tr>
<td>17.996</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">n738_s100/F</td>
</tr>
<tr>
<td>18.176</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>n825_s142/I0</td>
</tr>
<tr>
<td>18.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">n825_s142/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[0][B]</td>
<td>n825_s124/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C24[0][B]</td>
<td style=" background: #97FFFF;">n825_s124/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>n825_s95/I0</td>
</tr>
<tr>
<td>20.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C25[0][B]</td>
<td style=" background: #97FFFF;">n825_s95/F</td>
</tr>
<tr>
<td>21.492</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[2][B]</td>
<td>n825_s82/I3</td>
</tr>
<tr>
<td>21.945</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[2][B]</td>
<td style=" background: #97FFFF;">n825_s82/F</td>
</tr>
<tr>
<td>21.959</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>n825_s87/I0</td>
</tr>
<tr>
<td>22.476</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">n825_s87/F</td>
</tr>
<tr>
<td>22.893</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>n825_s60/I1</td>
</tr>
<tr>
<td>23.264</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">n825_s60/F</td>
</tr>
<tr>
<td>23.686</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>n738_s41/I0</td>
</tr>
<tr>
<td>24.139</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">n738_s41/F</td>
</tr>
<tr>
<td>24.336</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][A]</td>
<td>n825_s172/I2</td>
</tr>
<tr>
<td>24.707</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C23[1][A]</td>
<td style=" background: #97FFFF;">n825_s172/F</td>
</tr>
<tr>
<td>24.882</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td>n738_s49/I0</td>
</tr>
<tr>
<td>25.431</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C23[3][B]</td>
<td style=" background: #97FFFF;">n738_s49/F</td>
</tr>
<tr>
<td>25.432</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>n738_s34/I1</td>
</tr>
<tr>
<td>25.949</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C23[0][B]</td>
<td style=" background: #97FFFF;">n738_s34/F</td>
</tr>
<tr>
<td>26.633</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>n738_s25/I3</td>
</tr>
<tr>
<td>27.150</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C18[0][B]</td>
<td style=" background: #97FFFF;">n738_s25/F</td>
</tr>
<tr>
<td>27.793</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[2][B]</td>
<td>n738_s30/I3</td>
</tr>
<tr>
<td>28.310</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C9[2][B]</td>
<td style=" background: #97FFFF;">n738_s30/F</td>
</tr>
<tr>
<td>28.824</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>n736_s63/I3</td>
</tr>
<tr>
<td>29.341</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">n736_s63/F</td>
</tr>
<tr>
<td>30.001</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n780_s54/I2</td>
</tr>
<tr>
<td>30.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n780_s54/F</td>
</tr>
<tr>
<td>30.745</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>n824_s86/I0</td>
</tr>
<tr>
<td>31.262</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">n824_s86/F</td>
</tr>
<tr>
<td>31.675</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>n824_s69/I0</td>
</tr>
<tr>
<td>32.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">n824_s69/F</td>
</tr>
<tr>
<td>32.852</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>n824_s56/I0</td>
</tr>
<tr>
<td>33.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">n824_s56/F</td>
</tr>
<tr>
<td>33.776</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>n780_s48/I1</td>
</tr>
<tr>
<td>34.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">n780_s48/F</td>
</tr>
<tr>
<td>34.477</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>n780_s44/I3</td>
</tr>
<tr>
<td>34.994</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">n780_s44/F</td>
</tr>
<tr>
<td>35.668</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>n791_s111/I0</td>
</tr>
<tr>
<td>36.217</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">n791_s111/F</td>
</tr>
<tr>
<td>36.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">display_buffer_39_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>display_buffer_39_s1/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>display_buffer_39_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>33</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.439, 51.955%; route: 14.045, 47.265%; tC2Q: 0.232, 0.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_buffer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>timer_30_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">timer_30_s0/Q</td>
</tr>
<tr>
<td>7.873</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n956_s174/I2</td>
</tr>
<tr>
<td>8.326</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n956_s174/F</td>
</tr>
<tr>
<td>8.748</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n956_s143/I0</td>
</tr>
<tr>
<td>9.201</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n956_s143/F</td>
</tr>
<tr>
<td>9.636</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>n956_s211/I0</td>
</tr>
<tr>
<td>10.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n956_s211/F</td>
</tr>
<tr>
<td>10.579</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>n956_s190/I0</td>
</tr>
<tr>
<td>11.096</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">n956_s190/F</td>
</tr>
<tr>
<td>11.524</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>n956_s185/I2</td>
</tr>
<tr>
<td>12.041</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C15[2][A]</td>
<td style=" background: #97FFFF;">n956_s185/F</td>
</tr>
<tr>
<td>12.458</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n956_s178/I0</td>
</tr>
<tr>
<td>12.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n956_s178/F</td>
</tr>
<tr>
<td>13.226</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>n956_s240/I2</td>
</tr>
<tr>
<td>13.597</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">n956_s240/F</td>
</tr>
<tr>
<td>14.010</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>n738_s126/I2</td>
</tr>
<tr>
<td>14.565</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C16[1][B]</td>
<td style=" background: #97FFFF;">n738_s126/F</td>
</tr>
<tr>
<td>14.834</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>n738_s125/I1</td>
</tr>
<tr>
<td>15.404</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">n738_s125/F</td>
</tr>
<tr>
<td>15.579</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>n738_s146/I0</td>
</tr>
<tr>
<td>16.134</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">n738_s146/F</td>
</tr>
<tr>
<td>16.566</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[2][B]</td>
<td>n825_s147/I3</td>
</tr>
<tr>
<td>17.019</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C16[2][B]</td>
<td style=" background: #97FFFF;">n825_s147/F</td>
</tr>
<tr>
<td>17.221</td>
<td>0.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>n825_s129/I0</td>
</tr>
<tr>
<td>17.776</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">n825_s129/F</td>
</tr>
<tr>
<td>18.349</td>
<td>0.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td>n825_s128/I0</td>
</tr>
<tr>
<td>18.811</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C20[3][B]</td>
<td style=" background: #97FFFF;">n825_s128/F</td>
</tr>
<tr>
<td>18.812</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>n825_s100/I2</td>
</tr>
<tr>
<td>19.329</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">n825_s100/F</td>
</tr>
<tr>
<td>19.760</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>n738_s73/I1</td>
</tr>
<tr>
<td>20.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C21[2][A]</td>
<td style=" background: #97FFFF;">n738_s73/F</td>
</tr>
<tr>
<td>20.622</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td>n738_s75/I1</td>
</tr>
<tr>
<td>21.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">n738_s75/F</td>
</tr>
<tr>
<td>21.590</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>n738_s64/I0</td>
</tr>
<tr>
<td>22.145</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R3C21[0][B]</td>
<td style=" background: #97FFFF;">n738_s64/F</td>
</tr>
<tr>
<td>22.840</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][B]</td>
<td>n648_s94/I2</td>
</tr>
<tr>
<td>23.302</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C18[1][B]</td>
<td style=" background: #97FFFF;">n648_s94/F</td>
</tr>
<tr>
<td>23.476</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td>n738_s52/I0</td>
</tr>
<tr>
<td>23.929</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C19[2][B]</td>
<td style=" background: #97FFFF;">n738_s52/F</td>
</tr>
<tr>
<td>24.351</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>n738_s46/I3</td>
</tr>
<tr>
<td>24.813</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">n738_s46/F</td>
</tr>
<tr>
<td>24.814</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td>n738_s33/I2</td>
</tr>
<tr>
<td>25.331</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C20[3][A]</td>
<td style=" background: #97FFFF;">n738_s33/F</td>
</tr>
<tr>
<td>25.996</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[1][B]</td>
<td>n825_s23/I1</td>
</tr>
<tr>
<td>26.551</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C23[1][B]</td>
<td style=" background: #97FFFF;">n825_s23/F</td>
</tr>
<tr>
<td>27.181</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>n825_s29/I0</td>
</tr>
<tr>
<td>27.643</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" background: #97FFFF;">n825_s29/F</td>
</tr>
<tr>
<td>27.815</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>n825_s21/I1</td>
</tr>
<tr>
<td>28.268</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C13[0][A]</td>
<td style=" background: #97FFFF;">n825_s21/F</td>
</tr>
<tr>
<td>28.939</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>n825_s14/I1</td>
</tr>
<tr>
<td>29.310</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">n825_s14/F</td>
</tr>
<tr>
<td>29.502</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>n825_s12/I1</td>
</tr>
<tr>
<td>30.019</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R8C7[2][A]</td>
<td style=" background: #97FFFF;">n825_s12/F</td>
</tr>
<tr>
<td>30.743</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td>n824_s78/I2</td>
</tr>
<tr>
<td>31.114</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[0][B]</td>
<td style=" background: #97FFFF;">n824_s78/F</td>
</tr>
<tr>
<td>31.119</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][B]</td>
<td>n824_s62/I2</td>
</tr>
<tr>
<td>31.674</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C12[1][B]</td>
<td style=" background: #97FFFF;">n824_s62/F</td>
</tr>
<tr>
<td>32.335</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[3][B]</td>
<td>n868_s53/I2</td>
</tr>
<tr>
<td>32.706</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C9[3][B]</td>
<td style=" background: #97FFFF;">n868_s53/F</td>
</tr>
<tr>
<td>33.365</td>
<td>0.659</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>n912_s44/I1</td>
</tr>
<tr>
<td>33.736</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C11[1][A]</td>
<td style=" background: #97FFFF;">n912_s44/F</td>
</tr>
<tr>
<td>34.241</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][B]</td>
<td>n913_s11/I3</td>
</tr>
<tr>
<td>34.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C13[0][B]</td>
<td style=" background: #97FFFF;">n913_s11/F</td>
</tr>
<tr>
<td>34.616</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[3][B]</td>
<td>n913_s9/I1</td>
</tr>
<tr>
<td>35.171</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C13[3][B]</td>
<td style=" background: #97FFFF;">n913_s9/F</td>
</tr>
<tr>
<td>35.836</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>n923_s117/I1</td>
</tr>
<tr>
<td>36.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">n923_s117/F</td>
</tr>
<tr>
<td>36.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">display_buffer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>display_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>display_buffer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.582, 52.454%; route: 13.892, 46.765%; tC2Q: 0.232, 0.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">From</td>
<td>n48_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R4C5[0][A]</td>
<td>spi_clk_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">n48_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">n48_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">spi_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>spi_clk_s1/CLK</td>
</tr>
<tr>
<td>4.673</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_clk_s1</td>
</tr>
<tr>
<td>4.684</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>spi_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>ms_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">ms_timer_0_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>n215_s3/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" background: #97FFFF;">n215_s3/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td style=" font-weight:bold;">ms_timer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>ms_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[1][A]</td>
<td>ms_timer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>ms_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">ms_timer_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C3[1][A]</td>
<td>n213_s0/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">n213_s0/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">ms_timer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>ms_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>ms_timer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>ms_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">ms_timer_6_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>n209_s0/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">n209_s0/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">ms_timer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>ms_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>ms_timer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>ms_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">ms_timer_8_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>n207_s0/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">n207_s0/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">ms_timer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>ms_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>ms_timer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>ms_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">ms_timer_18_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td>n197_s0/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">n197_s0/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">ms_timer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>ms_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>ms_timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>ms_timer_20_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">ms_timer_20_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>n195_s0/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n195_s0/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">ms_timer_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>ms_timer_20_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>ms_timer_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>ms_timer_24_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">ms_timer_24_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td>n191_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">n191_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">ms_timer_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>ms_timer_24_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>ms_timer_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>ms_timer_26_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">ms_timer_26_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td>n189_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">n189_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">ms_timer_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>ms_timer_26_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>ms_timer_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>ms_timer_30_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">ms_timer_30_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>n185_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">n185_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">ms_timer_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>ms_timer_30_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>ms_timer_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">timer_14_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td>n102_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">n102_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">timer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>timer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">timer_18_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C18[0][A]</td>
<td>n98_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" background: #97FFFF;">n98_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">timer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>second_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">second_timer_0_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>n82_s4/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">n82_s4/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">second_timer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>second_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>second_timer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>second_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">second_timer_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td>n80_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">n80_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">second_timer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>second_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>second_timer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>second_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">second_timer_6_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[0][A]</td>
<td>n76_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">n76_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">second_timer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>second_timer_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>second_timer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>second_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">second_timer_8_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C8[1][A]</td>
<td>n74_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">n74_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">second_timer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>second_timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>second_timer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>second_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">second_timer_12_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[0][A]</td>
<td>n70_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">n70_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">second_timer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>second_timer_12_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>second_timer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>second_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][A]</td>
<td style=" font-weight:bold;">second_timer_14_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C9[1][A]</td>
<td>n68_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" background: #97FFFF;">n68_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td style=" font-weight:bold;">second_timer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>second_timer_14_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[1][A]</td>
<td>second_timer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>second_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">second_timer_18_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C10[0][A]</td>
<td>n64_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">n64_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">second_timer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>second_timer_18_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>second_timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>second_timer_20_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">second_timer_20_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C10[1][A]</td>
<td>n62_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">n62_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">second_timer_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>second_timer_20_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>second_timer_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>second_timer_24_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">second_timer_24_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C11[0][A]</td>
<td>n58_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">n58_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">second_timer_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>second_timer_24_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>second_timer_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>second_timer_26_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td style=" font-weight:bold;">second_timer_26_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C11[1][A]</td>
<td>n56_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">n56_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" font-weight:bold;">second_timer_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>second_timer_26_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>second_timer_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>second_timer_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>second_timer_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>second_timer_30_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">second_timer_30_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C12[0][A]</td>
<td>n52_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" background: #97FFFF;">n52_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">second_timer_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>second_timer_30_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>second_timer_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>spi_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">spi_timer_0_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>n26_s4/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">n26_s4/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">spi_timer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>spi_timer_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>spi_timer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_timer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_timer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">spi_timer_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>n24_s1/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">n24_s1/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">spi_timer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>192</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>spi_timer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_18_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_16_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_14_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>spi_timer_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>spi_timer_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>second_timer_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>second_timer_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>second_timer_18_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>timer_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>timer_18_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_buffer_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>display_buffer_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>display_buffer_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_buffer_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>display_buffer_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>display_buffer_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>timer_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>timer_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>timer_17_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>192</td>
<td>clk_d</td>
<td>-19.979</td>
<td>2.274</td>
</tr>
<tr>
<td>63</td>
<td>n117_20</td>
<td>3.620</td>
<td>1.502</td>
</tr>
<tr>
<td>39</td>
<td>display_index[0]</td>
<td>7.869</td>
<td>1.136</td>
</tr>
<tr>
<td>32</td>
<td>n216_6</td>
<td>5.820</td>
<td>0.713</td>
</tr>
<tr>
<td>24</td>
<td>display_index[1]</td>
<td>8.030</td>
<td>1.322</td>
</tr>
<tr>
<td>21</td>
<td>n29_8</td>
<td>6.763</td>
<td>0.543</td>
</tr>
<tr>
<td>20</td>
<td>n371_18</td>
<td>5.715</td>
<td>0.980</td>
</tr>
<tr>
<td>16</td>
<td>n825_107</td>
<td>-19.973</td>
<td>0.601</td>
</tr>
<tr>
<td>16</td>
<td>display_index[2]</td>
<td>8.401</td>
<td>0.978</td>
</tr>
<tr>
<td>15</td>
<td>timer[27]</td>
<td>-19.662</td>
<td>1.551</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C4</td>
<td>88.89%</td>
</tr>
<tr>
<td>R7C7</td>
<td>83.33%</td>
</tr>
<tr>
<td>R3C18</td>
<td>81.94%</td>
</tr>
<tr>
<td>R3C19</td>
<td>81.94%</td>
</tr>
<tr>
<td>R3C6</td>
<td>81.94%</td>
</tr>
<tr>
<td>R3C7</td>
<td>81.94%</td>
</tr>
<tr>
<td>R7C5</td>
<td>81.94%</td>
</tr>
<tr>
<td>R7C6</td>
<td>81.94%</td>
</tr>
<tr>
<td>R3C16</td>
<td>80.56%</td>
</tr>
<tr>
<td>R3C17</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
