# UART-Verilog
 UART Serial Communication System (Verilog) This repository contains a Verilog-based implementation of a UART (Universal Asynchronous Receiver/Transmitter), including the transmitter, receiver, baud rate generator, and a testbench for simulation.


##  Features

- âœ… Parameterized UART system
- âœ… 16x oversampling UART Receiver
- âœ… Modular, reusable Verilog code
- âœ… Simulation-ready using **Icarus Verilog + GTKWave**
- âœ… Testbenches for individual modules and top-level loopback

---

## ğŸ—‚ï¸ File Structure

.
â”œâ”€â”€ baudrateGenerator.v # Baud rate generator module
â”œâ”€â”€ baudrate_tb.v # Testbench for baud rate generator
â”œâ”€â”€ receiver.v # UART receiver with 16x oversampling
â”œâ”€â”€ Rx_tb.v # Testbench for receiver
â”œâ”€â”€ Transmiiter.v # UART transmitter (note typo: "Transmiiter")
â”œâ”€â”€ Tx_tb.v # Testbench for transmitter
â”œâ”€â”€ Topmodule.v # Top-level UART integration
â”œâ”€â”€ Top_tb.v # Final loopback testbench



---

## ğŸ“ Configuration

| Parameter        | Value       |
|------------------|-------------|
| Clock Frequency  | 1.536 MHz   |
| Baud Rate        | 9600        |
| Oversampling     | 16x (Receiver) |

---

## ğŸ§ª Testbenches

| File           | Description                                   |
|----------------|-----------------------------------------------|
| `baudrate_tb.v`| Validates generation of `baud_tick` and `baud_tick_16x` |
| `Tx_tb.v`      | Verifies correct serial transmission of data |
| `Rx_tb.v`      | Tests RX sampling logic and error detection  |
| `Top_tb.v`     | Simulates full UART loopback TX â†’ RX        |

---

## ğŸ§° How to Run

### ğŸ“¦ Compile
```bash
iverilog -o uart_test Top_tb.v Topmodule.v Transmiiter.v receiver.v baudrateGenerator.v
