<pre>
<h3>
<a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v</a>


module which_clock (
	x,
	y,
	q,
	d
);
	input x;
	input y;
	input d;
	output q;
	reg q;
	always @(posedge x or posedge y) if (x) q <= 1'b0;
	else q <= d;
endmodule


</pre>