Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:43:17 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_149 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_read_address_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  R_149/CK (DFFR_X1)                                    0.0000     0.0000 r
  R_149/QN (DFFR_X1)                                    0.5087     0.5087 r
  U677/ZN (INV_X1)                                      0.0598     0.5685 f
  U481/ZN (NOR2_X1)                                     0.1360     0.7045 r
  U482/ZN (NAND2_X1)                                    0.0931     0.7976 f
  U483/ZN (NAND2_X1)                                    0.1181     0.9157 r
  U899/ZN (NAND2_X2)                                    0.0819     0.9977 f
  U671/ZN (NAND2_X2)                                    0.1369     1.1346 r
  U537/ZN (NAND2_X2)                                    0.0925     1.2271 f
  U653/ZN (NAND2_X2)                                    0.2171     1.4442 r
  U652/ZN (NOR2_X2)                                     0.0840     1.5282 f
  U651/ZN (NOR2_X2)                                     0.1879     1.7161 r
  U648/ZN (NAND2_X2)                                    0.0797     1.7958 f
  U1285/ZN (OAI22_X1)                                   0.2221     2.0179 r
  dut_sram_read_address_reg[5]/D (DFFR_X2)              0.0000     2.0179 r
  data arrival time                                                2.0179

  clock clk (rise edge)                                 2.4400     2.4400
  clock network delay (ideal)                           0.0000     2.4400
  clock uncertainty                                    -0.0500     2.3900
  dut_sram_read_address_reg[5]/CK (DFFR_X2)             0.0000     2.3900 r
  library setup time                                   -0.3674     2.0226
  data required time                                               2.0226
  --------------------------------------------------------------------------
  data required time                                               2.0226
  data arrival time                                               -2.0179
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0047


1
