Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 14 15:01:41 2017
| Host         : Gerson-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_modulept2_control_sets_placed.rpt
| Design       : top_modulept2
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           19 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              63 |           18 |
| Yes          | No                    | No                     |             149 |           46 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+--------------------------------------------+------------------+----------------+
|     Clock Signal     |           Enable Signal           |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------+--------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | r11/shift[11]_i_1_n_0             |                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | r11/shift[15]_i_1_n_0             |                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | r11/shift[27]_i_1_n_0             |                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | r11/shift[23]_i_1_n_0             |                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | r11/shift[31]_i_1_n_0             |                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | r11/shift[19]_i_1_n_0             |                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | r11/shift[3]_i_1_n_0              |                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | r11/shift[7]_i_1_n_0              |                                            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | r11/counter[5]_i_1_n_0            |                                            |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | r1/uart_rx_blk/rx_data[7]_i_1_n_0 | r1/uart_rx_blk/SR[0]                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line62/E[0]               | r1/uart_rx_blk/SR[0]                       |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | rx_sesabe/lsb[7]_i_1_n_0          |                                            |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | rx_sesabe/msb_next                |                                            |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG |                                   | r1/uart_rx_blk/SR[0]                       |                7 |             16 |
|  CLK100MHZ_IBUF_BUFG | nolabel_line62/tx_data16          |                                            |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG | rx_sesabe/E[0]                    |                                            |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG | rx_sesabe/numeroh_reg[0][0]       |                                            |               11 |             16 |
|  CLK100MHZ_IBUF_BUFG | rx_sesabe/op1_reg[15]_0[0]        |                                            |                3 |             16 |
|  CLK100MHZ_IBUF_BUFG |                                   | r1/uart_tx_blk/SR[0]                       |                5 |             19 |
|  CLK100MHZ_IBUF_BUFG |                                   | nolabel_line62/hold_state_timer[0]_i_1_n_0 |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG | r11/bcd0                          |                                            |               10 |             32 |
|  CLK100MHZ_IBUF_BUFG |                                   |                                            |               19 |             54 |
+----------------------+-----------------------------------+--------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     8 |
| 5      |                     1 |
| 8      |                     4 |
| 16+    |                     9 |
+--------+-----------------------+


