/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  reg [10:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  reg [8:0] celloutsig_0_13z;
  wire [29:0] celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire [14:0] celloutsig_0_1z;
  wire [19:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [23:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire [15:0] celloutsig_1_16z;
  wire [10:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [30:0] celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire [24:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[18:14] | in_data[79:75];
  assign celloutsig_0_3z = celloutsig_0_2z[10:4] | celloutsig_0_1z[8:2];
  assign celloutsig_1_16z = { celloutsig_1_4z[15:7], celloutsig_1_13z, celloutsig_1_2z } | { celloutsig_1_10z[5], celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_1_19z = celloutsig_1_0z[20:9] | celloutsig_1_4z[15:4];
  assign celloutsig_0_4z = { celloutsig_0_1z[13:11], celloutsig_0_3z, celloutsig_0_0z } | { celloutsig_0_2z[14:5], celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[61], celloutsig_0_7z } | celloutsig_0_5z[4:1];
  assign celloutsig_0_11z = celloutsig_0_5z[4:1] | celloutsig_0_10z[4:1];
  assign celloutsig_0_15z = { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_11z } | { celloutsig_0_3z[6:1], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_16z = celloutsig_0_12z[17:3] | { celloutsig_0_11z[2:1], celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_1_2z = celloutsig_1_0z[5:2] | celloutsig_1_1z[4:1];
  assign celloutsig_1_3z = in_data[166:162] | celloutsig_1_0z[20:16];
  assign celloutsig_1_12z = celloutsig_1_0z[18:9] | { celloutsig_1_11z[5:2], celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_6z[11:9] | celloutsig_1_0z[6:4];
  assign celloutsig_1_18z = celloutsig_1_16z[15:5] - celloutsig_1_5z[17:7];
  assign celloutsig_0_5z = celloutsig_0_1z[9:3] - { celloutsig_0_0z[4:3], celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_2z[6:4] - celloutsig_0_0z[4:2];
  assign celloutsig_0_12z = { in_data[81:70], celloutsig_0_8z, celloutsig_0_0z } - { celloutsig_0_2z[17:1], celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[48:34] - { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[185:162] - in_data[129:106];
  assign celloutsig_1_1z = celloutsig_1_0z[23:18] - celloutsig_1_0z[6:1];
  assign celloutsig_1_4z = celloutsig_1_0z[21:6] - { celloutsig_1_1z[4:0], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_5z = { in_data[185:160], celloutsig_1_3z } - { celloutsig_1_0z[9:0], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z } - in_data[37:18];
  assign celloutsig_1_6z = { celloutsig_1_5z[24:13], celloutsig_1_3z, celloutsig_1_2z } - { celloutsig_1_0z[23:12], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_7z = celloutsig_1_5z[26:2] - { celloutsig_1_0z[19:1], celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_5z[7:2] - celloutsig_1_7z[6:1];
  assign celloutsig_1_11z = { celloutsig_1_7z[5:2], celloutsig_1_1z } - { celloutsig_1_5z[5:1], celloutsig_1_3z };
  assign celloutsig_1_15z = celloutsig_1_12z[5:1] - { celloutsig_1_6z[20], celloutsig_1_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_10z = 11'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_10z = in_data[91:81];
  always_latch
    if (clkin_data[32]) celloutsig_0_13z = 9'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_13z = celloutsig_0_12z[8:0];
  assign { out_data[138:128], out_data[107:96], out_data[61:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
