Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 12 20:02:48 2023
| Host         : WIN-10J6P4VGMFJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file golden_rgmii_1gb_timing_summary_routed.rpt -pb golden_rgmii_1gb_timing_summary_routed.pb -rpx golden_rgmii_1gb_timing_summary_routed.rpx -warn_on_violation
| Design       : golden_rgmii_1gb
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.602        0.000                      0                 1478        0.095        0.000                      0                 1478        3.358        0.000                       0                   658  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
e_rxc    {0.000 4.000}        8.000           125.000         
  e_txc  {4.000 8.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
e_rxc               0.602        0.000                      0                 1446        0.095        0.000                      0                 1446        3.358        0.000                       0                   658  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  e_rxc              e_rxc                    2.563        0.000                      0                   32        4.363        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  e_rxc
  To Clock:  e_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[0]/CE
                            (falling edge-triggered cell FDSE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.063ns  (logic 1.497ns (48.876%)  route 1.566ns (51.124%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 10.309 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     5.565 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     8.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.355 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.964 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.345    10.309    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X5Y206         FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDRE (Prop_fdre_C_Q)         0.223    10.532 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.262    10.793    udp_inst0/iprecieve_inst/data_receive
    SLICE_X5Y207         LUT2 (Prop_lut2_I0_O)        0.043    10.836 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.125    10.961    udp_inst0/ipsend_inst/D[0]
    SLICE_X4Y207         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.248 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.248    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.301 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.301    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.450 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/O[3]
                         net (fo=1, routed)           0.360    11.810    udp_inst0/ipsend_inst/ram_rd_addr2[12]
    SLICE_X6Y210         LUT6 (Prop_lut6_I0_O)        0.120    11.930 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.930    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.176 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.176    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X6Y211         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.286 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.399    12.685    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X8Y209         LUT4 (Prop_lut4_I0_O)        0.132    12.817 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.210    13.027    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X9Y207         LUT6 (Prop_lut6_I0_O)        0.134    13.161 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.210    13.371    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X9Y209         FDSE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     9.432 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311    11.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.779 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.310 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.149    13.459    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y209         FDSE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.747    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X9Y209         FDSE (Setup_fdse_C_CE)      -0.197    13.973    udp_inst0/ipsend_inst/ram_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.063ns  (logic 1.497ns (48.876%)  route 1.566ns (51.124%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 10.309 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     5.565 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     8.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.355 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.964 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.345    10.309    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X5Y206         FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDRE (Prop_fdre_C_Q)         0.223    10.532 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.262    10.793    udp_inst0/iprecieve_inst/data_receive
    SLICE_X5Y207         LUT2 (Prop_lut2_I0_O)        0.043    10.836 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.125    10.961    udp_inst0/ipsend_inst/D[0]
    SLICE_X4Y207         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.248 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.248    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.301 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.301    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.450 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/O[3]
                         net (fo=1, routed)           0.360    11.810    udp_inst0/ipsend_inst/ram_rd_addr2[12]
    SLICE_X6Y210         LUT6 (Prop_lut6_I0_O)        0.120    11.930 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.930    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.176 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.176    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X6Y211         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.286 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.399    12.685    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X8Y209         LUT4 (Prop_lut4_I0_O)        0.132    12.817 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.210    13.027    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X9Y207         LUT6 (Prop_lut6_I0_O)        0.134    13.161 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.210    13.371    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     9.432 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311    11.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.779 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.310 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.149    13.459    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.747    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X9Y209         FDRE (Setup_fdre_C_CE)      -0.197    13.973    udp_inst0/ipsend_inst/ram_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.063ns  (logic 1.497ns (48.876%)  route 1.566ns (51.124%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 10.309 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     5.565 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     8.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.355 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.964 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.345    10.309    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X5Y206         FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDRE (Prop_fdre_C_Q)         0.223    10.532 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.262    10.793    udp_inst0/iprecieve_inst/data_receive
    SLICE_X5Y207         LUT2 (Prop_lut2_I0_O)        0.043    10.836 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.125    10.961    udp_inst0/ipsend_inst/D[0]
    SLICE_X4Y207         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.248 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.248    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.301 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.301    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.450 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/O[3]
                         net (fo=1, routed)           0.360    11.810    udp_inst0/ipsend_inst/ram_rd_addr2[12]
    SLICE_X6Y210         LUT6 (Prop_lut6_I0_O)        0.120    11.930 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.930    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.176 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.176    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X6Y211         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.286 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.399    12.685    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X8Y209         LUT4 (Prop_lut4_I0_O)        0.132    12.817 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.210    13.027    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X9Y207         LUT6 (Prop_lut6_I0_O)        0.134    13.161 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.210    13.371    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     9.432 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311    11.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.779 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.310 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.149    13.459    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.747    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X9Y209         FDRE (Setup_fdre_C_CE)      -0.197    13.973    udp_inst0/ipsend_inst/ram_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.063ns  (logic 1.497ns (48.876%)  route 1.566ns (51.124%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 10.309 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     5.565 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     8.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.355 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.964 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.345    10.309    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X5Y206         FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDRE (Prop_fdre_C_Q)         0.223    10.532 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.262    10.793    udp_inst0/iprecieve_inst/data_receive
    SLICE_X5Y207         LUT2 (Prop_lut2_I0_O)        0.043    10.836 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.125    10.961    udp_inst0/ipsend_inst/D[0]
    SLICE_X4Y207         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.248 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.248    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.301 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.301    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.450 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/O[3]
                         net (fo=1, routed)           0.360    11.810    udp_inst0/ipsend_inst/ram_rd_addr2[12]
    SLICE_X6Y210         LUT6 (Prop_lut6_I0_O)        0.120    11.930 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.930    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.176 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.176    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X6Y211         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.286 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.399    12.685    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X8Y209         LUT4 (Prop_lut4_I0_O)        0.132    12.817 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.210    13.027    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X9Y207         LUT6 (Prop_lut6_I0_O)        0.134    13.161 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.210    13.371    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     9.432 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311    11.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.779 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.310 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.149    13.459    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.747    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X9Y209         FDRE (Setup_fdre_C_CE)      -0.197    13.973    udp_inst0/ipsend_inst/ram_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.063ns  (logic 1.497ns (48.876%)  route 1.566ns (51.124%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 10.309 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     5.565 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     8.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.355 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.964 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.345    10.309    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X5Y206         FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDRE (Prop_fdre_C_Q)         0.223    10.532 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.262    10.793    udp_inst0/iprecieve_inst/data_receive
    SLICE_X5Y207         LUT2 (Prop_lut2_I0_O)        0.043    10.836 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.125    10.961    udp_inst0/ipsend_inst/D[0]
    SLICE_X4Y207         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.248 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.248    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.301 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.301    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.450 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/O[3]
                         net (fo=1, routed)           0.360    11.810    udp_inst0/ipsend_inst/ram_rd_addr2[12]
    SLICE_X6Y210         LUT6 (Prop_lut6_I0_O)        0.120    11.930 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.930    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.176 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.176    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X6Y211         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.286 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.399    12.685    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X8Y209         LUT4 (Prop_lut4_I0_O)        0.132    12.817 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.210    13.027    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X9Y207         LUT6 (Prop_lut6_I0_O)        0.134    13.161 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.210    13.371    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     9.432 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311    11.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.779 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.310 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.149    13.459    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.747    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X9Y209         FDRE (Setup_fdre_C_CE)      -0.197    13.973    udp_inst0/ipsend_inst/ram_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.063ns  (logic 1.497ns (48.876%)  route 1.566ns (51.124%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 10.309 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     5.565 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     8.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.355 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.964 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.345    10.309    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X5Y206         FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDRE (Prop_fdre_C_Q)         0.223    10.532 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.262    10.793    udp_inst0/iprecieve_inst/data_receive
    SLICE_X5Y207         LUT2 (Prop_lut2_I0_O)        0.043    10.836 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.125    10.961    udp_inst0/ipsend_inst/D[0]
    SLICE_X4Y207         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.248 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.248    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.301 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.301    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.450 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/O[3]
                         net (fo=1, routed)           0.360    11.810    udp_inst0/ipsend_inst/ram_rd_addr2[12]
    SLICE_X6Y210         LUT6 (Prop_lut6_I0_O)        0.120    11.930 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.930    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.176 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.176    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X6Y211         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.286 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.399    12.685    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X8Y209         LUT4 (Prop_lut4_I0_O)        0.132    12.817 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.210    13.027    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X9Y207         LUT6 (Prop_lut6_I0_O)        0.134    13.161 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.210    13.371    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     9.432 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311    11.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.779 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.310 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.149    13.459    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.747    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X9Y209         FDRE (Setup_fdre_C_CE)      -0.197    13.973    udp_inst0/ipsend_inst/ram_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.063ns  (logic 1.497ns (48.876%)  route 1.566ns (51.124%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 10.309 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     5.565 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     8.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.355 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.964 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.345    10.309    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X5Y206         FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDRE (Prop_fdre_C_Q)         0.223    10.532 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.262    10.793    udp_inst0/iprecieve_inst/data_receive
    SLICE_X5Y207         LUT2 (Prop_lut2_I0_O)        0.043    10.836 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.125    10.961    udp_inst0/ipsend_inst/D[0]
    SLICE_X4Y207         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.248 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.248    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.301 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.301    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.450 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/O[3]
                         net (fo=1, routed)           0.360    11.810    udp_inst0/ipsend_inst/ram_rd_addr2[12]
    SLICE_X6Y210         LUT6 (Prop_lut6_I0_O)        0.120    11.930 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.930    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.176 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.176    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X6Y211         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.286 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.399    12.685    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X8Y209         LUT4 (Prop_lut4_I0_O)        0.132    12.817 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.210    13.027    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X9Y207         LUT6 (Prop_lut6_I0_O)        0.134    13.161 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.210    13.371    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     9.432 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311    11.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.779 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.310 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.149    13.459    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.747    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X9Y209         FDRE (Setup_fdre_C_CE)      -0.197    13.973    udp_inst0/ipsend_inst/ram_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.063ns  (logic 1.497ns (48.876%)  route 1.566ns (51.124%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 10.309 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     5.565 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     8.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.355 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.964 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.345    10.309    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X5Y206         FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDRE (Prop_fdre_C_Q)         0.223    10.532 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.262    10.793    udp_inst0/iprecieve_inst/data_receive
    SLICE_X5Y207         LUT2 (Prop_lut2_I0_O)        0.043    10.836 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.125    10.961    udp_inst0/ipsend_inst/D[0]
    SLICE_X4Y207         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.248 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.248    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.301 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.301    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.450 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/O[3]
                         net (fo=1, routed)           0.360    11.810    udp_inst0/ipsend_inst/ram_rd_addr2[12]
    SLICE_X6Y210         LUT6 (Prop_lut6_I0_O)        0.120    11.930 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.930    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.176 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.176    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X6Y211         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.286 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.399    12.685    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X8Y209         LUT4 (Prop_lut4_I0_O)        0.132    12.817 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.210    13.027    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X9Y207         LUT6 (Prop_lut6_I0_O)        0.134    13.161 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.210    13.371    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     9.432 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311    11.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.779 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.310 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.149    13.459    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y209         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.747    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X9Y209         FDRE (Setup_fdre_C_CE)      -0.197    13.973    udp_inst0/ipsend_inst/ram_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/ram_rd_addr_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        3.051ns  (logic 1.497ns (49.066%)  route 1.554ns (50.934%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.459ns = ( 13.459 - 8.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 10.309 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     5.565 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     8.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.355 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.964 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.345    10.309    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X5Y206         FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDRE (Prop_fdre_C_Q)         0.223    10.532 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.262    10.793    udp_inst0/iprecieve_inst/data_receive
    SLICE_X5Y207         LUT2 (Prop_lut2_I0_O)        0.043    10.836 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.125    10.961    udp_inst0/ipsend_inst/D[0]
    SLICE_X4Y207         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.248 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.248    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.301 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.301    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.450 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/O[3]
                         net (fo=1, routed)           0.360    11.810    udp_inst0/ipsend_inst/ram_rd_addr2[12]
    SLICE_X6Y210         LUT6 (Prop_lut6_I0_O)        0.120    11.930 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.930    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.176 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.176    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X6Y211         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.286 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.399    12.685    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X8Y209         LUT4 (Prop_lut4_I0_O)        0.132    12.817 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.210    13.027    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X9Y207         LUT6 (Prop_lut6_I0_O)        0.134    13.161 r  udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1/O
                         net (fo=9, routed)           0.199    13.360    udp_inst0/ipsend_inst/ram_rd_addr[8]_i_1_n_0
    SLICE_X9Y208         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     9.432 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311    11.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.779 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.310 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.149    13.459    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X9Y208         FDRE                                         r  udp_inst0/ipsend_inst/ram_rd_addr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.747    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X9Y208         FDRE (Setup_fdre_C_CE)      -0.197    13.973    udp_inst0/ipsend_inst/ram_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -13.360    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 udp_inst0/iprecieve_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/tx_data_counter_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc rise@8.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        2.952ns  (logic 1.363ns (46.176%)  route 1.589ns (53.824%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.511ns = ( 13.511 - 8.000 ) 
    Source Clock Delay      (SCD):    6.309ns = ( 10.309 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.770ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     5.565 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     8.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     8.355 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     8.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.964 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.345    10.309    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X5Y206         FDRE                                         r  udp_inst0/iprecieve_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDRE (Prop_fdre_C_Q)         0.223    10.532 r  udp_inst0/iprecieve_inst/data_receive_reg/Q
                         net (fo=49, routed)          0.262    10.793    udp_inst0/iprecieve_inst/data_receive
    SLICE_X5Y207         LUT2 (Prop_lut2_I0_O)        0.043    10.836 r  udp_inst0/iprecieve_inst/ip_header[6][16]_i_1/O
                         net (fo=3, routed)           0.125    10.961    udp_inst0/ipsend_inst/D[0]
    SLICE_X4Y207         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    11.248 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.248    udp_inst0/ipsend_inst/ram_rd_addr2_carry_n_0
    SLICE_X4Y208         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.301 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.301    udp_inst0/ipsend_inst/ram_rd_addr2_carry__0_n_0
    SLICE_X4Y209         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    11.450 r  udp_inst0/ipsend_inst/ram_rd_addr2_carry__1/O[3]
                         net (fo=1, routed)           0.360    11.810    udp_inst0/ipsend_inst/ram_rd_addr2[12]
    SLICE_X6Y210         LUT6 (Prop_lut6_I0_O)        0.120    11.930 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.930    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_i_2_n_0
    SLICE_X6Y210         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.176 r  udp_inst0/ipsend_inst/ram_rd_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.176    udp_inst0/ipsend_inst/ram_rd_addr1_carry__0_n_0
    SLICE_X6Y211         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    12.286 f  udp_inst0/ipsend_inst/ram_rd_addr1_carry__1/CO[2]
                         net (fo=4, routed)           0.399    12.685    udp_inst0/ipsend_inst/ram_rd_addr1_carry__1_n_1
    SLICE_X8Y209         LUT4 (Prop_lut4_I0_O)        0.132    12.817 r  udp_inst0/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.443    13.260    udp_inst0/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X5Y211         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     9.432 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311    11.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036    11.779 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448    12.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.310 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.201    13.511    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X5Y211         FDRE                                         r  udp_inst0/ipsend_inst/tx_data_counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.770    14.281    
                         clock uncertainty           -0.035    14.245    
    SLICE_X5Y211         FDRE (Setup_fdre_C_CE)      -0.288    13.957    udp_inst0/ipsend_inst/tx_data_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                  0.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 gmii_to_rgmii_inst0/gmii_rxd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/iprecieve_inst/mymac_reg[38]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc fall@4.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.605%)  route 0.102ns (50.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 7.650 - 4.000 ) 
    Source Clock Delay      (SCD):    2.917ns = ( 6.917 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     4.489 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537     6.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     6.054 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     6.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.315 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.602     6.917    gmii_to_rgmii_inst0/gmii_rx_clk
    SLICE_X0Y219         FDRE                                         r  gmii_to_rgmii_inst0/gmii_rxd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.100     7.017 r  gmii_to_rgmii_inst0/gmii_rxd_reg[6]/Q
                         net (fo=14, routed)          0.102     7.119    udp_inst0/iprecieve_inst/Q[6]
    SLICE_X2Y218         SRL16E                                       r  udp_inst0/iprecieve_inst/mymac_reg[38]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.806     7.650    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X2Y218         SRL16E                                       r  udp_inst0/iprecieve_inst/mymac_reg[38]_srl5/CLK
                         clock pessimism             -0.720     6.930    
    SLICE_X2Y218         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     7.024    udp_inst0/iprecieve_inst/mymac_reg[38]_srl5
  -------------------------------------------------------------------
                         required time                         -7.024    
                         arrival time                           7.119    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/time_counter_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/time_counter_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc rise@0.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.271ns (70.198%)  route 0.115ns (29.802%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537     2.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     2.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     2.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.592     2.907    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y199        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_fdre_C_Q)         0.123     3.030 r  udp_inst0/ipsend_inst/time_counter_reg[11]/Q
                         net (fo=2, routed)           0.114     3.144    udp_inst0/ipsend_inst/time_counter_reg_n_0_[11]
    SLICE_X12Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.251 r  udp_inst0/ipsend_inst/time_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.252    udp_inst0/ipsend_inst/time_counter0_carry__1_n_0
    SLICE_X12Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.293 r  udp_inst0/ipsend_inst/time_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     3.293    udp_inst0/ipsend_inst/data0[13]
    SLICE_X12Y200        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     0.686 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     2.538 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     2.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.844 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.784     3.628    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y200        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.529     3.099    
    SLICE_X12Y200        FDRE (Hold_fdre_C_D)         0.098     3.197    udp_inst0/ipsend_inst/time_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 gmii_to_rgmii_inst0/gmii_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/iprecieve_inst/mymac_reg[32]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc fall@4.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.351%)  route 0.103ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 7.650 - 4.000 ) 
    Source Clock Delay      (SCD):    2.917ns = ( 6.917 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     4.489 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537     6.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     6.054 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     6.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.315 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.602     6.917    gmii_to_rgmii_inst0/gmii_rx_clk
    SLICE_X0Y219         FDRE                                         r  gmii_to_rgmii_inst0/gmii_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.100     7.017 r  gmii_to_rgmii_inst0/gmii_rxd_reg[0]/Q
                         net (fo=11, routed)          0.103     7.120    udp_inst0/iprecieve_inst/Q[0]
    SLICE_X2Y218         SRL16E                                       r  udp_inst0/iprecieve_inst/mymac_reg[32]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.806     7.650    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X2Y218         SRL16E                                       r  udp_inst0/iprecieve_inst/mymac_reg[32]_srl5/CLK
                         clock pessimism             -0.720     6.930    
    SLICE_X2Y218         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     7.022    udp_inst0/iprecieve_inst/mymac_reg[32]_srl5
  -------------------------------------------------------------------
                         required time                         -7.022    
                         arrival time                           7.120    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/time_counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/time_counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc rise@0.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.231ns (56.243%)  route 0.180ns (43.757%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537     2.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     2.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     2.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.578     2.893    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X13Y202        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y202        FDRE (Prop_fdre_C_Q)         0.107     3.000 r  udp_inst0/ipsend_inst/time_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     3.180    udp_inst0/ipsend_inst/time_counter_reg_n_0_[0]
    SLICE_X12Y197        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.124     3.304 r  udp_inst0/ipsend_inst/time_counter0_carry/O[0]
                         net (fo=1, routed)           0.000     3.304    udp_inst0/ipsend_inst/data0[1]
    SLICE_X12Y197        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     0.686 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     2.538 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     2.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.844 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.792     3.636    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y197        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.529     3.107    
    SLICE_X12Y197        FDRE (Hold_fdre_C_D)         0.098     3.205    udp_inst0/ipsend_inst/time_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/time_counter_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/time_counter_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc rise@0.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.283ns (71.097%)  route 0.115ns (28.903%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537     2.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     2.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     2.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.592     2.907    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y199        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_fdre_C_Q)         0.123     3.030 r  udp_inst0/ipsend_inst/time_counter_reg[11]/Q
                         net (fo=2, routed)           0.114     3.144    udp_inst0/ipsend_inst/time_counter_reg_n_0_[11]
    SLICE_X12Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.251 r  udp_inst0/ipsend_inst/time_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.252    udp_inst0/ipsend_inst/time_counter0_carry__1_n_0
    SLICE_X12Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     3.305 r  udp_inst0/ipsend_inst/time_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     3.305    udp_inst0/ipsend_inst/data0[15]
    SLICE_X12Y200        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     0.686 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     2.538 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     2.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.844 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.784     3.628    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y200        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.529     3.099    
    SLICE_X12Y200        FDRE (Hold_fdre_C_D)         0.098     3.197    udp_inst0/ipsend_inst/time_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/time_counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/time_counter_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc rise@0.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.241ns (57.283%)  route 0.180ns (42.717%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537     2.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     2.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     2.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.578     2.893    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X13Y202        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y202        FDRE (Prop_fdre_C_Q)         0.107     3.000 r  udp_inst0/ipsend_inst/time_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     3.180    udp_inst0/ipsend_inst/time_counter_reg_n_0_[0]
    SLICE_X12Y197        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.134     3.314 r  udp_inst0/ipsend_inst/time_counter0_carry/O[1]
                         net (fo=1, routed)           0.000     3.314    udp_inst0/ipsend_inst/data0[2]
    SLICE_X12Y197        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     0.686 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     2.538 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     2.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.844 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.792     3.636    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y197        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.529     3.107    
    SLICE_X12Y197        FDRE (Hold_fdre_C_D)         0.098     3.205    udp_inst0/ipsend_inst/time_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/time_counter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/time_counter_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc rise@0.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.246ns (57.785%)  route 0.180ns (42.215%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537     2.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     2.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     2.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.578     2.893    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X13Y202        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y202        FDRE (Prop_fdre_C_Q)         0.107     3.000 r  udp_inst0/ipsend_inst/time_counter_reg[0]/Q
                         net (fo=3, routed)           0.180     3.180    udp_inst0/ipsend_inst/time_counter_reg_n_0_[0]
    SLICE_X12Y197        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.139     3.319 r  udp_inst0/ipsend_inst/time_counter0_carry/O[2]
                         net (fo=1, routed)           0.000     3.319    udp_inst0/ipsend_inst/data0[3]
    SLICE_X12Y197        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     0.686 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     2.538 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     2.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.844 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.792     3.636    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y197        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.529     3.107    
    SLICE_X12Y197        FDRE (Hold_fdre_C_D)         0.098     3.205    udp_inst0/ipsend_inst/time_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.205    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/time_counter_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/ipsend_inst/time_counter_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc rise@0.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.290ns (71.596%)  route 0.115ns (28.404%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537     2.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     2.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     2.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.592     2.907    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y199        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDRE (Prop_fdre_C_Q)         0.123     3.030 r  udp_inst0/ipsend_inst/time_counter_reg[11]/Q
                         net (fo=2, routed)           0.114     3.144    udp_inst0/ipsend_inst/time_counter_reg_n_0_[11]
    SLICE_X12Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     3.251 r  udp_inst0/ipsend_inst/time_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.252    udp_inst0/ipsend_inst/time_counter0_carry__1_n_0
    SLICE_X12Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.312 r  udp_inst0/ipsend_inst/time_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     3.312    udp_inst0/ipsend_inst/data0[14]
    SLICE_X12Y200        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     0.686 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     2.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     2.538 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     2.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.844 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.784     3.628    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y200        FDRE                                         r  udp_inst0/ipsend_inst/time_counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.529     3.099    
    SLICE_X12Y200        FDRE (Hold_fdre_C_D)         0.098     3.197    udp_inst0/ipsend_inst/time_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 gmii_to_rgmii_inst0/gmii_rxd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/iprecieve_inst/mymac_reg[39]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc fall@4.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.062%)  route 0.185ns (64.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 7.650 - 4.000 ) 
    Source Clock Delay      (SCD):    2.917ns = ( 6.917 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.720ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     4.489 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537     6.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     6.054 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     6.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.315 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.602     6.917    gmii_to_rgmii_inst0/gmii_rx_clk
    SLICE_X0Y219         FDRE                                         r  gmii_to_rgmii_inst0/gmii_rxd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.100     7.017 r  gmii_to_rgmii_inst0/gmii_rxd_reg[7]/Q
                         net (fo=14, routed)          0.185     7.202    udp_inst0/iprecieve_inst/Q[7]
    SLICE_X2Y218         SRL16E                                       r  udp_inst0/iprecieve_inst/mymac_reg[39]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.806     7.650    udp_inst0/iprecieve_inst/gmii_rx_clk
    SLICE_X2Y218         SRL16E                                       r  udp_inst0/iprecieve_inst/mymac_reg[39]_srl5/CLK
                         clock pessimism             -0.720     6.930    
    SLICE_X2Y218         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     7.084    udp_inst0/iprecieve_inst/mymac_reg[39]_srl5
  -------------------------------------------------------------------
                         required time                         -7.084    
                         arrival time                           7.202    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 udp_inst0/crc_inst/Crc_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e_rxc fall@4.000ns - e_rxc fall@4.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.605%)  route 0.090ns (41.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    2.924ns = ( 6.924 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.723ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     4.489 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537     6.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028     6.054 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235     6.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.315 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.609     6.924    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X7Y206         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y206         FDPE (Prop_fdpe_C_Q)         0.100     7.024 r  udp_inst0/crc_inst/Crc_reg[18]/Q
                         net (fo=2, routed)           0.090     7.114    udp_inst0/crc_inst/crc32[18]
    SLICE_X6Y206         LUT6 (Prop_lut6_I0_O)        0.028     7.142 r  udp_inst0/crc_inst/Crc[26]_i_1/O
                         net (fo=1, routed)           0.000     7.142    udp_inst0/crc_inst/Crc[26]_i_1_n_0
    SLICE_X6Y206         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.814     7.658    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X6Y206         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[26]/C
                         clock pessimism             -0.723     6.935    
    SLICE_X6Y206         FDPE (Hold_fdpe_C_D)         0.087     7.022    udp_inst0/crc_inst/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -7.022    
                         arrival time                           7.142    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y80   ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y80   ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.408         8.000       6.591      BUFGCTRL_X0Y0  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/I
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y212  gmii_to_rgmii_inst0/U3_ODDR2/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y221  gmii_to_rgmii_inst0/U_ODDR2/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y233  gmii_to_rgmii_inst0/gen_rx_data[0].rgmii_rx_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y234  gmii_to_rgmii_inst0/gen_rx_data[1].rgmii_rx_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y230  gmii_to_rgmii_inst0/gen_rx_data[2].rgmii_rx_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         8.000       6.930      ILOGIC_X0Y225  gmii_to_rgmii_inst0/gen_rx_data[3].rgmii_rx_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y213  gmii_to_rgmii_inst0/gen_tx_data[0].U2_ODDR2/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y218   udp_inst0/iprecieve_inst/mymac_reg[32]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y218   udp_inst0/iprecieve_inst/mymac_reg[33]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y218   udp_inst0/iprecieve_inst/mymac_reg[34]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y218   udp_inst0/iprecieve_inst/mymac_reg[35]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y218   udp_inst0/iprecieve_inst/mymac_reg[36]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y218   udp_inst0/iprecieve_inst/mymac_reg[37]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y218   udp_inst0/iprecieve_inst/mymac_reg[38]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y218   udp_inst0/iprecieve_inst/mymac_reg[39]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y213   udp_inst0/iprecieve_inst/myIP_layer_reg[112]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y213   udp_inst0/iprecieve_inst/myIP_layer_reg[113]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y213   udp_inst0/iprecieve_inst/myIP_layer_reg[112]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y213   udp_inst0/iprecieve_inst/myIP_layer_reg[113]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y213   udp_inst0/iprecieve_inst/myIP_layer_reg[114]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y213   udp_inst0/iprecieve_inst/myIP_layer_reg[115]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y213   udp_inst0/iprecieve_inst/myIP_layer_reg[116]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y213   udp_inst0/iprecieve_inst/myIP_layer_reg[117]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y213   udp_inst0/iprecieve_inst/myIP_layer_reg[118]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y213   udp_inst0/iprecieve_inst/myIP_layer_reg[119]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y218   udp_inst0/iprecieve_inst/mymac_reg[32]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X2Y218   udp_inst0/iprecieve_inst/mymac_reg[33]_srl5/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e_rxc
  To Clock:  e_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[16]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.263ns (21.378%)  route 0.967ns (78.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     4.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.355 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.964 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.291     6.255    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.263     6.518 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.967     7.485    udp_inst0/crc_inst/AS[0]
    SLICE_X5Y205         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     5.432 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311     7.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.779 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.310 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.205     9.515    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X5Y205         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[16]/C
                         clock pessimism              0.747    10.262    
                         clock uncertainty           -0.035    10.226    
    SLICE_X5Y205         FDPE (Recov_fdpe_C_PRE)     -0.178    10.048    udp_inst0/crc_inst/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[22]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.263ns (21.378%)  route 0.967ns (78.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     4.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.355 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.964 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.291     6.255    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.263     6.518 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.967     7.485    udp_inst0/crc_inst/AS[0]
    SLICE_X5Y205         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     5.432 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311     7.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.779 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.310 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.205     9.515    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X5Y205         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[22]/C
                         clock pessimism              0.747    10.262    
                         clock uncertainty           -0.035    10.226    
    SLICE_X5Y205         FDPE (Recov_fdpe_C_PRE)     -0.178    10.048    udp_inst0/crc_inst/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[24]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.263ns (21.378%)  route 0.967ns (78.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     4.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.355 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.964 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.291     6.255    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.263     6.518 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.967     7.485    udp_inst0/crc_inst/AS[0]
    SLICE_X5Y205         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     5.432 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311     7.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.779 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.310 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.205     9.515    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X5Y205         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[24]/C
                         clock pessimism              0.747    10.262    
                         clock uncertainty           -0.035    10.226    
    SLICE_X5Y205         FDPE (Recov_fdpe_C_PRE)     -0.178    10.048    udp_inst0/crc_inst/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[30]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.263ns (21.378%)  route 0.967ns (78.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     4.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.355 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.964 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.291     6.255    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.263     6.518 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.967     7.485    udp_inst0/crc_inst/AS[0]
    SLICE_X5Y205         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     5.432 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311     7.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.779 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.310 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.205     9.515    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X5Y205         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[30]/C
                         clock pessimism              0.747    10.262    
                         clock uncertainty           -0.035    10.226    
    SLICE_X5Y205         FDPE (Recov_fdpe_C_PRE)     -0.178    10.048    udp_inst0/crc_inst/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[8]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.263ns (21.378%)  route 0.967ns (78.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.515ns = ( 9.515 - 4.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     4.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.355 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.964 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.291     6.255    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.263     6.518 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.967     7.485    udp_inst0/crc_inst/AS[0]
    SLICE_X5Y205         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     5.432 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311     7.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.779 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.310 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.205     9.515    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X5Y205         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[8]/C
                         clock pessimism              0.747    10.262    
                         clock uncertainty           -0.035    10.226    
    SLICE_X5Y205         FDPE (Recov_fdpe_C_PRE)     -0.178    10.048    udp_inst0/crc_inst/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[11]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.263ns (23.661%)  route 0.849ns (76.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.513ns = ( 9.513 - 4.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     4.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.355 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.964 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.291     6.255    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.263     6.518 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.849     7.366    udp_inst0/crc_inst/AS[0]
    SLICE_X6Y208         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     5.432 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311     7.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.779 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.310 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.203     9.513    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X6Y208         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[11]/C
                         clock pessimism              0.747    10.260    
                         clock uncertainty           -0.035    10.224    
    SLICE_X6Y208         FDPE (Recov_fdpe_C_PRE)     -0.187    10.037    udp_inst0/crc_inst/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         10.037    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[19]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.263ns (25.506%)  route 0.768ns (74.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     4.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.355 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.964 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.291     6.255    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.263     6.518 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.768     7.286    udp_inst0/crc_inst/AS[0]
    SLICE_X6Y206         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     5.432 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311     7.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.779 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.310 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.204     9.514    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X6Y206         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[19]/C
                         clock pessimism              0.747    10.261    
                         clock uncertainty           -0.035    10.225    
    SLICE_X6Y206         FDPE (Recov_fdpe_C_PRE)     -0.187    10.038    udp_inst0/crc_inst/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[26]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.263ns (25.506%)  route 0.768ns (74.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     4.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.355 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.964 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.291     6.255    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.263     6.518 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.768     7.286    udp_inst0/crc_inst/AS[0]
    SLICE_X6Y206         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     5.432 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311     7.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.779 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.310 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.204     9.514    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X6Y206         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[26]/C
                         clock pessimism              0.747    10.261    
                         clock uncertainty           -0.035    10.225    
    SLICE_X6Y206         FDPE (Recov_fdpe_C_PRE)     -0.187    10.038    udp_inst0/crc_inst/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[27]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.263ns (25.506%)  route 0.768ns (74.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     4.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.355 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.964 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.291     6.255    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.263     6.518 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.768     7.286    udp_inst0/crc_inst/AS[0]
    SLICE_X6Y206         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     5.432 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311     7.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.779 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.310 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.204     9.514    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X6Y206         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[27]/C
                         clock pessimism              0.747    10.261    
                         clock uncertainty           -0.035    10.225    
    SLICE_X6Y206         FDPE (Recov_fdpe_C_PRE)     -0.187    10.038    udp_inst0/crc_inst/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[10]/PRE
                            (recovery check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (e_rxc fall@4.000ns - e_rxc rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.263ns (25.506%)  route 0.768ns (74.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.514ns = ( 9.514 - 4.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      0.000     0.000 r  
    C12                                               0.000     0.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     0.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.747     4.312    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.043     4.355 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.516     4.871    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.964 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.291     6.255    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.263     6.518 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.768     7.286    udp_inst0/crc_inst/AS[0]
    SLICE_X7Y206         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         1.432     5.432 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.311     7.743    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.036     7.779 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.448     8.227    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.310 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         1.204     9.514    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X7Y206         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[10]/C
                         clock pessimism              0.747    10.261    
                         clock uncertainty           -0.035    10.225    
    SLICE_X7Y206         FDPE (Recov_fdpe_C_PRE)     -0.178    10.047    udp_inst0/crc_inst/Crc_reg[10]
  -------------------------------------------------------------------
                         required time                         10.047    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  2.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.363ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[15]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.411ns  (logic 0.123ns (29.951%)  route 0.288ns (70.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    2.892ns = ( 10.892 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     8.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537    10.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.577    10.892    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.123    11.015 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.288    11.303    udp_inst0/crc_inst/AS[0]
    SLICE_X6Y204         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.814     7.658    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X6Y204         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[15]/C
                         clock pessimism             -0.702     6.956    
                         clock uncertainty            0.035     6.991    
    SLICE_X6Y204         FDPE (Remov_fdpe_C_PRE)     -0.052     6.939    udp_inst0/crc_inst/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.939    
                         arrival time                          11.303    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.363ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[4]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.411ns  (logic 0.123ns (29.951%)  route 0.288ns (70.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    2.892ns = ( 10.892 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     8.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537    10.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.577    10.892    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.123    11.015 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.288    11.303    udp_inst0/crc_inst/AS[0]
    SLICE_X6Y204         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.814     7.658    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X6Y204         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[4]/C
                         clock pessimism             -0.702     6.956    
                         clock uncertainty            0.035     6.991    
    SLICE_X6Y204         FDPE (Remov_fdpe_C_PRE)     -0.052     6.939    udp_inst0/crc_inst/Crc_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.939    
                         arrival time                          11.303    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.363ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[5]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.411ns  (logic 0.123ns (29.951%)  route 0.288ns (70.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    2.892ns = ( 10.892 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     8.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537    10.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.577    10.892    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.123    11.015 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.288    11.303    udp_inst0/crc_inst/AS[0]
    SLICE_X6Y204         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.814     7.658    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X6Y204         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[5]/C
                         clock pessimism             -0.702     6.956    
                         clock uncertainty            0.035     6.991    
    SLICE_X6Y204         FDPE (Remov_fdpe_C_PRE)     -0.052     6.939    udp_inst0/crc_inst/Crc_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.939    
                         arrival time                          11.303    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.363ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[7]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.411ns  (logic 0.123ns (29.951%)  route 0.288ns (70.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    2.892ns = ( 10.892 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     8.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537    10.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.577    10.892    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.123    11.015 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.288    11.303    udp_inst0/crc_inst/AS[0]
    SLICE_X6Y204         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.814     7.658    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X6Y204         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[7]/C
                         clock pessimism             -0.702     6.956    
                         clock uncertainty            0.035     6.991    
    SLICE_X6Y204         FDPE (Remov_fdpe_C_PRE)     -0.052     6.939    udp_inst0/crc_inst/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.939    
                         arrival time                          11.303    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.383ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[21]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.411ns  (logic 0.123ns (29.951%)  route 0.288ns (70.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    2.892ns = ( 10.892 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     8.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537    10.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.577    10.892    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.123    11.015 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.288    11.303    udp_inst0/crc_inst/AS[0]
    SLICE_X7Y204         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.814     7.658    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X7Y204         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[21]/C
                         clock pessimism             -0.702     6.956    
                         clock uncertainty            0.035     6.991    
    SLICE_X7Y204         FDPE (Remov_fdpe_C_PRE)     -0.072     6.919    udp_inst0/crc_inst/Crc_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.919    
                         arrival time                          11.303    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[23]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.411ns  (logic 0.123ns (29.951%)  route 0.288ns (70.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    2.892ns = ( 10.892 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     8.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537    10.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.577    10.892    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.123    11.015 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.288    11.303    udp_inst0/crc_inst/AS[0]
    SLICE_X7Y204         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.814     7.658    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X7Y204         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[23]/C
                         clock pessimism             -0.702     6.956    
                         clock uncertainty            0.035     6.991    
    SLICE_X7Y204         FDPE (Remov_fdpe_C_PRE)     -0.072     6.919    udp_inst0/crc_inst/Crc_reg[23]
  -------------------------------------------------------------------
                         required time                         -6.919    
                         arrival time                          11.303    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[2]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.411ns  (logic 0.123ns (29.951%)  route 0.288ns (70.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    2.892ns = ( 10.892 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     8.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537    10.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.577    10.892    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.123    11.015 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.288    11.303    udp_inst0/crc_inst/AS[0]
    SLICE_X7Y204         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.814     7.658    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X7Y204         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[2]/C
                         clock pessimism             -0.702     6.956    
                         clock uncertainty            0.035     6.991    
    SLICE_X7Y204         FDPE (Remov_fdpe_C_PRE)     -0.072     6.919    udp_inst0/crc_inst/Crc_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.919    
                         arrival time                          11.303    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[31]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.411ns  (logic 0.123ns (29.951%)  route 0.288ns (70.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    2.892ns = ( 10.892 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     8.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537    10.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.577    10.892    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.123    11.015 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.288    11.303    udp_inst0/crc_inst/AS[0]
    SLICE_X7Y204         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.814     7.658    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X7Y204         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[31]/C
                         clock pessimism             -0.702     6.956    
                         clock uncertainty            0.035     6.991    
    SLICE_X7Y204         FDPE (Remov_fdpe_C_PRE)     -0.072     6.919    udp_inst0/crc_inst/Crc_reg[31]
  -------------------------------------------------------------------
                         required time                         -6.919    
                         arrival time                          11.303    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.401ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[14]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.448ns  (logic 0.123ns (27.432%)  route 0.325ns (72.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    2.892ns = ( 10.892 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     8.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537    10.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.577    10.892    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.123    11.015 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.325    11.340    udp_inst0/crc_inst/AS[0]
    SLICE_X6Y205         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.814     7.658    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X6Y205         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[14]/C
                         clock pessimism             -0.702     6.956    
                         clock uncertainty            0.035     6.991    
    SLICE_X6Y205         FDPE (Remov_fdpe_C_PRE)     -0.052     6.939    udp_inst0/crc_inst/Crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.939    
                         arrival time                          11.340    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.401ns  (arrival time - required time)
  Source:                 udp_inst0/ipsend_inst/crcre_reg/C
                            (falling edge-triggered cell FDRE clocked by e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst0/crc_inst/Crc_reg[17]/PRE
                            (removal check against rising-edge clock e_rxc'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.000ns  (e_rxc fall@4.000ns - e_rxc rise@8.000ns)
  Data Path Delay:        0.448ns  (logic 0.123ns (27.432%)  route 0.325ns (72.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 7.658 - 4.000 ) 
    Source Clock Delay      (SCD):    2.892ns = ( 10.892 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e_rxc rise edge)      8.000     8.000 r  
    C12                                               0.000     8.000 r  e_rxc (IN)
                         net (fo=0)                   0.000     8.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.489     8.489 r  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.537    10.026    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.028    10.054 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.235    10.289    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.315 f  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.577    10.892    udp_inst0/ipsend_inst/gmii_rx_clk
    SLICE_X12Y205        FDRE                                         r  udp_inst0/ipsend_inst/crcre_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.123    11.015 f  udp_inst0/ipsend_inst/crcre_reg/Q
                         net (fo=33, routed)          0.325    11.340    udp_inst0/crc_inst/AS[0]
    SLICE_X6Y205         FDPE                                         f  udp_inst0/crc_inst/Crc_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e_rxc fall edge)      4.000     4.000 f  
    C12                                               0.000     4.000 f  e_rxc (IN)
                         net (fo=0)                   0.000     4.000    e_rxc
    C12                  IBUF (Prop_ibuf_I_O)         0.686     4.686 f  e_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.817     6.503    gmii_to_rgmii_inst0/e_rxc_IBUF
    SLICE_X80Y196        LUT1 (Prop_lut1_I0_O)        0.035     6.538 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc_i_1/O
                         net (fo=1, routed)           0.276     6.814    gmii_to_rgmii_inst0/I0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.844 r  gmii_to_rgmii_inst0/bufmr_rgmii_rxc/O
                         net (fo=657, routed)         0.814     7.658    udp_inst0/crc_inst/gmii_rx_clk
    SLICE_X6Y205         FDPE                                         r  udp_inst0/crc_inst/Crc_reg[17]/C
                         clock pessimism             -0.702     6.956    
                         clock uncertainty            0.035     6.991    
    SLICE_X6Y205         FDPE (Remov_fdpe_C_PRE)     -0.052     6.939    udp_inst0/crc_inst/Crc_reg[17]
  -------------------------------------------------------------------
                         required time                         -6.939    
                         arrival time                          11.340    
  -------------------------------------------------------------------
                         slack                                  4.401    





