

================================================================
== Vivado HLS Report for 'xfMat2AXIvideo87'
================================================================
* Date:           Wed Mar  4 23:28:40 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  309121|  309121|  309121|  309121|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  309120|  309120|       644|          -|          -|   480|    no    |
        | + loop_width  |     641|     641|         3|          1|          1|   640|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    188|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    249|    -|
|Register         |        -|      -|     151|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     151|    437|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln186_fu_238_p2                       |     +    |      0|  0|  14|          10|          10|
    |add_ln203_fu_223_p2                       |     +    |      0|  0|  26|          19|           1|
    |i_fu_189_p2                               |     +    |      0|  0|  15|           9|           1|
    |index_fu_195_p2                           |     +    |      0|  0|  26|          19|          10|
    |j_fu_211_p2                               |     +    |      0|  0|  14|           1|          10|
    |AXI_video_strm_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                        |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |axi_last_V_fu_217_p2                      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln186_fu_183_p2                      |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln187_fu_205_p2                      |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_11001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                           |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 188|         109|          78|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_1_data_out  |   9|          2|    8|         16|
    |AXI_video_strm_V_data_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_dest_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_id_V_1_state       |  15|          3|    2|          6|
    |AXI_video_strm_V_keep_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_last_V_1_data_out  |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_strb_V_1_state     |  15|          3|    2|          6|
    |AXI_video_strm_V_user_V_1_data_out  |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_1_state     |  15|          3|    2|          6|
    |ap_NS_fsm                           |  27|          5|    1|          5|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |i_0_reg_146                         |   9|          2|    9|         18|
    |img_data_V_blk_n                    |   9|          2|    1|          2|
    |index_0_reg_134                     |   9|          2|   19|         38|
    |index_assign_reg_157                |   9|          2|   19|         38|
    |indvars_iv_reg_122                  |   9|          2|   10|         20|
    |j_0_reg_167                         |   9|          2|   10|         20|
    |p_pyrS0_TDATA_blk_n                 |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 249|         52|   97|        211|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_1_payload_A  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_1_payload_B  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_dest_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |AXI_video_strm_V_id_V_1_state        |   2|   0|    2|          0|
    |AXI_video_strm_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_keep_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_strb_V_1_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_state      |   2|   0|    2|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |axi_last_V_reg_274                   |   1|   0|    1|          0|
    |i_0_reg_146                          |   9|   0|    9|          0|
    |i_reg_255                            |   9|   0|    9|          0|
    |icmp_ln187_reg_265                   |   1|   0|    1|          0|
    |icmp_ln187_reg_265_pp0_iter1_reg     |   1|   0|    1|          0|
    |index_0_reg_134                      |  19|   0|   19|          0|
    |index_assign_reg_157                 |  19|   0|   19|          0|
    |index_reg_260                        |  19|   0|   19|          0|
    |indvars_iv_reg_122                   |  10|   0|   10|          0|
    |j_0_reg_167                          |  10|   0|   10|          0|
    |tmp_user_V_fu_82                     |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 151|   0|  151|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     xfMat2AXIvideo87    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     xfMat2AXIvideo87    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     xfMat2AXIvideo87    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     xfMat2AXIvideo87    | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |     xfMat2AXIvideo87    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     xfMat2AXIvideo87    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     xfMat2AXIvideo87    | return value |
|img_data_V_dout     |  in |    8|   ap_fifo  |        img_data_V       |    pointer   |
|img_data_V_empty_n  |  in |    1|   ap_fifo  |        img_data_V       |    pointer   |
|img_data_V_read     | out |    1|   ap_fifo  |        img_data_V       |    pointer   |
|p_pyrS0_TDATA       | out |    8|    axis    | AXI_video_strm_V_data_V |    pointer   |
|p_pyrS0_TREADY      |  in |    1|    axis    | AXI_video_strm_V_data_V |    pointer   |
|p_pyrS0_TVALID      | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|p_pyrS0_TDEST       | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|p_pyrS0_TKEEP       | out |    1|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|p_pyrS0_TSTRB       | out |    1|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|p_pyrS0_TUSER       | out |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|p_pyrS0_TLAST       | out |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|p_pyrS0_TID         | out |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
+--------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i1"   --->   Operation 7 'alloca' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "store i1 true, i1* %tmp_user_V" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:186]   --->   Operation 10 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:186]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvars_iv = phi i10 [ %add_ln186, %loop_height_end ], [ -384, %._crit_edge ]" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:186]   --->   Operation 12 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%index_0 = phi i19 [ %index, %loop_height_end ], [ 0, %._crit_edge ]"   --->   Operation 13 'phi' 'index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %loop_height_end ], [ 0, %._crit_edge ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 15 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.66ns)   --->   "%icmp_ln186 = icmp eq i9 %i_0, -32" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:186]   --->   Operation 16 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:186]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln186, label %2, label %loop_height_begin" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:186]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:186]   --->   Operation 19 'specloopname' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:186]   --->   Operation 20 'specregionbegin' 'tmp' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.16ns)   --->   "%index = add i19 %index_0, 640" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:203]   --->   Operation 21 'add' 'index' <Predicate = (!icmp_ln186)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:187]   --->   Operation 22 'br' <Predicate = (!icmp_ln186)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (icmp_ln186)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%index_assign = phi i19 [ %index_0, %loop_height_begin ], [ %add_ln203, %loop_width ]" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:203]   --->   Operation 24 'phi' 'index_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ 0, %loop_height_begin ], [ %j, %loop_width ]"   --->   Operation 25 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i19 %index_assign to i10" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:187]   --->   Operation 27 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln187 = icmp eq i10 %trunc_ln187, %indvars_iv" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:187]   --->   Operation 28 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.73ns)   --->   "%j = add i10 1, %j_0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:187]   --->   Operation 29 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %loop_height_end, label %loop_width" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:187]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.77ns)   --->   "%axi_last_V = icmp eq i10 %j_0, -385" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:197]   --->   Operation 31 'icmp' 'axi_last_V' <Predicate = (!icmp_ln187)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (2.16ns)   --->   "%add_ln203 = add i19 %index_assign, 1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:203]   --->   Operation 32 'add' 'add_ln203' <Predicate = (!icmp_ln187)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i1* %tmp_user_V" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:208]   --->   Operation 33 'load' 'tmp_user_V_load' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (3.63ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_V)" [D:/Data/fpga/xfopencv-master/include\common/xf_structs.h:621->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:70->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:83->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:202]   --->   Operation 34 'read' 'tmp_V' <Predicate = (!icmp_ln187)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_4 : Operation 35 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i8 %tmp_V, i1 true, i1 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:208]   --->   Operation 35 'write' <Predicate = (!icmp_ln187)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 36 [1/1] (1.76ns)   --->   "store i1 false, i1* %tmp_user_V" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:187]   --->   Operation 36 'store' <Predicate = (!icmp_ln187)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:187]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:187]   --->   Operation 38 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:189]   --->   Operation 39 'specpipeline' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_5 : Operation 40 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i8 %tmp_V, i1 true, i1 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:208]   --->   Operation 40 'write' <Predicate = (!icmp_ln187)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_1)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:209]   --->   Operation 41 'specregionend' 'empty' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:187]   --->   Operation 42 'br' <Predicate = (!icmp_ln187)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.73>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:210]   --->   Operation 43 'specregionend' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln186 = add i10 %indvars_iv, -384" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:186]   --->   Operation 44 'add' 'add_ln186' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "br label %0" [D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:186]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_user_V            (alloca           ) [ 0111111]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
store_ln186           (store            ) [ 0000000]
br_ln186              (br               ) [ 0111111]
indvars_iv            (phi              ) [ 0011111]
index_0               (phi              ) [ 0011110]
i_0                   (phi              ) [ 0010000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
icmp_ln186            (icmp             ) [ 0011111]
i                     (add              ) [ 0111111]
br_ln186              (br               ) [ 0000000]
specloopname_ln186    (specloopname     ) [ 0000000]
tmp                   (specregionbegin  ) [ 0001111]
index                 (add              ) [ 0111111]
br_ln187              (br               ) [ 0011111]
ret_ln0               (ret              ) [ 0000000]
index_assign          (phi              ) [ 0001000]
j_0                   (phi              ) [ 0001000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
trunc_ln187           (trunc            ) [ 0000000]
icmp_ln187            (icmp             ) [ 0011111]
j                     (add              ) [ 0011111]
br_ln187              (br               ) [ 0000000]
axi_last_V            (icmp             ) [ 0001110]
add_ln203             (add              ) [ 0011111]
tmp_user_V_load       (load             ) [ 0001010]
tmp_V                 (read             ) [ 0001010]
store_ln187           (store            ) [ 0000000]
specloopname_ln187    (specloopname     ) [ 0000000]
tmp_1                 (specregionbegin  ) [ 0000000]
specpipeline_ln189    (specpipeline     ) [ 0000000]
write_ln208           (write            ) [ 0000000]
empty                 (specregionend    ) [ 0000000]
br_ln187              (br               ) [ 0011111]
empty_23              (specregionend    ) [ 0000000]
add_ln186             (add              ) [ 0111111]
br_ln186              (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_user_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_V_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="0" index="3" bw="1" slack="0"/>
<pin id="97" dir="0" index="4" bw="1" slack="0"/>
<pin id="98" dir="0" index="5" bw="1" slack="0"/>
<pin id="99" dir="0" index="6" bw="1" slack="0"/>
<pin id="100" dir="0" index="7" bw="1" slack="0"/>
<pin id="101" dir="0" index="8" bw="8" slack="0"/>
<pin id="102" dir="0" index="9" bw="1" slack="0"/>
<pin id="103" dir="0" index="10" bw="1" slack="0"/>
<pin id="104" dir="0" index="11" bw="1" slack="0"/>
<pin id="105" dir="0" index="12" bw="1" slack="1"/>
<pin id="106" dir="0" index="13" bw="1" slack="0"/>
<pin id="107" dir="0" index="14" bw="1" slack="0"/>
<pin id="108" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln208/4 "/>
</bind>
</comp>

<comp id="122" class="1005" name="indvars_iv_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="1"/>
<pin id="124" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvars_iv_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="10" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="index_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="19" slack="1"/>
<pin id="136" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="index_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="index_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="19" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_0/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="1"/>
<pin id="148" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="index_assign_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="19" slack="2147483647"/>
<pin id="159" dir="1" index="1" bw="19" slack="2147483647"/>
</pin_list>
<bind>
<opset="index_assign (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="index_assign_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="19" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="19" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_assign/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="j_0_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="1"/>
<pin id="169" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="10" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln186_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln186_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="9" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="index_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="19" slack="0"/>
<pin id="197" dir="0" index="1" bw="11" slack="0"/>
<pin id="198" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln187_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="19" slack="0"/>
<pin id="203" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln187/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln187_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="10" slack="1"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="j_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="10" slack="0"/>
<pin id="214" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="axi_last_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="10" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last_V/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln203_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="19" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_user_V_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="3"/>
<pin id="231" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_load/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln187_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="3"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln186_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="2"/>
<pin id="240" dir="0" index="1" bw="10" slack="0"/>
<pin id="241" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/6 "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_user_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="251" class="1005" name="icmp_ln186_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="260" class="1005" name="index_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="19" slack="0"/>
<pin id="262" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln187_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln187 "/>
</bind>
</comp>

<comp id="269" class="1005" name="j_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="274" class="1005" name="axi_last_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

<comp id="279" class="1005" name="add_ln203_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="19" slack="0"/>
<pin id="281" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_user_V_load_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_V_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="294" class="1005" name="add_ln186_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="1"/>
<pin id="296" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln186 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="68" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="109"><net_src comp="70" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="92" pin=5"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="92" pin=7"/></net>

<net id="117"><net_src comp="86" pin="2"/><net_sink comp="92" pin=8"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="92" pin=9"/></net>

<net id="119"><net_src comp="72" pin="0"/><net_sink comp="92" pin=10"/></net>

<net id="120"><net_src comp="72" pin="0"/><net_sink comp="92" pin=13"/></net>

<net id="121"><net_src comp="72" pin="0"/><net_sink comp="92" pin=14"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="166"><net_src comp="134" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="150" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="150" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="138" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="56" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="160" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="122" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="62" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="171" pin="4"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="171" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="64" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="160" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="66" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="92" pin=11"/></net>

<net id="237"><net_src comp="74" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="122" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="82" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="254"><net_src comp="183" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="189" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="263"><net_src comp="195" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="268"><net_src comp="205" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="211" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="277"><net_src comp="217" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="92" pin=12"/></net>

<net id="282"><net_src comp="223" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="287"><net_src comp="229" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="92" pin=11"/></net>

<net id="292"><net_src comp="86" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="92" pin=8"/></net>

<net id="297"><net_src comp="238" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="126" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {5 }
	Port: AXI_video_strm_V_keep_V | {5 }
	Port: AXI_video_strm_V_strb_V | {5 }
	Port: AXI_video_strm_V_user_V | {5 }
	Port: AXI_video_strm_V_last_V | {5 }
	Port: AXI_video_strm_V_id_V | {5 }
	Port: AXI_video_strm_V_dest_V | {5 }
 - Input state : 
	Port: xfMat2AXIvideo87 : img_data_V | {4 }
	Port: xfMat2AXIvideo87 : AXI_video_strm_V_data_V | {}
	Port: xfMat2AXIvideo87 : AXI_video_strm_V_keep_V | {}
	Port: xfMat2AXIvideo87 : AXI_video_strm_V_strb_V | {}
	Port: xfMat2AXIvideo87 : AXI_video_strm_V_user_V | {}
	Port: xfMat2AXIvideo87 : AXI_video_strm_V_last_V | {}
	Port: xfMat2AXIvideo87 : AXI_video_strm_V_id_V | {}
	Port: xfMat2AXIvideo87 : AXI_video_strm_V_dest_V | {}
  - Chain level:
	State 1
		store_ln186 : 1
	State 2
		icmp_ln186 : 1
		i : 1
		br_ln186 : 2
		index : 1
	State 3
		trunc_ln187 : 1
		icmp_ln187 : 2
		j : 1
		br_ln187 : 3
		axi_last_V : 1
		add_ln203 : 1
	State 4
	State 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      i_fu_189      |    0    |    15   |
|          |    index_fu_195    |    0    |    26   |
|    add   |      j_fu_211      |    0    |    14   |
|          |  add_ln203_fu_223  |    0    |    26   |
|          |  add_ln186_fu_238  |    0    |    14   |
|----------|--------------------|---------|---------|
|          |  icmp_ln186_fu_183 |    0    |    13   |
|   icmp   |  icmp_ln187_fu_205 |    0    |    13   |
|          |  axi_last_V_fu_217 |    0    |    13   |
|----------|--------------------|---------|---------|
|   read   |  tmp_V_read_fu_86  |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_92  |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  | trunc_ln187_fu_201 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   134   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln186_reg_294   |   10   |
|   add_ln203_reg_279   |   19   |
|   axi_last_V_reg_274  |    1   |
|      i_0_reg_146      |    9   |
|       i_reg_255       |    9   |
|   icmp_ln186_reg_251  |    1   |
|   icmp_ln187_reg_265  |    1   |
|    index_0_reg_134    |   19   |
|  index_assign_reg_157 |   19   |
|     index_reg_260     |   19   |
|   indvars_iv_reg_122  |   10   |
|      j_0_reg_167      |   10   |
|       j_reg_269       |   10   |
|     tmp_V_reg_289     |    8   |
|tmp_user_V_load_reg_284|    1   |
|   tmp_user_V_reg_244  |    1   |
+-----------------------+--------+
|         Total         |   147  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_92  |  p8  |   2  |   8  |   16   ||    9    |
|   grp_write_fu_92  |  p11 |   2  |   1  |    2   ||    9    |
| indvars_iv_reg_122 |  p0  |   2  |  10  |   20   ||    9    |
|   index_0_reg_134  |  p0  |   2  |  19  |   38   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   76   ||  7.076  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   134  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   147  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   147  |   170  |
+-----------+--------+--------+--------+
