##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CSync(0)_PAD
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for XBee_IntClock
		4.4::Critical Path Report for dark_clock
		4.5::Critical Path Report for dc_motor_clock
		4.6::Critical Path Report for hall_clock
		4.7::Critical Path Report for hall_clock_1
		4.8::Critical Path Report for servo_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. XBee_IntClock:R)
		5.2::Critical Path Report for (dc_motor_clock:R vs. dc_motor_clock:R)
		5.3::Critical Path Report for (hall_clock:R vs. hall_clock:R)
		5.4::Critical Path Report for (servo_clock:R vs. servo_clock:R)
		5.5::Critical Path Report for (XBee_IntClock:R vs. XBee_IntClock:R)
		5.6::Critical Path Report for (hall_clock_1:R vs. hall_clock_1:R)
		5.7::Critical Path Report for (dark_clock:R vs. dark_clock:R)
		5.8::Critical Path Report for (CSync(0)_PAD:R vs. dark_clock:R)
		5.9::Critical Path Report for (CSync(0)_PAD:F vs. dark_clock:R)
		5.10::Critical Path Report for (CSync(0)_PAD:R vs. CSync(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CSync(0)_PAD    | Frequency: 87.71 MHz  | Target: 100.00 MHz  | 
Clock: CyBUS_CLK       | Frequency: 59.24 MHz  | Target: 24.00 MHz   | 
Clock: CyILO           | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO           | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK    | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT       | N/A                   | Target: 24.00 MHz   | 
Clock: XBee_IntClock   | Frequency: 56.96 MHz  | Target: 0.92 MHz    | 
Clock: dark_clock      | Frequency: 38.68 MHz  | Target: 12.00 MHz   | 
Clock: dc_motor_clock  | Frequency: 63.05 MHz  | Target: 8.00 MHz    | 
Clock: hall_clock      | Frequency: 38.72 MHz  | Target: 1.00 MHz    | 
Clock: hall_clock_1    | Frequency: 37.23 MHz  | Target: 0.00 MHz    | 
Clock: servo_clock     | Frequency: 63.46 MHz  | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CSync(0)_PAD    CSync(0)_PAD    10000            -1402       N/A              N/A         N/A              N/A         N/A              N/A         
CSync(0)_PAD    dark_clock      3333.33          -40860      N/A              N/A         N/A              N/A         1666.67          -34626      
CyBUS_CLK       XBee_IntClock   41666.7          24787       N/A              N/A         N/A              N/A         N/A              N/A         
XBee_IntClock   XBee_IntClock   1.08333e+006     1065776     N/A              N/A         N/A              N/A         N/A              N/A         
dark_clock      dark_clock      83333.3          57483       N/A              N/A         N/A              N/A         N/A              N/A         
dc_motor_clock  dc_motor_clock  125000           109140      N/A              N/A         N/A              N/A         N/A              N/A         
hall_clock      hall_clock      1e+006           974171      N/A              N/A         N/A              N/A         N/A              N/A         
hall_clock_1    hall_clock_1    1e+009           999973140   N/A              N/A         N/A              N/A         N/A              N/A         
servo_clock     servo_clock     1e+006           984243      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name           Setup to Clk  Clock Name:Phase  
------------------  ------------  ----------------  
CSync(0)_PAD        36292         dark_clock:R      
Hall_Sensor(0)_PAD  22994         hall_clock:R      
VSync(0)_PAD        3306          CSync(0)_PAD:R    


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
Servo(0)_PAD     23883         servo_clock:R     
Throttle(0)_PAD  24373         dc_motor_clock:R  
Tx_1(0)_PAD      28955         XBee_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
Hall_Sensor(0)_PAD  Hall_LED(0)_PAD          33216  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CSync(0)_PAD
******************************************
Clock: CSync(0)_PAD
Frequency: 87.71 MHz | Target: 100.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Net_104_1/q
Path End       : Net_104_7/main_7
Capture Clock  : Net_104_7/clock_0
Path slack     : -1402p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        6964
-------------------------------------   ----- 
End-of-path arrival time (ps)           20502
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell40   1250  14788  -1402  RISE       1
Net_104_7/main_7  macrocell34   5714  20502  -1402  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell34   5257  12611  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.24 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24787p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13410
-------------------------------------   ----- 
End-of-path arrival time (ps)           13410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9         2133   2133  24787  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell7      5620   7753  24787  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell7      3350  11103  24787  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2307  13410  24787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for XBee_IntClock
*******************************************
Clock: XBee_IntClock
Frequency: 56.96 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065776p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q                      macrocell21     1250   1250  1065776  RISE       1
\XBee:BUART:counter_load_not\/main_3           macrocell3      4476   5726  1065776  RISE       1
\XBee:BUART:counter_load_not\/q                macrocell3      3350   9076  1065776  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11367  1065776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for dark_clock
****************************************
Clock: dark_clock
Frequency: 38.68 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57483p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21620
-------------------------------------   ----- 
End-of-path arrival time (ps)           21620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   3970   9890  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15020  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15020  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  18320  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  18320  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  21620  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  21620  57483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for dc_motor_clock
********************************************
Clock: dc_motor_clock
Frequency: 63.05 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:runmode_enable\/q
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                  -4230
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11630
-------------------------------------   ----- 
End-of-path arrival time (ps)           11630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:runmode_enable\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:runmode_enable\/q         macrocell54      1250   1250  109140  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell14   5250   6500  109140  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell14   5130  11630  109140  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell15      0  11630  109140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell15      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for hall_clock
****************************************
Clock: hall_clock
Frequency: 38.72 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 974171p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                        995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21599
-------------------------------------   ----- 
End-of-path arrival time (ps)           21599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3949   9869  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14999  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14999  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18299  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18299  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21599  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21599  974171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell13      0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for hall_clock_1
******************************************
Clock: hall_clock_1
Frequency: 37.23 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -4230
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22630
-------------------------------------   ----- 
End-of-path arrival time (ps)           22630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   4980  10900  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell16   5130  16030  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell17      0  16030  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell17   3300  19330  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell18      0  19330  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell18   3300  22630  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell19      0  22630  999973140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell19      0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for servo_clock
*****************************************
Clock: servo_clock
Frequency: 63.46 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984243p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11527
-------------------------------------   ----- 
End-of-path arrival time (ps)           11527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2897   6397  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11527  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11527  984243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. XBee_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24787p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13410
-------------------------------------   ----- 
End-of-path arrival time (ps)           13410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9         2133   2133  24787  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell7      5620   7753  24787  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell7      3350  11103  24787  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2307  13410  24787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (dc_motor_clock:R vs. dc_motor_clock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:runmode_enable\/q
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                  -4230
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11630
-------------------------------------   ----- 
End-of-path arrival time (ps)           11630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:runmode_enable\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:runmode_enable\/q         macrocell54      1250   1250  109140  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell14   5250   6500  109140  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell14   5130  11630  109140  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell15      0  11630  109140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell15      0      0  RISE       1


5.3::Critical Path Report for (hall_clock:R vs. hall_clock:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 974171p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                        995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21599
-------------------------------------   ----- 
End-of-path arrival time (ps)           21599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3949   9869  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14999  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14999  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18299  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18299  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21599  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21599  974171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell13      0      0  RISE       1


5.4::Critical Path Report for (servo_clock:R vs. servo_clock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984243p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11527
-------------------------------------   ----- 
End-of-path arrival time (ps)           11527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2897   6397  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11527  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11527  984243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1


5.5::Critical Path Report for (XBee_IntClock:R vs. XBee_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065776p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q                      macrocell21     1250   1250  1065776  RISE       1
\XBee:BUART:counter_load_not\/main_3           macrocell3      4476   5726  1065776  RISE       1
\XBee:BUART:counter_load_not\/q                macrocell3      3350   9076  1065776  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11367  1065776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (hall_clock_1:R vs. hall_clock_1:R)
*****************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -4230
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22630
-------------------------------------   ----- 
End-of-path arrival time (ps)           22630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   4980  10900  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell16   5130  16030  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell17      0  16030  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell17   3300  19330  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell18      0  19330  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell18   3300  22630  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell19      0  22630  999973140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell19      0      0  RISE       1


5.7::Critical Path Report for (dark_clock:R vs. dark_clock:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 57483p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -4230
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21620
-------------------------------------   ----- 
End-of-path arrival time (ps)           21620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   3970   9890  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  15020  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  15020  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  18320  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  18320  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  21620  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  21620  57483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1


5.8::Critical Path Report for (CSync(0)_PAD:R vs. dark_clock:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -40860p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                       26424
-------------------------------------   ----- 
End-of-path arrival time (ps)           39963
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_1/q                                      macrocell40     1250  14788  -40860  RISE       1
Net_278/main_7                                   macrocell1      5714  20502  -40860  RISE       1
Net_278/q                                        macrocell1      3350  23852  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell4   4381  28233  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  33363  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  33363  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  36663  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  36663  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  39963  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  39963  -40860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1


5.9::Critical Path Report for (CSync(0)_PAD:F vs. dark_clock:R)
***************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : CSync(0)_PAD
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -34626p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CSync(0)_PAD:F#17 vs. dark_clock:R#3)    6667
- Setup time                                            -4230
-----------------------------------------------------   ----- 
End-of-path required time (ps)                           2437

Launch Clock Arrival Time                    5000
+ Clock path delay                          0
+ Data path delay                       32062
-------------------------------------   ----- 
End-of-path arrival time (ps)           37062
 
Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
CSync(0)_PAD                                     Design             0   5000    COMP  FALL       1
CSync(0)/pad_in                                  iocell12           0   5000    COMP  FALL       1
CSync(0)/fb                                      iocell12        7354  12354    COMP  FALL       1
Net_278/main_0                                   macrocell1      5248  17602  -34626  FALL       1
Net_278/q                                        macrocell1      3350  20952  -34626  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell4   4381  25332  -34626  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  30462  -34626  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  30462  -34626  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  33762  -34626  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  33762  -34626  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  37062  -34626  FALL       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  37062  -34626  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1


5.10::Critical Path Report for (CSync(0)_PAD:R vs. CSync(0)_PAD:R)
******************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_7/main_7
Capture Clock  : Net_104_7/clock_0
Path slack     : -1402p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        6964
-------------------------------------   ----- 
End-of-path arrival time (ps)           20502
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell40   1250  14788  -1402  RISE       1
Net_104_7/main_7  macrocell34   5714  20502  -1402  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell34   5257  12611  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -40860p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                       26424
-------------------------------------   ----- 
End-of-path arrival time (ps)           39963
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_1/q                                      macrocell40     1250  14788  -40860  RISE       1
Net_278/main_7                                   macrocell1      5714  20502  -40860  RISE       1
Net_278/q                                        macrocell1      3350  23852  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell4   4381  28233  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  33363  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  33363  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  36663  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  36663  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  39963  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  39963  -40860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -37560p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                       23124
-------------------------------------   ----- 
End-of-path arrival time (ps)           36663
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_1/q                                      macrocell40     1250  14788  -40860  RISE       1
Net_278/main_7                                   macrocell1      5714  20502  -40860  RISE       1
Net_278/q                                        macrocell1      3350  23852  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell4   4381  28233  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  33363  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  33363  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  36663  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  36663  -37560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -34260p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -897

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                       19824
-------------------------------------   ----- 
End-of-path arrival time (ps)           33363
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_1/q                                      macrocell40     1250  14788  -40860  RISE       1
Net_278/main_7                                   macrocell1      5714  20502  -40860  RISE       1
Net_278/q                                        macrocell1      3350  23852  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell4   4381  28233  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  33363  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  33363  -34260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -30960p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                       14694
-------------------------------------   ----- 
End-of-path arrival time (ps)           28233
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_1/q                                      macrocell40     1250  14788  -40860  RISE       1
Net_278/main_7                                   macrocell1      5714  20502  -40860  RISE       1
Net_278/q                                        macrocell1      3350  23852  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell4   4381  28233  -30960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -30959p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                       14694
-------------------------------------   ----- 
End-of-path arrival time (ps)           28232
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_1/q                                      macrocell40     1250  14788  -40860  RISE       1
Net_278/main_7                                   macrocell1      5714  20502  -40860  RISE       1
Net_278/q                                        macrocell1      3350  23852  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell5   4380  28232  -30959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -29881p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                       13616
-------------------------------------   ----- 
End-of-path arrival time (ps)           27155
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_1/q                                      macrocell40     1250  14788  -40860  RISE       1
Net_278/main_7                                   macrocell1      5714  20502  -40860  RISE       1
Net_278/q                                        macrocell1      3350  23852  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell7   3302  27155  -29881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -29872p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         -2727

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                       13607
-------------------------------------   ----- 
End-of-path arrival time (ps)           27146
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_104_1/q                                      macrocell40     1250  14788  -40860  RISE       1
Net_278/main_7                                   macrocell1      5714  20502  -40860  RISE       1
Net_278/q                                        macrocell1      3350  23852  -40860  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell6   3293  27146  -29872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : MODIN6_1/main_0
Capture Clock  : MODIN6_1/clock_0
Path slack     : -28402p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -177

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                       14687
-------------------------------------   ----- 
End-of-path arrival time (ps)           28226
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_104_1/q      macrocell40   1250  14788  -40860  RISE       1
Net_278/main_7   macrocell1    5714  20502  -40860  RISE       1
Net_278/q        macrocell1    3350  23852  -40860  RISE       1
MODIN6_1/main_0  macrocell43   4373  28226  -28402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : MODIN6_0/main_0
Capture Clock  : MODIN6_0/clock_0
Path slack     : -28384p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -177

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                       14669
-------------------------------------   ----- 
End-of-path arrival time (ps)           28207
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_104_1/q      macrocell40   1250  14788  -40860  RISE       1
Net_278/main_7   macrocell1    5714  20502  -40860  RISE       1
Net_278/q        macrocell1    3350  23852  -40860  RISE       1
MODIN6_0/main_0  macrocell44   4355  28207  -28384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : \Dark_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Dark_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : -28384p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)    3333
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -177

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                       14669
-------------------------------------   ----- 
End-of-path arrival time (ps)           28207
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_104_1/q                                 macrocell40   1250  14788  -40860  RISE       1
Net_278/main_7                              macrocell1    5714  20502  -40860  RISE       1
Net_278/q                                   macrocell1    3350  23852  -40860  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/main_0  macrocell45   4355  28207  -28384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : \Dark_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Dark_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : -23818p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CSync(0)_PAD:R#9 vs. dark_clock:R#2)   3333
- Recovery time                                           0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         3333

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                       13613
-------------------------------------   ----- 
End-of-path arrival time (ps)           27152
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_104_1/q                                macrocell40    1250  14788  -40860  RISE       1
Net_278/main_7                             macrocell1     5714  20502  -40860  RISE       1
Net_278/q                                  macrocell1     3350  23852  -40860  RISE       1
\Dark_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell3   3299  27152  -23818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_7/main_7
Capture Clock  : Net_104_7/clock_0
Path slack     : -1402p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        6964
-------------------------------------   ----- 
End-of-path arrival time (ps)           20502
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell40   1250  14788  -1402  RISE       1
Net_104_7/main_7  macrocell34   5714  20502  -1402  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell34   5257  12611  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_6/main_6
Capture Clock  : Net_104_6/clock_0
Path slack     : -1402p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        6964
-------------------------------------   ----- 
End-of-path arrival time (ps)           20502
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell40   1250  14788  -1402  RISE       1
Net_104_6/main_6  macrocell35   5714  20502  -1402  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell35   5257  12611  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_5/main_5
Capture Clock  : Net_104_5/clock_0
Path slack     : 526p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        5964
-------------------------------------   ----- 
End-of-path arrival time (ps)           19502
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell40   1250  14788  -1402  RISE       1
Net_104_5/main_5  macrocell36   4714  19502    526  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell36   6184  13538  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_1/main_1
Capture Clock  : Net_104_1/clock_0
Path slack     : 526p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        5964
-------------------------------------   ----- 
End-of-path arrival time (ps)           19502
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell40   1250  14788  -1402  RISE       1
Net_104_1/main_1  macrocell40   4714  19502    526  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_7/main_8
Capture Clock  : Net_104_7/clock_0
Path slack     : 618p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        4944
-------------------------------------   ----- 
End-of-path arrival time (ps)           18483
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell41   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell41   1250  14788    618  RISE       1
Net_104_7/main_8  macrocell34   3694  18483    618  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell34   5257  12611  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_6/main_7
Capture Clock  : Net_104_6/clock_0
Path slack     : 618p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        4944
-------------------------------------   ----- 
End-of-path arrival time (ps)           18483
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell41   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell41   1250  14788    618  RISE       1
Net_104_6/main_7  macrocell35   3694  18483    618  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell35   5257  12611  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_7/main_5
Capture Clock  : Net_104_7/clock_0
Path slack     : 625p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        4937
-------------------------------------   ----- 
End-of-path arrival time (ps)           18476
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell38   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell38   1250  14788    625  RISE       1
Net_104_7/main_5  macrocell34   3687  18476    625  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell34   5257  12611  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_6/main_4
Capture Clock  : Net_104_6/clock_0
Path slack     : 625p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        4937
-------------------------------------   ----- 
End-of-path arrival time (ps)           18476
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell38   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell38   1250  14788    625  RISE       1
Net_104_6/main_4  macrocell35   3687  18476    625  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell35   5257  12611  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_7/main_6
Capture Clock  : Net_104_7/clock_0
Path slack     : 626p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        4936
-------------------------------------   ----- 
End-of-path arrival time (ps)           18475
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell39   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell39   1250  14788    626  RISE       1
Net_104_7/main_6  macrocell34   3686  18475    626  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell34   5257  12611  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_6/main_5
Capture Clock  : Net_104_6/clock_0
Path slack     : 626p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        4936
-------------------------------------   ----- 
End-of-path arrival time (ps)           18475
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell39   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell39   1250  14788    626  RISE       1
Net_104_6/main_5  macrocell35   3686  18475    626  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell35   5257  12611  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_4/q
Path End       : Net_104_7/main_4
Capture Clock  : Net_104_7/clock_0
Path slack     : 627p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        4935
-------------------------------------   ----- 
End-of-path arrival time (ps)           18473
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell37   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_4/q       macrocell37   1250  14788    627  RISE       1
Net_104_7/main_4  macrocell34   3685  18473    627  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell34   5257  12611  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_4/q
Path End       : Net_104_6/main_3
Capture Clock  : Net_104_6/clock_0
Path slack     : 627p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        4935
-------------------------------------   ----- 
End-of-path arrival time (ps)           18473
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell37   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_4/q       macrocell37   1250  14788    627  RISE       1
Net_104_6/main_3  macrocell35   3685  18473    627  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell35   5257  12611  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_5/q
Path End       : Net_104_7/main_3
Capture Clock  : Net_104_7/clock_0
Path slack     : 892p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        4671
-------------------------------------   ----- 
End-of-path arrival time (ps)           18209
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell36   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_5/q       macrocell36   1250  14788    892  RISE       1
Net_104_7/main_3  macrocell34   3421  18209    892  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell34   5257  12611  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_5/q
Path End       : Net_104_6/main_2
Capture Clock  : Net_104_6/clock_0
Path slack     : 892p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        4671
-------------------------------------   ----- 
End-of-path arrival time (ps)           18209
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell36   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_5/q       macrocell36   1250  14788    892  RISE       1
Net_104_6/main_2  macrocell35   3421  18209    892  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell35   5257  12611  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_4/main_4
Capture Clock  : Net_104_4/clock_0
Path slack     : 1952p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        4538
-------------------------------------   ----- 
End-of-path arrival time (ps)           18077
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell40   1250  14788  -1402  RISE       1
Net_104_4/main_4  macrocell37   3288  18077   1952  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell37   6184  13538  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_3/main_3
Capture Clock  : Net_104_3/clock_0
Path slack     : 1952p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        4538
-------------------------------------   ----- 
End-of-path arrival time (ps)           18077
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell40   1250  14788  -1402  RISE       1
Net_104_3/main_3  macrocell38   3288  18077   1952  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell38   6184  13538  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_1/q
Path End       : Net_104_2/main_2
Capture Clock  : Net_104_2/clock_0
Path slack     : 1952p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        4538
-------------------------------------   ----- 
End-of-path arrival time (ps)           18077
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_1/q       macrocell40   1250  14788  -1402  RISE       1
Net_104_2/main_2  macrocell39   3288  18077   1952  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell39   6184  13538  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_7/q
Path End       : Net_104_7/main_1
Capture Clock  : Net_104_7/clock_0
Path slack     : 2451p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      12611
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           16650
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell34   5257  12611  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_7/q       macrocell34   1250  13861   2451  RISE       1
Net_104_7/main_1  macrocell34   2789  16650   2451  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell34   5257  12611  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_4/main_5
Capture Clock  : Net_104_4/clock_0
Path slack     : 2638p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3852
-------------------------------------   ----- 
End-of-path arrival time (ps)           17391
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell41   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell41   1250  14788    618  RISE       1
Net_104_4/main_5  macrocell37   2602  17391   2638  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell37   6184  13538  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_3/main_4
Capture Clock  : Net_104_3/clock_0
Path slack     : 2638p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3852
-------------------------------------   ----- 
End-of-path arrival time (ps)           17391
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell41   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell41   1250  14788    618  RISE       1
Net_104_3/main_4  macrocell38   2602  17391   2638  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell38   6184  13538  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_2/main_3
Capture Clock  : Net_104_2/clock_0
Path slack     : 2638p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3852
-------------------------------------   ----- 
End-of-path arrival time (ps)           17391
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell41   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell41   1250  14788    618  RISE       1
Net_104_2/main_3  macrocell39   2602  17391   2638  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell39   6184  13538  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_5/main_6
Capture Clock  : Net_104_5/clock_0
Path slack     : 2646p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3844
-------------------------------------   ----- 
End-of-path arrival time (ps)           17383
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell41   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell41   1250  14788    618  RISE       1
Net_104_5/main_6  macrocell36   2594  17383   2646  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell36   6184  13538  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_1/main_2
Capture Clock  : Net_104_1/clock_0
Path slack     : 2646p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3844
-------------------------------------   ----- 
End-of-path arrival time (ps)           17383
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell41   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell41   1250  14788    618  RISE       1
Net_104_1/main_2  macrocell40   2594  17383   2646  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_1/clock_0                                 macrocell40   6184  13538  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_0/q
Path End       : Net_104_0/main_1
Capture Clock  : Net_104_0/clock_0
Path slack     : 2646p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3844
-------------------------------------   ----- 
End-of-path arrival time (ps)           17383
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell41   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_0/q       macrocell41   1250  14788    618  RISE       1
Net_104_0/main_1  macrocell41   2594  17383   2646  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_0/clock_0                                 macrocell41   6184  13538  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_6/q
Path End       : Net_104_7/main_2
Capture Clock  : Net_104_7/clock_0
Path slack     : 2649p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      12611
+ Data path delay                        3841
-------------------------------------   ----- 
End-of-path arrival time (ps)           16452
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell35   5257  12611  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_6/q       macrocell35   1250  13861   2649  RISE       1
Net_104_7/main_2  macrocell34   2591  16452   2649  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_7/clock_0                                 macrocell34   5257  12611  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_6/q
Path End       : Net_104_6/main_1
Capture Clock  : Net_104_6/clock_0
Path slack     : 2649p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       12611
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           19101

Launch Clock Arrival Time                       0
+ Clock path delay                      12611
+ Data path delay                        3841
-------------------------------------   ----- 
End-of-path arrival time (ps)           16452
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell35   5257  12611  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_6/q       macrocell35   1250  13861   2649  RISE       1
Net_104_6/main_1  macrocell35   2591  16452   2649  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_6/clock_0                                 macrocell35   5257  12611  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_4/main_2
Capture Clock  : Net_104_4/clock_0
Path slack     : 2650p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3840
-------------------------------------   ----- 
End-of-path arrival time (ps)           17378
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell38   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell38   1250  14788    625  RISE       1
Net_104_4/main_2  macrocell37   2590  17378   2650  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell37   6184  13538  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_3/main_1
Capture Clock  : Net_104_3/clock_0
Path slack     : 2650p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3840
-------------------------------------   ----- 
End-of-path arrival time (ps)           17378
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell38   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell38   1250  14788    625  RISE       1
Net_104_3/main_1  macrocell38   2590  17378   2650  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell38   6184  13538  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_3/q
Path End       : Net_104_5/main_3
Capture Clock  : Net_104_5/clock_0
Path slack     : 2652p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3838
-------------------------------------   ----- 
End-of-path arrival time (ps)           17376
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell38   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_3/q       macrocell38   1250  14788    625  RISE       1
Net_104_5/main_3  macrocell36   2588  17376   2652  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell36   6184  13538  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_5/main_4
Capture Clock  : Net_104_5/clock_0
Path slack     : 2654p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3836
-------------------------------------   ----- 
End-of-path arrival time (ps)           17374
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell39   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell39   1250  14788    626  RISE       1
Net_104_5/main_4  macrocell36   2586  17374   2654  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell36   6184  13538  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_4/main_3
Capture Clock  : Net_104_4/clock_0
Path slack     : 2655p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3835
-------------------------------------   ----- 
End-of-path arrival time (ps)           17374
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell39   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell39   1250  14788    626  RISE       1
Net_104_4/main_3  macrocell37   2585  17374   2655  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell37   6184  13538  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_3/main_2
Capture Clock  : Net_104_3/clock_0
Path slack     : 2655p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3835
-------------------------------------   ----- 
End-of-path arrival time (ps)           17374
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell39   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell39   1250  14788    626  RISE       1
Net_104_3/main_2  macrocell38   2585  17374   2655  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_3/clock_0                                 macrocell38   6184  13538  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_2/q
Path End       : Net_104_2/main_1
Capture Clock  : Net_104_2/clock_0
Path slack     : 2655p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3835
-------------------------------------   ----- 
End-of-path arrival time (ps)           17374
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell39   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_2/q       macrocell39   1250  14788    626  RISE       1
Net_104_2/main_1  macrocell39   2585  17374   2655  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_2/clock_0                                 macrocell39   6184  13538  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_4/q
Path End       : Net_104_5/main_2
Capture Clock  : Net_104_5/clock_0
Path slack     : 2656p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3834
-------------------------------------   ----- 
End-of-path arrival time (ps)           17372
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell37   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_4/q       macrocell37   1250  14788    627  RISE       1
Net_104_5/main_2  macrocell36   2584  17372   2656  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell36   6184  13538  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_4/q
Path End       : Net_104_4/main_1
Capture Clock  : Net_104_4/clock_0
Path slack     : 2659p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3831
-------------------------------------   ----- 
End-of-path arrival time (ps)           17369
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell37   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_4/q       macrocell37   1250  14788    627  RISE       1
Net_104_4/main_1  macrocell37   2581  17369   2659  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_4/clock_0                                 macrocell37   6184  13538  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104_5/q
Path End       : Net_104_5/main_1
Capture Clock  : Net_104_5/clock_0
Path slack     : 2919p

Capture Clock Arrival Time                                   0
+ Clock path delay                                       13538
+ Cycle adjust (CSync(0)_PAD:R#1 vs. CSync(0)_PAD:R#2)   10000
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           20028

Launch Clock Arrival Time                       0
+ Clock path delay                      13538
+ Data path delay                        3571
-------------------------------------   ----- 
End-of-path arrival time (ps)           17110
 
Launch Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell36   6184  13538  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_104_5/q       macrocell36   1250  14788    892  RISE       1
Net_104_5/main_1  macrocell36   2321  17110   2919  RISE       1

Capture Clock Path
pin name                                          model name   delay     AT  edge  Fanout
------------------------------------------------  -----------  -----  -----  ----  ------
CSync(0)_PAD                                      Design           0      0  RISE       1
CSync(0)/pad_in                                   iocell12         0      0  RISE       1
CSync(0)/fb                                       iocell12      7354   7354  RISE       1
Net_104_5/clock_0                                 macrocell36   6184  13538  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24787p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13410
-------------------------------------   ----- 
End-of-path arrival time (ps)           13410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell9         2133   2133  24787  RISE       1
\XBee:BUART:rx_postpoll\/main_1         macrocell7      5620   7753  24787  RISE       1
\XBee:BUART:rx_postpoll\/q              macrocell7      3350  11103  24787  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2307  13410  24787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:pollcount_1\/main_3
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 29642p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2133   2133  24787  RISE       1
\XBee:BUART:pollcount_1\/main_3  macrocell30   6382   8515  29642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:pollcount_0\/main_2
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 29642p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2133   2133  24787  RISE       1
\XBee:BUART:pollcount_0\/main_2  macrocell31   6382   8515  29642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_status_3\/main_6
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 29642p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell9       2133   2133  24787  RISE       1
\XBee:BUART:rx_status_3\/main_6  macrocell32   6382   8515  29642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_last\/main_0
Capture Clock  : \XBee:BUART:rx_last\/clock_0
Path slack     : 29642p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell9       2133   2133  24787  RISE       1
\XBee:BUART:rx_last\/main_0  macrocell33   6382   8515  29642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_last\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_state_0\/main_9
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 30404p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7753
-------------------------------------   ---- 
End-of-path arrival time (ps)           7753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell9       2133   2133  24787  RISE       1
\XBee:BUART:rx_state_0\/main_9  macrocell24   5620   7753  30404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBee:BUART:rx_state_2\/main_8
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 30436p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. XBee_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7721
-------------------------------------   ---- 
End-of-path arrival time (ps)           7721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell9             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell9       2133   2133  24787  RISE       1
\XBee:BUART:rx_state_2\/main_8  macrocell27   5588   7721  30436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Dark_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 65053p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17781
-------------------------------------   ----- 
End-of-path arrival time (ps)           17781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell4    760    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell5      0    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell5   1210   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell6      0   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell6   1210   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell7      0   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell7   2740   5920  57483  RISE       1
\Dark_Timer:TimerUDB:status_tc\/main_1         macrocell12     2910   8830  65053  RISE       1
\Dark_Timer:TimerUDB:status_tc\/q              macrocell12     3350  12180  65053  RISE       1
\Dark_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    5601  17781  65053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN6_1/main_1
Capture Clock  : MODIN6_1/clock_0
Path slack     : 66091p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13732
-------------------------------------   ----- 
End-of-path arrival time (ps)           13732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  63524  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    3909   5119  66091  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   8469  66091  RISE       1
MODIN6_1/main_1                                           macrocell43    5263  13732  66091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 66462p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13741
-------------------------------------   ----- 
End-of-path arrival time (ps)           13741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63524  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11     3909   5119  66091  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11     3350   8469  66091  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell5   5272  13741  66462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN6_0/main_1
Capture Clock  : MODIN6_0/clock_0
Path slack     : 67084p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12740
-------------------------------------   ----- 
End-of-path arrival time (ps)           12740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  63524  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    3909   5119  66091  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   8469  66091  RISE       1
MODIN6_0/main_1                                           macrocell44    4270  12740  67084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Dark_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 67084p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12740
-------------------------------------   ----- 
End-of-path arrival time (ps)           12740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  63524  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    3909   5119  66091  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   8469  66091  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/main_1                macrocell45    4270  12740  67084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 67382p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9892
-------------------------------------   ---- 
End-of-path arrival time (ps)           9892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell5   3972   9892  67382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 67383p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9890
-------------------------------------   ---- 
End-of-path arrival time (ps)           9890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   3970   9890  67383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 67438p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12765
-------------------------------------   ----- 
End-of-path arrival time (ps)           12765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63524  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11     3909   5119  66091  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11     3350   8469  66091  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell4   4296  12765  67438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 67548p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12655
-------------------------------------   ----- 
End-of-path arrival time (ps)           12655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63524  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11     3909   5119  66091  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11     3350   8469  66091  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell6   4186  12655  67548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell6       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 68109p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3130
--------------------------------------------------   ----- 
End-of-path required time (ps)                       80203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63524  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11     3909   5119  66091  RISE       1
\Dark_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11     3350   8469  66091  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell7   3624  12094  68109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 68459p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell6   2894   8814  68459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell6       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 68460p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  57483  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell7   2894   8814  68460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 72169p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63524  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell7   3894   5104  72169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell7       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 72173p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5100
-------------------------------------   ---- 
End-of-path arrival time (ps)           5100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63524  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell6   3890   5100  72173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell6       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 73424p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63524  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell4   2639   3849  73424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 73429p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  63524  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell5   2635   3845  73429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_0/main_3
Capture Clock  : MODIN6_0/clock_0
Path slack     : 74407p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN6_0/q       macrocell44   1250   1250  74407  RISE       1
MODIN6_0/main_3  macrocell44   4167   5417  74407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : \Dark_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Dark_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 74407p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN6_0/q                                  macrocell44   1250   1250  74407  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/main_3  macrocell45   4167   5417  74407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_1/main_3
Capture Clock  : MODIN6_1/clock_0
Path slack     : 74971p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN6_0/q       macrocell44   1250   1250  74407  RISE       1
MODIN6_1/main_3  macrocell43   3602   4852  74971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_1/main_2
Capture Clock  : MODIN6_1/clock_0
Path slack     : 75780p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN6_1/q       macrocell43   1250   1250  75780  RISE       1
MODIN6_1/main_2  macrocell43   2793   4043  75780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_0/main_2
Capture Clock  : MODIN6_0/clock_0
Path slack     : 75784p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN6_1/q       macrocell43   1250   1250  75780  RISE       1
MODIN6_0/main_2  macrocell44   2790   4040  75784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : \Dark_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Dark_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75784p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN6_1/q                                  macrocell43   1250   1250  75780  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/main_2  macrocell45   2790   4040  75784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN6_0/main_4
Capture Clock  : MODIN6_0/clock_0
Path slack     : 75823p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  75823  RISE       1
MODIN6_0/main_4                                           macrocell44    2791   4001  75823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Dark_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Dark_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75823p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  75823  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/main_4                macrocell45    2791   4001  75823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN6_1/main_4
Capture Clock  : MODIN6_1/clock_0
Path slack     : 75824p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  75823  RISE       1
MODIN6_1/main_4                                           macrocell43    2789   3999  75824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN6_0/main_5
Capture Clock  : MODIN6_0/clock_0
Path slack     : 75970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  75970  RISE       1
MODIN6_0/main_5                                           macrocell44    2643   3853  75970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Dark_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Dark_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 75970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  75970  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/main_5                macrocell45    2643   3853  75970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN6_1/main_5
Capture Clock  : MODIN6_1/clock_0
Path slack     : 75981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  75970  RISE       1
MODIN6_1/main_5                                           macrocell43    2633   3843  75981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dark_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Dark_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Dark_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 78683p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (dark_clock:R#1 vs. dark_clock:R#2)   83333
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell45         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Dark_Timer:TimerUDB:capt_int_temp\/q         macrocell45    1250   1250  78683  RISE       1
\Dark_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2900   4150  78683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Dark_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:runmode_enable\/q
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                  -4230
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11630
-------------------------------------   ----- 
End-of-path arrival time (ps)           11630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:runmode_enable\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:runmode_enable\/q         macrocell54      1250   1250  109140  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell14   5250   6500  109140  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell14   5130  11630  109140  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell15      0  11630  109140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell15      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Throttle_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Throttle_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 111834p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12666
-------------------------------------   ----- 
End-of-path arrival time (ps)           12666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell14    760    760  109545  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell15      0    760  109545  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell15   2740   3500  109545  RISE       1
\Throttle_PWM:PWMUDB:status_2\/main_1          macrocell16      3513   7013  111834  RISE       1
\Throttle_PWM:PWMUDB:status_2\/q               macrocell16      3350  10363  111834  RISE       1
\Throttle_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2303  12666  111834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:genblk8:stsreg\/clock                 statusicell6        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:runmode_enable\/q
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 111889p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                  -6060
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7051
-------------------------------------   ---- 
End-of-path arrival time (ps)           7051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:runmode_enable\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:runmode_enable\/q         macrocell54      1250   1250  109140  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell15   5801   7051  111889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell15      0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:runmode_enable\/q
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112440p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                  -6060
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6500
-------------------------------------   ---- 
End-of-path arrival time (ps)           6500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:runmode_enable\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:runmode_enable\/q         macrocell54      1250   1250  109140  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell14   5250   6500  112440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112845p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                  -6060
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell14    760    760  109545  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell15      0    760  109545  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell15   2740   3500  109545  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell14   2595   6095  112845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112847p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                  -6060
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell14    760    760  109545  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell15      0    760  109545  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell15   2740   3500  109545  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell15   2593   6093  112847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell15      0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_105/main_1
Capture Clock  : Net_105/clock_0
Path slack     : 113710p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7780
-------------------------------------   ---- 
End-of-path arrival time (ps)           7780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell14   1520   1520  113710  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell15      0   1520  113710  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell15   2230   3750  113710  RISE       1
Net_105/main_1                                macrocell57      4030   7780  113710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_105/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Throttle_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Throttle_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 114638p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6852
-------------------------------------   ---- 
End-of-path arrival time (ps)           6852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell14   1520   1520  113710  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell15      0   1520  113710  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell15   2230   3750  113710  RISE       1
\Throttle_PWM:PWMUDB:prevCompare1\/main_0     macrocell55      3102   6852  114638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:prevCompare1\/clock_0                 macrocell55         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Throttle_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Throttle_PWM:PWMUDB:status_0\/clock_0
Path slack     : 114650p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6840
-------------------------------------   ---- 
End-of-path arrival time (ps)           6840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell14      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell14   1520   1520  113710  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell15      0   1520  113710  RISE       1
\Throttle_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell15   2230   3750  113710  RISE       1
\Throttle_PWM:PWMUDB:status_0\/main_1         macrocell56      3090   6840  114650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:status_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_105/main_0
Capture Clock  : Net_105/clock_0
Path slack     : 117634p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:runmode_enable\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:runmode_enable\/q  macrocell54   1250   1250  109140  RISE       1
Net_105/main_0                          macrocell57   2606   3856  117634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_105/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Throttle_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Throttle_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 117944p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  117944  RISE       1
\Throttle_PWM:PWMUDB:runmode_enable\/main_0      macrocell54    2336   3546  117944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:runmode_enable\/clock_0               macrocell54         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:prevCompare1\/q
Path End       : \Throttle_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Throttle_PWM:PWMUDB:status_0\/clock_0
Path slack     : 117956p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:prevCompare1\/clock_0                 macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:prevCompare1\/q   macrocell55   1250   1250  117956  RISE       1
\Throttle_PWM:PWMUDB:status_0\/main_0  macrocell56   2284   3534  117956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:status_0\/clock_0                     macrocell56         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Throttle_PWM:PWMUDB:status_0\/q
Path End       : \Throttle_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Throttle_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 120942p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (dc_motor_clock:R#1 vs. dc_motor_clock:R#2)   125000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:status_0\/clock_0                     macrocell56         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Throttle_PWM:PWMUDB:status_0\/q               macrocell56    1250   1250  120942  RISE       1
\Throttle_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2308   3558  120942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Throttle_PWM:PWMUDB:genblk8:stsreg\/clock                 statusicell6        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 974171p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                        995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21599
-------------------------------------   ----- 
End-of-path arrival time (ps)           21599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3949   9869  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14999  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14999  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18299  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18299  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21599  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21599  974171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell13      0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 977471p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                        995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18299
-------------------------------------   ----- 
End-of-path arrival time (ps)           18299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3949   9869  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14999  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14999  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18299  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18299  977471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell12      0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 980771p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                        995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14999
-------------------------------------   ----- 
End-of-path arrival time (ps)           14999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3949   9869  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14999  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14999  980771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell11      0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Hall_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 983257p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13233
-------------------------------------   ----- 
End-of-path arrival time (ps)           13233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  978687  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell14    4151   5361  983257  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell14    3350   8711  983257  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/main_0                macrocell53    4521  13233  983257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell53         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 983607p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3130
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13263
-------------------------------------   ----- 
End-of-path arrival time (ps)           13263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  978687  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell14      4151   5361  983257  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell14      3350   8711  983257  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell12   4552  13263  983607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell12      0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 983608p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3130
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13262
-------------------------------------   ----- 
End-of-path arrival time (ps)           13262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  978687  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell14      4151   5361  983257  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell14      3350   8711  983257  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell13   4551  13262  983608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell13      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 984070p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9870
-------------------------------------   ---- 
End-of-path arrival time (ps)           9870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell11   3950   9870  984070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell11      0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 984071p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9869
-------------------------------------   ---- 
End-of-path arrival time (ps)           9869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3949   9869  984071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984243p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11527
-------------------------------------   ----- 
End-of-path arrival time (ps)           11527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2897   6397  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11527  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11527  984243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN10_0/main_0
Capture Clock  : MODIN10_0/clock_0
Path slack     : 984492p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11998
-------------------------------------   ----- 
End-of-path arrival time (ps)           11998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  978687  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell14    4151   5361  983257  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell14    3350   8711  983257  RISE       1
MODIN10_0/main_0                                          macrocell52    3287  11998  984492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN10_1/main_0
Capture Clock  : MODIN10_1/clock_0
Path slack     : 984748p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11742
-------------------------------------   ----- 
End-of-path arrival time (ps)           11742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  978687  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell14    4151   5361  983257  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell14    3350   8711  983257  RISE       1
MODIN10_1/main_0                                          macrocell51    3030  11742  984748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 984859p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3130
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12011
-------------------------------------   ----- 
End-of-path arrival time (ps)           12011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  978687  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell14      4151   5361  983257  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell14      3350   8711  983257  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell11   3300  12011  984859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell11      0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 984860p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3130
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12010
-------------------------------------   ----- 
End-of-path arrival time (ps)           12010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  978687  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell14      4151   5361  983257  RISE       1
\Hall_Timer:TimerUDB:capt_fifo_load\/q                    macrocell14      3350   8711  983257  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell10   3299  12010  984860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Hall_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985008p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                            -500
--------------------------------------------------   ------- 
End-of-path required time (ps)                        999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14492
-------------------------------------   ----- 
End-of-path arrival time (ps)           14492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell10    760    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell11      0    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell11   1210   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell12      0   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell12   1210   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell13      0   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell13   2740   5920  974171  RISE       1
\Hall_Timer:TimerUDB:status_tc\/main_1         macrocell15      2899   8819  985008  RISE       1
\Hall_Timer:TimerUDB:status_tc\/q              macrocell15      3350  12169  985008  RISE       1
\Hall_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2323  14492  985008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell5        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 985126p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell12   2894   8814  985126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell12      0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 985126p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  974171  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell13   2894   8814  985126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell13      0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Servo_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987417p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984243  RISE       1
\Servo_PWM:PWMUDB:status_2\/main_1          macrocell13     2912   6412  987417  RISE       1
\Servo_PWM:PWMUDB:status_2\/q               macrocell13     3350   9762  987417  RISE       1
\Servo_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2320  12083  987417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987543p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   2897   6397  987543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987543p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984243  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2897   6397  987543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 988587p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  978687  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell10   4143   5353  988587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 988590p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  978687  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell11   4140   5350  988590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u1\/clock                datapathcell11      0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989134p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:runmode_enable\/q         macrocell46     1250   1250  985834  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   3556   4806  989134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989135p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:runmode_enable\/q         macrocell46     1250   1250  985834  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   3555   4805  989135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_467/main_1
Capture Clock  : Net_467/clock_0
Path slack     : 989192p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  989192  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  989192  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  989192  RISE       1
Net_467/main_1                             macrocell49     3548   7298  989192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_467/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 989814p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  978687  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell13   2916   4126  989814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u3\/clock                datapathcell13      0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 989817p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                        993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  978687  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell12   2913   4123  989817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sT32:timerdp:u2\/clock                datapathcell12      0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 990117p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6373
-------------------------------------   ---- 
End-of-path arrival time (ps)           6373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  989192  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  989192  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  989192  RISE       1
\Servo_PWM:PWMUDB:prevCompare1\/main_0     macrocell47     2623   6373  990117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Servo_PWM:PWMUDB:status_0\/clock_0
Path slack     : 990126p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6364
-------------------------------------   ---- 
End-of-path arrival time (ps)           6364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  989192  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  989192  RISE       1
\Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  989192  RISE       1
\Servo_PWM:PWMUDB:status_0\/main_1         macrocell48     2614   6364  990126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN10_1/main_4
Capture Clock  : MODIN10_1/clock_0
Path slack     : 990604p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  990604  RISE       1
MODIN10_1/main_4                                          macrocell51    4676   5886  990604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN10_1/main_3
Capture Clock  : MODIN10_1/clock_0
Path slack     : 990611p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  990611  RISE       1
MODIN10_1/main_3                                          macrocell51    4669   5879  990611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN10_0/main_4
Capture Clock  : MODIN10_0/clock_0
Path slack     : 991143p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  990604  RISE       1
MODIN10_0/main_4                                          macrocell52    4137   5347  991143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN10_0/main_3
Capture Clock  : MODIN10_0/clock_0
Path slack     : 991152p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  990611  RISE       1
MODIN10_0/main_3                                          macrocell52    4128   5338  991152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_1/q
Path End       : \Hall_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Hall_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991663p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN10_1/q                                 macrocell51   1250   1250  991663  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/main_1  macrocell53   3577   4827  991663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell53         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_0/q
Path End       : \Hall_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Hall_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991797p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN10_0/q                                 macrocell52   1250   1250  991797  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/main_2  macrocell53   3443   4693  991797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell53         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_1/q
Path End       : MODIN10_1/main_1
Capture Clock  : MODIN10_1/clock_0
Path slack     : 992535p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
MODIN10_1/q       macrocell51   1250   1250  991663  RISE       1
MODIN10_1/main_1  macrocell51   2705   3955  992535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_1/q
Path End       : MODIN10_0/main_1
Capture Clock  : MODIN10_0/clock_0
Path slack     : 992566p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
MODIN10_1/q       macrocell51   1250   1250  991663  RISE       1
MODIN10_0/main_1  macrocell52   2674   3924  992566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_0/q
Path End       : MODIN10_1/main_2
Capture Clock  : MODIN10_1/clock_0
Path slack     : 992694p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
MODIN10_0/q       macrocell52   1250   1250  991797  RISE       1
MODIN10_1/main_2  macrocell51   2546   3796  992694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_1/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN10_0/q
Path End       : MODIN10_0/main_2
Capture Clock  : MODIN10_0/clock_0
Path slack     : 992697p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT   slack  edge  Fanout
----------------  -----------  -----  -----  ------  ----  ------
MODIN10_0/q       macrocell52   1250   1250  991797  RISE       1
MODIN10_0/main_2  macrocell52   2543   3793  992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN10_0/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Servo_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 992931p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992931  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/main_0      macrocell46    2349   3559  992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Hall_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Hall_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992934p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  990604  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/main_4                macrocell53    2346   3556  992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell53         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Hall_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Hall_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                        996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  990611  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/main_3                macrocell53    2344   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell53         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_467/main_0
Capture Clock  : Net_467/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:runmode_enable\/q  macrocell46   1250   1250  985834  RISE       1
Net_467/main_0                       macrocell49   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_467/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:prevCompare1\/q
Path End       : \Servo_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Servo_PWM:PWMUDB:status_0\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:prevCompare1\/q   macrocell47   1250   1250  992950  RISE       1
\Servo_PWM:PWMUDB:status_0\/main_0  macrocell48   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_PWM:PWMUDB:status_0\/q
Path End       : \Servo_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Servo_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995927p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (servo_clock:R#1 vs. servo_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_PWM:PWMUDB:status_0\/q               macrocell48    1250   1250  995927  RISE       1
\Servo_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2323   3573  995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Servo_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell4        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Hall_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Hall_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995935p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (hall_clock:R#1 vs. hall_clock:R#2)   1000000
- Setup time                                            -500
--------------------------------------------------   ------- 
End-of-path required time (ps)                        999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:capt_int_temp\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Hall_Timer:TimerUDB:capt_int_temp\/q         macrocell53    1250   1250  995935  RISE       1
\Hall_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell5   2315   3565  995935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Hall_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell5        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065776p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11367
-------------------------------------   ----- 
End-of-path arrival time (ps)           11367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q                      macrocell21     1250   1250  1065776  RISE       1
\XBee:BUART:counter_load_not\/main_3           macrocell3      4476   5726  1065776  RISE       1
\XBee:BUART:counter_load_not\/q                macrocell3      3350   9076  1065776  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11367  1065776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066138p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11835
-------------------------------------   ----- 
End-of-path arrival time (ps)           11835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q     macrocell23   1250   1250  1066138  RISE       1
\XBee:BUART:rx_counter_load\/main_0  macrocell6    4907   6157  1066138  RISE       1
\XBee:BUART:rx_counter_load\/q       macrocell6    3350   9507  1066138  RISE       1
\XBee:BUART:sRX:RxBitCounter\/load   count7cell    2328  11835  1066138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:sRX:RxSts\/status_4
Capture Clock  : \XBee:BUART:sRX:RxSts\/clock
Path slack     : 1067943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14890
-------------------------------------   ----- 
End-of-path arrival time (ps)           14890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1067943  RISE       1
\XBee:BUART:rx_status_4\/main_1                 macrocell8      2306   5886  1067943  RISE       1
\XBee:BUART:rx_status_4\/q                      macrocell8      3350   9236  1067943  RISE       1
\XBee:BUART:sRX:RxSts\/status_4                 statusicell2    5654  14890  1067943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:sTX:TxSts\/status_0
Capture Clock  : \XBee:BUART:sTX:TxSts\/clock
Path slack     : 1069050p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13783
-------------------------------------   ----- 
End-of-path arrival time (ps)           13783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069050  RISE       1
\XBee:BUART:tx_status_0\/main_3                 macrocell4      4538   8118  1069050  RISE       1
\XBee:BUART:tx_status_0\/q                      macrocell4      3350  11468  1069050  RISE       1
\XBee:BUART:sTX:TxSts\/status_0                 statusicell1    2315  13783  1069050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069846p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q          macrocell28     1250   1250  1069846  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6227   7477  1069846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q                macrocell20     1250   1250  1065780  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4478   5728  1071596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071624p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q                macrocell19     1250   1250  1065814  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4449   5699  1071624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee:BUART:tx_state_0\/main_3
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1071758p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8065
-------------------------------------   ---- 
End-of-path arrival time (ps)           8065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069050  RISE       1
\XBee:BUART:tx_state_0\/main_3                  macrocell20     4485   8065  1071758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_2
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1071782p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q   macrocell28   1250   1250  1069846  RISE       1
\XBee:BUART:rx_load_fifo\/main_2  macrocell25   6792   8042  1071782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_2\/main_2
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1071782p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1069846  RISE       1
\XBee:BUART:rx_state_2\/main_2   macrocell27   6792   8042  1071782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_0\/main_6
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1071861p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071861  RISE       1
\XBee:BUART:rx_state_0\/main_6         macrocell24   6023   7963  1071861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_3\/main_6
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1071861p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7963
-------------------------------------   ---- 
End-of-path arrival time (ps)           7963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071861  RISE       1
\XBee:BUART:rx_state_3\/main_6         macrocell26   6023   7963  1071861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_load_fifo\/main_6
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1071876p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7947
-------------------------------------   ---- 
End-of-path arrival time (ps)           7947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071861  RISE       1
\XBee:BUART:rx_load_fifo\/main_6       macrocell25   6007   7947  1071876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee:BUART:rx_state_2\/main_6
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1071876p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7947
-------------------------------------   ---- 
End-of-path arrival time (ps)           7947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071861  RISE       1
\XBee:BUART:rx_state_2\/main_6         macrocell27   6007   7947  1071876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_0\/main_3
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1072541p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7282
-------------------------------------   ---- 
End-of-path arrival time (ps)           7282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell26   1250   1250  1066170  RISE       1
\XBee:BUART:rx_state_0\/main_3  macrocell24   6032   7282  1072541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_3\/main_3
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1072541p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7282
-------------------------------------   ---- 
End-of-path arrival time (ps)           7282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell26   1250   1250  1066170  RISE       1
\XBee:BUART:rx_state_3\/main_3  macrocell26   6032   7282  1072541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_0\/main_2
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1072762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7061
-------------------------------------   ---- 
End-of-path arrival time (ps)           7061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1069846  RISE       1
\XBee:BUART:rx_state_0\/main_2   macrocell24   5811   7061  1072762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_state_3\/main_2
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1072762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7061
-------------------------------------   ---- 
End-of-path arrival time (ps)           7061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1069846  RISE       1
\XBee:BUART:rx_state_3\/main_2   macrocell26   5811   7061  1072762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_bitclk_enable\/q
Path End       : \XBee:BUART:rx_status_3\/main_2
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1072938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_bitclk_enable\/q  macrocell28   1250   1250  1069846  RISE       1
\XBee:BUART:rx_status_3\/main_2  macrocell32   5635   6885  1072938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072998p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q         macrocell23     1250   1250  1066138  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3075   4325  1072998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:pollcount_1\/main_4
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1073081p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell31   1250   1250  1067961  RISE       1
\XBee:BUART:pollcount_1\/main_4  macrocell30   5492   6742  1073081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:pollcount_0\/main_3
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 1073081p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell31   1250   1250  1067961  RISE       1
\XBee:BUART:pollcount_0\/main_3  macrocell31   5492   6742  1073081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:rx_status_3\/main_7
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1073081p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell31   1250   1250  1067961  RISE       1
\XBee:BUART:rx_status_3\/main_7  macrocell32   5492   6742  1073081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_status_3\/main_0
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1073082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1066138  RISE       1
\XBee:BUART:rx_status_3\/main_0   macrocell32   5491   6741  1073082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q                macrocell24     1250   1250  1066282  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2912   4162  1073161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \XBee:BUART:txn\/main_3
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1073161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073161  RISE       1
\XBee:BUART:txn\/main_3                macrocell18     2292   6662  1073161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_status_3\/main_1
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1073255p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q        macrocell24   1250   1250  1066282  RISE       1
\XBee:BUART:rx_status_3\/main_1  macrocell32   5318   6568  1073255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_status_3\/main_4
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1073355p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6469
-------------------------------------   ---- 
End-of-path arrival time (ps)           6469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q        macrocell27   1250   1250  1066379  RISE       1
\XBee:BUART:rx_status_3\/main_4  macrocell32   5219   6469  1073355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_0\/q
Path End       : \XBee:BUART:rx_state_0\/main_10
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1073578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_0\/q       macrocell31   1250   1250  1067961  RISE       1
\XBee:BUART:rx_state_0\/main_10  macrocell24   4996   6246  1073578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_status_3\/main_3
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1073685p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6138
-------------------------------------   ---- 
End-of-path arrival time (ps)           6138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q        macrocell26   1250   1250  1066170  RISE       1
\XBee:BUART:rx_status_3\/main_3  macrocell32   4888   6138  1073685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \XBee:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074039p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3284
-------------------------------------   ---- 
End-of-path arrival time (ps)           3284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068204  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3094   3284  1074039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_1\/main_2
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1074048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068204  RISE       1
\XBee:BUART:tx_state_1\/main_2               macrocell19     5586   5776  1074048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_bitclk\/main_2
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1074048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068204  RISE       1
\XBee:BUART:tx_bitclk\/main_2                macrocell22     5586   5776  1074048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:txn\/main_4
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1074098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q  macrocell21   1250   1250  1065776  RISE       1
\XBee:BUART:txn\/main_4    macrocell18   4476   5726  1074098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:txn\/main_2
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1074102p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q  macrocell20   1250   1250  1065780  RISE       1
\XBee:BUART:txn\/main_2    macrocell18   4471   5721  1074102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:txn\/main_1
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1074136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q  macrocell19   1250   1250  1065814  RISE       1
\XBee:BUART:txn\/main_1    macrocell18   4437   5687  1074136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:txn\/main_6
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1074589p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q  macrocell22   1250   1250  1074589  RISE       1
\XBee:BUART:txn\/main_6   macrocell18   3984   5234  1074589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_0\/main_7
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1074655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074655  RISE       1
\XBee:BUART:rx_state_0\/main_7         macrocell24   3228   5168  1074655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_3\/main_7
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1074655p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074655  RISE       1
\XBee:BUART:rx_state_3\/main_7         macrocell26   3228   5168  1074655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_load_fifo\/main_5
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1074663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074663  RISE       1
\XBee:BUART:rx_load_fifo\/main_5       macrocell25   3220   5160  1074663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_2\/main_5
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1074663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074663  RISE       1
\XBee:BUART:rx_state_2\/main_5         macrocell27   3220   5160  1074663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_0\/main_5
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1074664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074663  RISE       1
\XBee:BUART:rx_state_0\/main_5         macrocell24   3219   5159  1074664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee:BUART:rx_state_3\/main_5
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1074664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074663  RISE       1
\XBee:BUART:rx_state_3\/main_5         macrocell26   3219   5159  1074664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_load_fifo\/main_7
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1074665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074655  RISE       1
\XBee:BUART:rx_load_fifo\/main_7       macrocell25   3218   5158  1074665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee:BUART:rx_state_2\/main_7
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1074665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074655  RISE       1
\XBee:BUART:rx_state_2\/main_7         macrocell27   3218   5158  1074665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_3
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1074787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q         macrocell26   1250   1250  1066170  RISE       1
\XBee:BUART:rx_load_fifo\/main_3  macrocell25   3786   5036  1074787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_2\/main_3
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1074787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q       macrocell26   1250   1250  1066170  RISE       1
\XBee:BUART:rx_state_2\/main_3  macrocell27   3786   5036  1074787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_3\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074787p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_3\/q               macrocell26   1250   1250  1066170  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_2  macrocell29   3786   5036  1074787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:tx_state_1\/main_4
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1074907p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074907  RISE       1
\XBee:BUART:tx_state_1\/main_4               macrocell19     4727   4917  1074907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_2\/main_3
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell21   1250   1250  1065776  RISE       1
\XBee:BUART:tx_state_2\/main_3  macrocell21   3560   4810  1075013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_1\/main_3
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1075013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell21   1250   1250  1065776  RISE       1
\XBee:BUART:tx_state_1\/main_3  macrocell19   3560   4810  1075013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_bitclk\/main_3
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1075013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q      macrocell21   1250   1250  1065776  RISE       1
\XBee:BUART:tx_bitclk\/main_3  macrocell22   3560   4810  1075013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_2\/main_2
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068204  RISE       1
\XBee:BUART:tx_state_2\/main_2               macrocell21     4585   4775  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_2\/q
Path End       : \XBee:BUART:tx_state_0\/main_4
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1075158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_2\/q       macrocell21   1250   1250  1065776  RISE       1
\XBee:BUART:tx_state_0\/main_4  macrocell20   3416   4666  1075158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:rx_state_0\/main_8
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_1\/q      macrocell30   1250   1250  1069564  RISE       1
\XBee:BUART:rx_state_0\/main_8  macrocell24   3393   4643  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_0\/main_1
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1075187p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell20   1250   1250  1065780  RISE       1
\XBee:BUART:tx_state_0\/main_1  macrocell20   3386   4636  1075187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_2\/main_1
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075188p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell20   1250   1250  1065780  RISE       1
\XBee:BUART:tx_state_2\/main_1  macrocell21   3386   4636  1075188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_0\/main_0
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1075213p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell19   1250   1250  1065814  RISE       1
\XBee:BUART:tx_state_0\/main_0  macrocell20   3360   4610  1075213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_2\/main_0
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075219p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell19   1250   1250  1065814  RISE       1
\XBee:BUART:tx_state_2\/main_0  macrocell21   3355   4605  1075219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:pollcount_1\/main_1
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075259  RISE       1
\XBee:BUART:pollcount_1\/main_1        macrocell30   2624   4564  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:pollcount_0\/main_1
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075259  RISE       1
\XBee:BUART:pollcount_0\/main_1        macrocell31   2624   4564  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:pollcount_1\/main_0
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1075260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075260  RISE       1
\XBee:BUART:pollcount_1\/main_0        macrocell30   2623   4563  1075260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:pollcount_0\/main_0
Capture Clock  : \XBee:BUART:pollcount_0\/clock_0
Path slack     : 1075260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075260  RISE       1
\XBee:BUART:pollcount_0\/main_0        macrocell31   2623   4563  1075260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_0\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075259  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_1   macrocell28   2614   4554  1075270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075260  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_0   macrocell28   2611   4551  1075272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_state_1\/main_0
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1075460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q       macrocell19   1250   1250  1065814  RISE       1
\XBee:BUART:tx_state_1\/main_0  macrocell19   3113   4363  1075460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_1\/q
Path End       : \XBee:BUART:tx_bitclk\/main_0
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1075460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_1\/q      macrocell19   1250   1250  1065814  RISE       1
\XBee:BUART:tx_bitclk\/main_0  macrocell22   3113   4363  1075460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:tx_state_2\/main_4
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075464p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074907  RISE       1
\XBee:BUART:tx_state_2\/main_4               macrocell21     4169   4359  1075464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_state_1\/main_1
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1075473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q       macrocell20   1250   1250  1065780  RISE       1
\XBee:BUART:tx_state_1\/main_1  macrocell19   3100   4350  1075473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_state_0\/q
Path End       : \XBee:BUART:tx_bitclk\/main_1
Capture Clock  : \XBee:BUART:tx_bitclk\/clock_0
Path slack     : 1075473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_state_0\/q      macrocell20   1250   1250  1065780  RISE       1
\XBee:BUART:tx_bitclk\/main_1  macrocell22   3100   4350  1075473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_0\/main_5
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1075497p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell22   1250   1250  1074589  RISE       1
\XBee:BUART:tx_state_0\/main_5  macrocell20   3077   4327  1075497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_0\/main_0
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075503p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1066138  RISE       1
\XBee:BUART:rx_state_0\/main_0    macrocell24   3070   4320  1075503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_3\/main_0
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075503p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1066138  RISE       1
\XBee:BUART:rx_state_3\/main_0    macrocell26   3070   4320  1075503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_2\/main_5
Capture Clock  : \XBee:BUART:tx_state_2\/clock_0
Path slack     : 1075506p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell22   1250   1250  1074589  RISE       1
\XBee:BUART:tx_state_2\/main_5  macrocell21   3067   4317  1075506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_2\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sRX:RxBitCounter\/count_0
Path End       : \XBee:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \XBee:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075559p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075559  RISE       1
\XBee:BUART:rx_bitclk_enable\/main_2   macrocell28   2324   4264  1075559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_bitclk_enable\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_0
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075613p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1066138  RISE       1
\XBee:BUART:rx_load_fifo\/main_0  macrocell25   2960   4210  1075613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_2\/main_0
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075613p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q  macrocell23   1250   1250  1066138  RISE       1
\XBee:BUART:rx_state_2\/main_0    macrocell27   2960   4210  1075613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_ctrl_mark_last\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075613p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_ctrl_mark_last\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_ctrl_mark_last\/q        macrocell23   1250   1250  1066138  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_0  macrocell29   2960   4210  1075613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBee:BUART:tx_state_0\/main_2
Capture Clock  : \XBee:BUART:tx_state_0\/clock_0
Path slack     : 1075614p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068204  RISE       1
\XBee:BUART:tx_state_0\/main_2               macrocell20     4019   4209  1075614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_0\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:tx_bitclk\/q
Path End       : \XBee:BUART:tx_state_1\/main_5
Capture Clock  : \XBee:BUART:tx_state_1\/clock_0
Path slack     : 1075619p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_bitclk\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:tx_bitclk\/q        macrocell22   1250   1250  1074589  RISE       1
\XBee:BUART:tx_state_1\/main_5  macrocell19   2955   4205  1075619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:tx_state_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_last\/q
Path End       : \XBee:BUART:rx_state_2\/main_9
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_last\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_last\/q          macrocell33   1250   1250  1075663  RISE       1
\XBee:BUART:rx_state_2\/main_9  macrocell27   2911   4161  1075663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_0\/main_1
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell24   1250   1250  1066282  RISE       1
\XBee:BUART:rx_state_0\/main_1  macrocell24   2905   4155  1075668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_3\/main_1
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell24   1250   1250  1066282  RISE       1
\XBee:BUART:rx_state_3\/main_1  macrocell26   2905   4155  1075668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_1
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q         macrocell24   1250   1250  1066282  RISE       1
\XBee:BUART:rx_load_fifo\/main_1  macrocell25   2900   4150  1075673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_2\/main_1
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q       macrocell24   1250   1250  1066282  RISE       1
\XBee:BUART:rx_state_2\/main_1  macrocell27   2900   4150  1075673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_0\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_0\/q               macrocell24   1250   1250  1066282  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_1  macrocell29   2900   4150  1075673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_0\/main_4
Capture Clock  : \XBee:BUART:rx_state_0\/clock_0
Path slack     : 1075764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell27   1250   1250  1066379  RISE       1
\XBee:BUART:rx_state_0\/main_4  macrocell24   2810   4060  1075764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_3\/main_4
Capture Clock  : \XBee:BUART:rx_state_3\/clock_0
Path slack     : 1075764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell27   1250   1250  1066379  RISE       1
\XBee:BUART:rx_state_3\/main_4  macrocell26   2810   4060  1075764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_3\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_load_fifo\/main_4
Capture Clock  : \XBee:BUART:rx_load_fifo\/clock_0
Path slack     : 1075766p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q         macrocell27   1250   1250  1066379  RISE       1
\XBee:BUART:rx_load_fifo\/main_4  macrocell25   2807   4057  1075766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_2\/main_4
Capture Clock  : \XBee:BUART:rx_state_2\/clock_0
Path slack     : 1075766p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q       macrocell27   1250   1250  1066379  RISE       1
\XBee:BUART:rx_state_2\/main_4  macrocell27   2807   4057  1075766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_state_2\/q
Path End       : \XBee:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \XBee:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075766p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:rx_state_2\/q               macrocell27   1250   1250  1066379  RISE       1
\XBee:BUART:rx_state_stop1_reg\/main_3  macrocell29   2807   4057  1075766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_state_stop1_reg\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:pollcount_1\/main_2
Capture Clock  : \XBee:BUART:pollcount_1\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_1\/q       macrocell30   1250   1250  1069564  RISE       1
\XBee:BUART:pollcount_1\/main_2  macrocell30   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:pollcount_1\/q
Path End       : \XBee:BUART:rx_status_3\/main_5
Capture Clock  : \XBee:BUART:rx_status_3\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:pollcount_1\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:pollcount_1\/q       macrocell30   1250   1250  1069564  RISE       1
\XBee:BUART:rx_status_3\/main_5  macrocell32   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:txn\/q
Path End       : \XBee:BUART:txn\/main_0
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\XBee:BUART:txn\/q       macrocell18   1250   1250  1076282  RISE       1
\XBee:BUART:txn\/main_0  macrocell18   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_load_fifo\/q
Path End       : \XBee:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \XBee:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_load_fifo\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_load_fifo\/q            macrocell25     1250   1250  1069965  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2625   3875  1076328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBee:BUART:txn\/main_5
Capture Clock  : \XBee:BUART:txn\/clock_0
Path slack     : 1077323p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2501
-------------------------------------   ---- 
End-of-path arrival time (ps)           2501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1074907  RISE       1
\XBee:BUART:txn\/main_5                      macrocell18     2311   2501  1077323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:txn\/clock_0                                   macrocell18         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee:BUART:rx_status_3\/q
Path End       : \XBee:BUART:sRX:RxSts\/status_3
Capture Clock  : \XBee:BUART:sRX:RxSts\/clock
Path slack     : 1078656p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (XBee_IntClock:R#1 vs. XBee_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:rx_status_3\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\XBee:BUART:rx_status_3\/q       macrocell32    1250   1250  1078656  RISE       1
\XBee:BUART:sRX:RxSts\/status_3  statusicell2   2928   4178  1078656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\XBee:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -4230
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22630
-------------------------------------   ----- 
End-of-path arrival time (ps)           22630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   4980  10900  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell16   5130  16030  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell17      0  16030  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell17   3300  19330  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell18      0  19330  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell18   3300  22630  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell19      0  22630  999973140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell19      0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999976440p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -4230
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19330
-------------------------------------   ----- 
End-of-path arrival time (ps)           19330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   4980  10900  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell16   5130  16030  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell17      0  16030  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell17   3300  19330  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell18      0  19330  999976440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell18      0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999979740p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -4230
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16030
-------------------------------------   ----- 
End-of-path arrival time (ps)           16030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   4980  10900  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell16   5130  16030  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell17      0  16030  999979740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell17      0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999982492p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -6060
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell17   5528  11448  999982492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell17      0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999983040p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -6060
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10900
-------------------------------------   ----- 
End-of-path arrival time (ps)           10900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   4980  10900  999983040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell16      0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PID_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984818p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                   -500
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14682
-------------------------------------   ----- 
End-of-path arrival time (ps)           14682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell16    760    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell17      0    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell17   1210   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell18      0   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell18   1210   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell19      0   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell19   2740   5920  999973140  RISE       1
\PID_Timer:TimerUDB:status_tc\/main_1         macrocell17      3161   9081  999984818  RISE       1
\PID_Timer:TimerUDB:status_tc\/q              macrocell17      3350  12431  999984818  RISE       1
\PID_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2251  14682  999984818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell7        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999984874p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -6060
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9066
-------------------------------------   ---- 
End-of-path arrival time (ps)           9066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell19   3146   9066  999984874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell19      0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999984884p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -6060
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                        model name      delay     AT      slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell18   3136   9056  999984884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell18      0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_793/main_1
Capture Clock  : Net_793/clock_0
Path slack     : 999987430p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -3510
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9060
-------------------------------------   ---- 
End-of-path arrival time (ps)           9060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT      slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell16    760    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell17      0    760  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell17   1210   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell18      0   1970  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell18   1210   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell19      0   3180  999973140  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell19   2740   5920  999973140  RISE       1
Net_793/main_1                                macrocell58      3140   9060  999987430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_793/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999988504p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -6060
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999978605  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell17   4226   5436  999988504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell17      0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999988505p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -6060
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999978605  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell16   4225   5435  999988505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell16      0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999989547p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -6060
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999978605  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell18   3183   4393  999989547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell18      0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PID_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \PID_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999989550p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -6060
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999978605  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell19   3180   4390  999989550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell19      0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_793/main_0
Capture Clock  : Net_793/clock_0
Path slack     : 999992086p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (hall_clock_1:R#1 vs. hall_clock_1:R#2)   1000000000
- Setup time                                                  -3510
------------------------------------------------------   ---------- 
End-of-path required time (ps)                            999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\PID_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  999978605  RISE       1
Net_793/main_0                                           macrocell58    3194   4404  999992086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_793/clock_0                                            macrocell58         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

