// Seed: 4256667730
module module_0;
  assign module_1.id_14 = 0;
endmodule : SymbolIdentifier
module module_1 (
    input  wand id_0,
    id_5,
    output wand id_1,
    output wand id_2,
    input  wand id_3
);
  tri id_6;
  logic [7:0] id_7;
  wire id_8;
  wire id_9;
  assign id_6 = 1;
  wire id_10 = -1;
  wire id_11;
  wor id_12, id_13, id_14;
  wire id_15;
  assign id_14 = id_10;
  supply1 id_16 = id_14, id_17;
  final id_7[-1 :-1] = 1'h0;
  module_0 modCall_1 ();
  wire id_18 = id_9;
  wire id_19;
endmodule
