INFO: [VRFC 10-163] Analyzing VHDL file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_2/sim/design_1_rst_ps7_0_50M_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps7_0_50M_2'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_axi_uart16550_0_0/sim/design_1_axi_uart16550_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_uart16550_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VideoDMA_System/VideoDMA_Project/VideoDMA_Project.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0'
