$date
	Thu Oct  6 09:35:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 4 ! b [3:0] $end
$var reg 4 " g [3:0] $end
$scope module qu $end
$var wire 4 # g [3:0] $end
$var reg 4 $ b [3:0] $end
$var integer 32 % k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111111 %
b1100 $
b1010 #
b1010 "
b1100 !
$end
#20
b1010 !
b1010 $
b11111111111111111111111111111111 %
b1111 "
b1111 #
#40
b1111 !
b1111 $
b11111111111111111111111111111111 %
b1000 "
b1000 #
#60
