INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/Huabei_JJH_Ar/Huabei_JJH_Ar.srcs/sources_1/ip/A_MATRIX_BRAM/sim/A_MATRIX_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MATRIX_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/Huabei_JJH_Ar/Huabei_JJH_Ar.srcs/sources_1/ip/fifo_32bx4/sim/fifo_32bx4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_32bx4
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/Huabei_JJH_Ar/Huabei_JJH_Ar.srcs/sources_1/ip/CONV1_WEI_64BX3X3/sim/CONV1_WEI_64BX3X3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1_WEI_64BX3X3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SELFADD_REG_16bx2
INFO: [VRFC 10-2458] undeclared symbol add_res_v_w, assumed default net type wire [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v:135]
WARNING: [VRFC 10-3380] identifier 'addres_v' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v:55]
WARNING: [VRFC 10-3380] identifier 'addres' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v:56]
WARNING: [VRFC 10-3380] identifier 'addres' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v:57]
WARNING: [VRFC 10-3380] identifier 'addres_v' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v:70]
WARNING: [VRFC 10-3380] identifier 'addres' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/selfadd_reg_16bx2.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/regheap_64_16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGHEAP_SELFADD_64x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/25element_wise_adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDERTREE_25WISE
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_MATRIX
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_v' is not allowed [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v:54]
WARNING: [VRFC 10-3380] identifier 'col_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v:75]
WARNING: [VRFC 10-3380] identifier 'col_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v:96]
WARNING: [VRFC 10-3380] identifier 'chn_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v:184]
WARNING: [VRFC 10-3380] identifier 'chn_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v:187]
WARNING: [VRFC 10-3380] identifier 'chn_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/A_matrix.v:190]
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_mxmult.v" into library xil_defaultlib
WARNING: [VRFC 10-159] /* in comment [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_mxmult.v:8]
INFO: [VRFC 10-311] analyzing module CONV1_LAYER1_DENSE_MXMULT
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1_LAYER1_DENSE_TOP
WARNING: [VRFC 10-3380] identifier 'mxmultadd_res_v_w' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:43]
WARNING: [VRFC 10-3380] identifier 'mxmultadd_res_w' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:50]
WARNING: [VRFC 10-3380] identifier 'mxmultadd_res_v_w' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:51]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:56]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:60]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:64]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:69]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:74]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:79]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:84]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:89]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:94]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:99]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:104]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:109]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:114]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:119]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:124]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:129]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:134]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:139]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:144]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:149]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:154]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:159]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:164]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:169]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:174]
WARNING: [VRFC 10-3380] identifier 'infea_v_4conv1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_layer1_dense_top.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/fanout_16_1024_5layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FANOUT_16_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/fanout_16_64_1layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FANOUT_16_64
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/global_in_fea.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GLOBAL_IN_FEA
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_v' is not allowed [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/global_in_fea.v:53]
WARNING: [VRFC 10-3380] identifier 'col_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/global_in_fea.v:30]
WARNING: [VRFC 10-3380] identifier 'pe_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/global_in_fea.v:81]
WARNING: [VRFC 10-3380] identifier 'row_loop' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/global_in_fea.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/paramult_1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PARAMULT_1_64
WARNING: [VRFC 10-2096] empty statement in sequential block [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/paramult_1_64.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/clk_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/dyn_iss_demo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DYN_ISSUE
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_wei_64x3chn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV1_WEI_63X3
WARNING: [VRFC 10-3380] identifier 'wei_data_p1' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/conv1_wei_64x3chn.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/Huabei_JJH_Ar/Huabei_JJH_Ar.srcs/sources_1/ip/IN_FEA_BRAM/sim/IN_FEA_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IN_FEA_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/loop3_regheap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOOP3_REGHEAP
WARNING: [VRFC 10-3380] identifier 'reg_data_w' is used before its declaration [B:/wd/Huabei/Huabei/Jingjinhai_Army/code/loop3_regheap.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/wd/Huabei/Huabei/Jingjinhai_Army/code/simtest4paramult_regheap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB4PARAMULT_REGHEAP
