{"Source Block": ["oh/elink/dv/elink_e16_model.v@3910:3920@HdlStmAssign", "     if (cclk_en)\n       if (wr_write)\n\t fifo_mem[wr_addr[FAD-1:0]] <= {even_byte[LW-1:0],tran_in[2*LW-1:LW]};\n   \n   //# Read (for dispatch)\n   assign fifo_out_tlc[2*LW-1:0] = fifo_mem[rd_addr_tlc[FAD-1:0]];\n\n   //# Read (first short word of the next transaction to dispatch)\n   assign traninfo0_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo0_tlc[FAD-1:0]];\n\n   //# Read (second short word of the next transaction to dispatch)\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3904:3917", "   always @ (posedge cclk)\n     if (cclk_en)\n       if(!wr_fifo_full)\n\t even_byte[LW-1:0] <= tran_in[LW-1:0];\n\n   always @ (posedge cclk)\n     if (cclk_en)\n       if (wr_write)\n\t fifo_mem[wr_addr[FAD-1:0]] <= {even_byte[LW-1:0],tran_in[2*LW-1:LW]};\n   \n   //# Read (for dispatch)\n   assign fifo_out_tlc[2*LW-1:0] = fifo_mem[rd_addr_tlc[FAD-1:0]];\n\n   //# Read (first short word of the next transaction to dispatch)\n"], ["oh/elink/dv/elink_e16_model.v@3916:3926", "\n   //# Read (first short word of the next transaction to dispatch)\n   assign traninfo0_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo0_tlc[FAD-1:0]];\n\n   //# Read (second short word of the next transaction to dispatch)\n   assign traninfo1_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo1_tlc[FAD-1:0]];\n\n   //# Read (third short word of the next transaction to dispatch)\n   assign traninfo2_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo2_tlc[FAD-1:0]];\n\n   assign next_ctrlmode_tlc[3:0]   = traninfo0_tlc[LW-1:LW-4];\n"], ["oh/elink/dv/elink_e16_model.v@3913:3923", "   \n   //# Read (for dispatch)\n   assign fifo_out_tlc[2*LW-1:0] = fifo_mem[rd_addr_tlc[FAD-1:0]];\n\n   //# Read (first short word of the next transaction to dispatch)\n   assign traninfo0_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo0_tlc[FAD-1:0]];\n\n   //# Read (second short word of the next transaction to dispatch)\n   assign traninfo1_tlc[2*LW-1:0] = fifo_mem[rd_addr_traninfo1_tlc[FAD-1:0]];\n\n   //# Read (third short word of the next transaction to dispatch)\n"]], "Diff Content": {"Delete": [[3915, "   assign fifo_out_tlc[2*LW-1:0] = fifo_mem[rd_addr_tlc[FAD-1:0]];\n"]], "Add": []}}