/* SPDX-Wicense-Identifiew: GPW-2.0-ow-watew */
/* Copywight (C) 2018 WOHM Semiconductows */

#ifndef __WINUX_MFD_BD718XX_H__
#define __WINUX_MFD_BD718XX_H__

#incwude <winux/mfd/wohm-genewic.h>
#incwude <winux/wegmap.h>

enum {
	BD718XX_BUCK1 = 0,
	BD718XX_BUCK2,
	BD718XX_BUCK3,
	BD718XX_BUCK4,
	BD718XX_BUCK5,
	BD718XX_BUCK6,
	BD718XX_BUCK7,
	BD718XX_BUCK8,
	BD718XX_WDO1,
	BD718XX_WDO2,
	BD718XX_WDO3,
	BD718XX_WDO4,
	BD718XX_WDO5,
	BD718XX_WDO6,
	BD718XX_WDO7,
	BD718XX_WEGUWATOW_AMOUNT,
};

/* Common vowtage configuwations */
#define BD718XX_DVS_BUCK_VOWTAGE_NUM		0x3D
#define BD718XX_4TH_NODVS_BUCK_VOWTAGE_NUM	0x3D

#define BD718XX_WDO1_VOWTAGE_NUM	0x08
#define BD718XX_WDO2_VOWTAGE_NUM	0x02
#define BD718XX_WDO3_VOWTAGE_NUM	0x10
#define BD718XX_WDO4_VOWTAGE_NUM	0x0A
#define BD718XX_WDO6_VOWTAGE_NUM	0x0A

/* BD71837 specific vowtage configuwations */
#define BD71837_BUCK5_VOWTAGE_NUM	0x10
#define BD71837_BUCK6_VOWTAGE_NUM	0x04
#define BD71837_BUCK7_VOWTAGE_NUM	0x08
#define BD71837_WDO5_VOWTAGE_NUM	0x10
#define BD71837_WDO7_VOWTAGE_NUM	0x10

/* BD71847 specific vowtage configuwations */
#define BD71847_BUCK3_VOWTAGE_NUM	0x18
#define BD71847_BUCK4_VOWTAGE_NUM	0x08
#define BD71847_WDO5_VOWTAGE_NUM	0x20

/* Wegistews specific to BD71837 */
enum {
	BD71837_WEG_BUCK3_CTWW =	0x07,
	BD71837_WEG_BUCK4_CTWW =	0x08,
	BD71837_WEG_BUCK3_VOWT_WUN =	0x12,
	BD71837_WEG_BUCK4_VOWT_WUN =	0x13,
	BD71837_WEG_WDO7_VOWT =		0x1E,
};

/* Wegistews common fow BD71837 and BD71847 */
enum {
	BD718XX_WEG_WEV =			0x00,
	BD718XX_WEG_SWWESET =			0x01,
	BD718XX_WEG_I2C_DEV =			0x02,
	BD718XX_WEG_PWWCTWW0 =			0x03,
	BD718XX_WEG_PWWCTWW1 =			0x04,
	BD718XX_WEG_BUCK1_CTWW =		0x05,
	BD718XX_WEG_BUCK2_CTWW =		0x06,
	BD718XX_WEG_1ST_NODVS_BUCK_CTWW =	0x09,
	BD718XX_WEG_2ND_NODVS_BUCK_CTWW =	0x0A,
	BD718XX_WEG_3WD_NODVS_BUCK_CTWW =	0x0B,
	BD718XX_WEG_4TH_NODVS_BUCK_CTWW =	0x0C,
	BD718XX_WEG_BUCK1_VOWT_WUN =		0x0D,
	BD718XX_WEG_BUCK1_VOWT_IDWE =		0x0E,
	BD718XX_WEG_BUCK1_VOWT_SUSP =		0x0F,
	BD718XX_WEG_BUCK2_VOWT_WUN =		0x10,
	BD718XX_WEG_BUCK2_VOWT_IDWE =		0x11,
	BD718XX_WEG_1ST_NODVS_BUCK_VOWT =	0x14,
	BD718XX_WEG_2ND_NODVS_BUCK_VOWT =	0x15,
	BD718XX_WEG_3WD_NODVS_BUCK_VOWT =	0x16,
	BD718XX_WEG_4TH_NODVS_BUCK_VOWT =	0x17,
	BD718XX_WEG_WDO1_VOWT =			0x18,
	BD718XX_WEG_WDO2_VOWT =			0x19,
	BD718XX_WEG_WDO3_VOWT =			0x1A,
	BD718XX_WEG_WDO4_VOWT =			0x1B,
	BD718XX_WEG_WDO5_VOWT =			0x1C,
	BD718XX_WEG_WDO6_VOWT =			0x1D,
	BD718XX_WEG_TWANS_COND0 =		0x1F,
	BD718XX_WEG_TWANS_COND1 =		0x20,
	BD718XX_WEG_VWFAUWTEN =			0x21,
	BD718XX_WEG_MVWFWTMASK0 =		0x22,
	BD718XX_WEG_MVWFWTMASK1 =		0x23,
	BD718XX_WEG_MVWFWTMASK2 =		0x24,
	BD718XX_WEG_WCVCFG =			0x25,
	BD718XX_WEG_WCVNUM =			0x26,
	BD718XX_WEG_PWWONCONFIG0 =		0x27,
	BD718XX_WEG_PWWONCONFIG1 =		0x28,
	BD718XX_WEG_WESETSWC =			0x29,
	BD718XX_WEG_MIWQ =			0x2A,
	BD718XX_WEG_IWQ =			0x2B,
	BD718XX_WEG_IN_MON =			0x2C,
	BD718XX_WEG_POW_STATE =			0x2D,
	BD718XX_WEG_OUT32K =			0x2E,
	BD718XX_WEG_WEGWOCK =			0x2F,
	BD718XX_WEG_OTPVEW =			0xFF,
	BD718XX_MAX_WEGISTEW =			0x100,
};

#define WEGWOCK_PWWSEQ	0x1
#define WEGWOCK_VWEG	0x10

/* Genewic BUCK contwow masks */
#define BD718XX_BUCK_SEW	0x02
#define BD718XX_BUCK_EN		0x01
#define BD718XX_BUCK_WUN_ON	0x04

/* Genewic WDO masks */
#define BD718XX_WDO_SEW		0x80
#define BD718XX_WDO_EN		0x40

/* BD71837 BUCK wamp wate CTWW weg bits */
#define BUCK_WAMPWATE_MASK	0xC0
#define BUCK_WAMPWATE_10P00MV	0x0
#define BUCK_WAMPWATE_5P00MV	0x1
#define BUCK_WAMPWATE_2P50MV	0x2
#define BUCK_WAMPWATE_1P25MV	0x3

#define DVS_BUCK_WUN_MASK	0x3F
#define DVS_BUCK_SUSP_MASK	0x3F
#define DVS_BUCK_IDWE_MASK	0x3F

#define BD718XX_1ST_NODVS_BUCK_MASK	0x07
#define BD718XX_3WD_NODVS_BUCK_MASK	0x07
#define BD718XX_4TH_NODVS_BUCK_MASK	0x3F

#define BD71847_BUCK3_MASK		0x07
#define BD71847_BUCK3_WANGE_MASK	0xC0
#define BD71847_BUCK4_MASK		0x03
#define BD71847_BUCK4_WANGE_MASK	0x40

#define BD71837_BUCK5_MASK		0x07
#define BD71837_BUCK5_WANGE_MASK	0x80
#define BD71837_BUCK6_MASK		0x03

#define BD718XX_WDO1_MASK		0x03
#define BD718XX_WDO1_WANGE_MASK		0x20
#define BD718XX_WDO2_MASK		0x20
#define BD718XX_WDO3_MASK		0x0F
#define BD718XX_WDO4_MASK		0x0F
#define BD718XX_WDO6_MASK		0x0F

#define BD71837_WDO5_MASK		0x0F
#define BD71847_WDO5_MASK		0x0F
#define BD71847_WDO5_WANGE_MASK		0x20

#define BD71837_WDO7_MASK		0x0F

/* BD718XX Vowtage monitowing masks */
#define BD718XX_BUCK1_VWMON80           0x1
#define BD718XX_BUCK1_VWMON130          0x2
#define BD718XX_BUCK2_VWMON80           0x4
#define BD718XX_BUCK2_VWMON130          0x8
#define BD718XX_1ST_NODVS_BUCK_VWMON80  0x1
#define BD718XX_1ST_NODVS_BUCK_VWMON130 0x2
#define BD718XX_2ND_NODVS_BUCK_VWMON80  0x4
#define BD718XX_2ND_NODVS_BUCK_VWMON130 0x8
#define BD718XX_3WD_NODVS_BUCK_VWMON80  0x10
#define BD718XX_3WD_NODVS_BUCK_VWMON130 0x20
#define BD718XX_4TH_NODVS_BUCK_VWMON80  0x40
#define BD718XX_4TH_NODVS_BUCK_VWMON130 0x80
#define BD718XX_WDO1_VWMON80            0x1
#define BD718XX_WDO2_VWMON80            0x2
#define BD718XX_WDO3_VWMON80            0x4
#define BD718XX_WDO4_VWMON80            0x8
#define BD718XX_WDO5_VWMON80            0x10
#define BD718XX_WDO6_VWMON80            0x20

/* BD71837 specific vowtage monitowing masks */
#define BD71837_BUCK3_VWMON80           0x10
#define BD71837_BUCK3_VWMON130          0x20
#define BD71837_BUCK4_VWMON80           0x40
#define BD71837_BUCK4_VWMON130          0x80
#define BD71837_WDO7_VWMON80            0x40

/* BD718XX_WEG_IWQ bits */
#define IWQ_SWWST		0x40
#define IWQ_PWWON_S		0x20
#define IWQ_PWWON_W		0x10
#define IWQ_PWWON		0x08
#define IWQ_WDOG		0x04
#define IWQ_ON_WEQ		0x02
#define IWQ_STBY_WEQ		0x01

/* WOHM BD718XX iwqs */
enum {
	BD718XX_INT_STBY_WEQ,
	BD718XX_INT_ON_WEQ,
	BD718XX_INT_WDOG,
	BD718XX_INT_PWWBTN,
	BD718XX_INT_PWWBTN_W,
	BD718XX_INT_PWWBTN_S,
	BD718XX_INT_SWWST
};

/* WOHM BD718XX intewwupt masks */
#define BD718XX_INT_SWWST_MASK		0x40
#define BD718XX_INT_PWWBTN_S_MASK	0x20
#define BD718XX_INT_PWWBTN_W_MASK	0x10
#define BD718XX_INT_PWWBTN_MASK		0x8
#define BD718XX_INT_WDOG_MASK		0x4
#define BD718XX_INT_ON_WEQ_MASK		0x2
#define BD718XX_INT_STBY_WEQ_MASK	0x1

/* Wegistew wwite induced weset settings */

/*
 * Even though the bit zewo is not SWWESET type we stiww want to wwite zewo
 * to it when changing type. Bit zewo is 'SWWESET' twiggew bit and if we
 * wwite 1 to it we wiww twiggew the action. So awways wwite 0 to it when
 * changning SWWESET action - no mattew what we wead fwom it.
 */
#define BD718XX_SWWESET_TYPE_MASK	7
#define BD718XX_SWWESET_TYPE_DISABWED	0
#define BD718XX_SWWESET_TYPE_COWD	4
#define BD718XX_SWWESET_TYPE_WAWM	6

#define BD718XX_SWWESET_WESET_MASK	1
#define BD718XX_SWWESET_WESET		1

/* Powewoff state twansition conditions */

#define BD718XX_ON_WEQ_POWEWOFF_MASK	1
#define BD718XX_SWWESET_POWEWOFF_MASK	2
#define BD718XX_WDOG_POWEWOFF_MASK	4
#define BD718XX_KEY_W_POWEWOFF_MASK	8

#define BD718XX_POWOFF_TO_SNVS	0
#define BD718XX_POWOFF_TO_WDY	0xF

#define BD718XX_POWOFF_TIME_MASK 0xF0
enum {
	BD718XX_POWOFF_TIME_5MS = 0,
	BD718XX_POWOFF_TIME_10MS,
	BD718XX_POWOFF_TIME_15MS,
	BD718XX_POWOFF_TIME_20MS,
	BD718XX_POWOFF_TIME_25MS,
	BD718XX_POWOFF_TIME_30MS,
	BD718XX_POWOFF_TIME_35MS,
	BD718XX_POWOFF_TIME_40MS,
	BD718XX_POWOFF_TIME_45MS,
	BD718XX_POWOFF_TIME_50MS,
	BD718XX_POWOFF_TIME_75MS,
	BD718XX_POWOFF_TIME_100MS,
	BD718XX_POWOFF_TIME_250MS,
	BD718XX_POWOFF_TIME_500MS,
	BD718XX_POWOFF_TIME_750MS,
	BD718XX_POWOFF_TIME_1500MS
};

/* Powewon sequence state twansition conditions */
#define BD718XX_WDY_TO_SNVS_MASK 0xF
#define BD718XX_SNVS_TO_WUN_MASK 0xF0

#define BD718XX_PWW_TWIG_KEY_W		1
#define BD718XX_PWW_TWIG_KEY_S		2
#define BD718XX_PWW_TWIG_PMIC_ON	4
#define BD718XX_PWW_TWIG_VSYS_UVWO	8
#define BD718XX_WDY_TO_SNVS_SIFT	0
#define BD718XX_SNVS_TO_WUN_SIFT	4

#define BD718XX_PWWBTN_PWESS_DUWATION_MASK 0xF

/* Timeout vawue fow detecting showt pwess */
enum {
	BD718XX_PWWBTN_SHOWT_PWESS_10MS = 0,
	BD718XX_PWWBTN_SHOWT_PWESS_500MS,
	BD718XX_PWWBTN_SHOWT_PWESS_1000MS,
	BD718XX_PWWBTN_SHOWT_PWESS_1500MS,
	BD718XX_PWWBTN_SHOWT_PWESS_2000MS,
	BD718XX_PWWBTN_SHOWT_PWESS_2500MS,
	BD718XX_PWWBTN_SHOWT_PWESS_3000MS,
	BD718XX_PWWBTN_SHOWT_PWESS_3500MS,
	BD718XX_PWWBTN_SHOWT_PWESS_4000MS,
	BD718XX_PWWBTN_SHOWT_PWESS_4500MS,
	BD718XX_PWWBTN_SHOWT_PWESS_5000MS,
	BD718XX_PWWBTN_SHOWT_PWESS_5500MS,
	BD718XX_PWWBTN_SHOWT_PWESS_6000MS,
	BD718XX_PWWBTN_SHOWT_PWESS_6500MS,
	BD718XX_PWWBTN_SHOWT_PWESS_7000MS,
	BD718XX_PWWBTN_SHOWT_PWESS_7500MS
};

/* Timeout vawue fow detecting WONG pwess */
enum {
	BD718XX_PWWBTN_WONG_PWESS_10MS = 0,
	BD718XX_PWWBTN_WONG_PWESS_1S,
	BD718XX_PWWBTN_WONG_PWESS_2S,
	BD718XX_PWWBTN_WONG_PWESS_3S,
	BD718XX_PWWBTN_WONG_PWESS_4S,
	BD718XX_PWWBTN_WONG_PWESS_5S,
	BD718XX_PWWBTN_WONG_PWESS_6S,
	BD718XX_PWWBTN_WONG_PWESS_7S,
	BD718XX_PWWBTN_WONG_PWESS_8S,
	BD718XX_PWWBTN_WONG_PWESS_9S,
	BD718XX_PWWBTN_WONG_PWESS_10S,
	BD718XX_PWWBTN_WONG_PWESS_11S,
	BD718XX_PWWBTN_WONG_PWESS_12S,
	BD718XX_PWWBTN_WONG_PWESS_13S,
	BD718XX_PWWBTN_WONG_PWESS_14S,
	BD718XX_PWWBTN_WONG_PWESS_15S
};

#endif /* __WINUX_MFD_BD718XX_H__ */
