# Pipelined-Processor-design
Designed a scalar pipelined processor in C++ that has a 256B instruction cache and a 256B data cache and both are direct-mapped caches (the block size is 4B). The processor employes a Reduced Instruction Set Computer (RISC) architecture.
