
SMS_peripheral1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000fcf0  10008000  10008000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000ac  10017cf0  10017cf0  00017cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002e8c  10017d9c  10017d9c  00017d9c  2**2
                  ALLOC
  3 .stack        00001800  1001ac28  1001ac28  00017d9c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00017d9c  2**0
                  CONTENTS, READONLY
  5 .comment      000000b4  00000000  00000000  00017dc4  2**0
                  CONTENTS, READONLY
  6 .debug_info   0004df18  00000000  00000000  00017e78  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005639  00000000  00000000  00065d90  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000b7b0  00000000  00000000  0006b3c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000d48  00000000  00000000  00076b79  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000dd0  00000000  00000000  000778c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000285eb  00000000  00000000  00078691  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00017e14  00000000  00000000  000a0c7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00147044  00000000  00000000  000b8a90  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002f0c  00000000  00000000  001ffad4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

10008000 <app_entry>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void app_entry(void)
{
10008000:	b510      	push	{r4, lr}

    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
10008002:	4b18      	ldr	r3, [pc, #96]	; (10008064 <app_entry+0x64>)
10008004:	4a18      	ldr	r2, [pc, #96]	; (10008068 <app_entry+0x68>)
10008006:	429a      	cmp	r2, r3
10008008:	d003      	beq.n	10008012 <app_entry+0x12>
        for (; pDest < &_erelocate;) {
1000800a:	4b18      	ldr	r3, [pc, #96]	; (1000806c <app_entry+0x6c>)
1000800c:	4a15      	ldr	r2, [pc, #84]	; (10008064 <app_entry+0x64>)
1000800e:	429a      	cmp	r2, r3
10008010:	d304      	bcc.n	1000801c <app_entry+0x1c>
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
10008012:	4b17      	ldr	r3, [pc, #92]	; (10008070 <app_entry+0x70>)
10008014:	4a17      	ldr	r2, [pc, #92]	; (10008074 <app_entry+0x74>)
10008016:	429a      	cmp	r2, r3
10008018:	d310      	bcc.n	1000803c <app_entry+0x3c>
1000801a:	e01e      	b.n	1000805a <app_entry+0x5a>
1000801c:	4b16      	ldr	r3, [pc, #88]	; (10008078 <app_entry+0x78>)
1000801e:	4a13      	ldr	r2, [pc, #76]	; (1000806c <app_entry+0x6c>)
10008020:	3203      	adds	r2, #3
10008022:	1ad2      	subs	r2, r2, r3
10008024:	0892      	lsrs	r2, r2, #2
10008026:	3201      	adds	r2, #1
10008028:	0092      	lsls	r2, r2, #2
    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
        for (; pDest < &_erelocate;) {
1000802a:	2300      	movs	r3, #0
            *pDest++ = *pSrc++;
1000802c:	480d      	ldr	r0, [pc, #52]	; (10008064 <app_entry+0x64>)
1000802e:	490e      	ldr	r1, [pc, #56]	; (10008068 <app_entry+0x68>)
10008030:	58cc      	ldr	r4, [r1, r3]
10008032:	50c4      	str	r4, [r0, r3]
10008034:	3304      	adds	r3, #4
    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
        for (; pDest < &_erelocate;) {
10008036:	4293      	cmp	r3, r2
10008038:	d1fa      	bne.n	10008030 <app_entry+0x30>
1000803a:	e7ea      	b.n	10008012 <app_entry+0x12>
1000803c:	4b0f      	ldr	r3, [pc, #60]	; (1000807c <app_entry+0x7c>)
1000803e:	490c      	ldr	r1, [pc, #48]	; (10008070 <app_entry+0x70>)
10008040:	3103      	adds	r1, #3
10008042:	1ac9      	subs	r1, r1, r3
10008044:	0889      	lsrs	r1, r1, #2
10008046:	3101      	adds	r1, #1
10008048:	0089      	lsls	r1, r1, #2
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
1000804a:	2300      	movs	r3, #0
        *pDest++ = 0;
1000804c:	4c09      	ldr	r4, [pc, #36]	; (10008074 <app_entry+0x74>)
1000804e:	2000      	movs	r0, #0
10008050:	191a      	adds	r2, r3, r4
10008052:	6010      	str	r0, [r2, #0]
10008054:	3304      	adds	r3, #4
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
10008056:	428b      	cmp	r3, r1
10008058:	d1fa      	bne.n	10008050 <app_entry+0x50>
        *pDest++ = 0;
    }

    /* Initialize the C library */
    __libc_init_array();
1000805a:	4b09      	ldr	r3, [pc, #36]	; (10008080 <app_entry+0x80>)
1000805c:	4798      	blx	r3

    /* Branch to main function */
    main();
1000805e:	4b09      	ldr	r3, [pc, #36]	; (10008084 <app_entry+0x84>)
10008060:	4798      	blx	r3

    /* return to BLE OS*/
    return;
}
10008062:	bd10      	pop	{r4, pc}
10008064:	10017cf0 	.word	0x10017cf0
10008068:	10017cf0 	.word	0x10017cf0
1000806c:	10017d9c 	.word	0x10017d9c
10008070:	1001ac28 	.word	0x1001ac28
10008074:	10017d9c 	.word	0x10017d9c
10008078:	10017cf4 	.word	0x10017cf4
1000807c:	10017da0 	.word	0x10017da0
10008080:	100148fd 	.word	0x100148fd
10008084:	1000f411 	.word	0x1000f411

10008088 <__do_global_dtors_aux>:
10008088:	b510      	push	{r4, lr}
1000808a:	4c06      	ldr	r4, [pc, #24]	; (100080a4 <__do_global_dtors_aux+0x1c>)
1000808c:	7823      	ldrb	r3, [r4, #0]
1000808e:	2b00      	cmp	r3, #0
10008090:	d107      	bne.n	100080a2 <__do_global_dtors_aux+0x1a>
10008092:	4b05      	ldr	r3, [pc, #20]	; (100080a8 <__do_global_dtors_aux+0x20>)
10008094:	2b00      	cmp	r3, #0
10008096:	d002      	beq.n	1000809e <__do_global_dtors_aux+0x16>
10008098:	4804      	ldr	r0, [pc, #16]	; (100080ac <__do_global_dtors_aux+0x24>)
1000809a:	e000      	b.n	1000809e <__do_global_dtors_aux+0x16>
1000809c:	bf00      	nop
1000809e:	2301      	movs	r3, #1
100080a0:	7023      	strb	r3, [r4, #0]
100080a2:	bd10      	pop	{r4, pc}
100080a4:	10017d9c 	.word	0x10017d9c
100080a8:	00000000 	.word	0x00000000
100080ac:	10017cf0 	.word	0x10017cf0

100080b0 <frame_dummy>:
100080b0:	4b08      	ldr	r3, [pc, #32]	; (100080d4 <frame_dummy+0x24>)
100080b2:	b510      	push	{r4, lr}
100080b4:	2b00      	cmp	r3, #0
100080b6:	d003      	beq.n	100080c0 <frame_dummy+0x10>
100080b8:	4907      	ldr	r1, [pc, #28]	; (100080d8 <frame_dummy+0x28>)
100080ba:	4808      	ldr	r0, [pc, #32]	; (100080dc <frame_dummy+0x2c>)
100080bc:	e000      	b.n	100080c0 <frame_dummy+0x10>
100080be:	bf00      	nop
100080c0:	4807      	ldr	r0, [pc, #28]	; (100080e0 <frame_dummy+0x30>)
100080c2:	6803      	ldr	r3, [r0, #0]
100080c4:	2b00      	cmp	r3, #0
100080c6:	d100      	bne.n	100080ca <frame_dummy+0x1a>
100080c8:	bd10      	pop	{r4, pc}
100080ca:	4b06      	ldr	r3, [pc, #24]	; (100080e4 <frame_dummy+0x34>)
100080cc:	2b00      	cmp	r3, #0
100080ce:	d0fb      	beq.n	100080c8 <frame_dummy+0x18>
100080d0:	4798      	blx	r3
100080d2:	e7f9      	b.n	100080c8 <frame_dummy+0x18>
100080d4:	00000000 	.word	0x00000000
100080d8:	10017da0 	.word	0x10017da0
100080dc:	10017cf0 	.word	0x10017cf0
100080e0:	10017cf0 	.word	0x10017cf0
100080e4:	00000000 	.word	0x00000000

100080e8 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
100080e8:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_clock_get_value();
100080ea:	4b09      	ldr	r3, [pc, #36]	; (10008110 <delay_init+0x28>)
100080ec:	4798      	blx	r3
100080ee:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
100080f0:	4c08      	ldr	r4, [pc, #32]	; (10008114 <delay_init+0x2c>)
100080f2:	21fa      	movs	r1, #250	; 0xfa
100080f4:	0089      	lsls	r1, r1, #2
100080f6:	47a0      	blx	r4
100080f8:	4b07      	ldr	r3, [pc, #28]	; (10008118 <delay_init+0x30>)
100080fa:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
100080fc:	4907      	ldr	r1, [pc, #28]	; (1000811c <delay_init+0x34>)
100080fe:	0028      	movs	r0, r5
10008100:	47a0      	blx	r4
10008102:	4b07      	ldr	r3, [pc, #28]	; (10008120 <delay_init+0x38>)
10008104:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
10008106:	2205      	movs	r2, #5
10008108:	4b06      	ldr	r3, [pc, #24]	; (10008124 <delay_init+0x3c>)
1000810a:	601a      	str	r2, [r3, #0]
}
1000810c:	bd70      	pop	{r4, r5, r6, pc}
1000810e:	46c0      	nop			; (mov r8, r8)
10008110:	1000c279 	.word	0x1000c279
10008114:	10012c05 	.word	0x10012c05
10008118:	10017cf4 	.word	0x10017cf4
1000811c:	000f4240 	.word	0x000f4240
10008120:	10017cf0 	.word	0x10017cf0
10008124:	e000e010 	.word	0xe000e010

10008128 <delay_cycles_ms>:
 * \brief Delay loop to delay at least n number of milliseconds
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(uint32_t n)
{
10008128:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
1000812a:	4b08      	ldr	r3, [pc, #32]	; (1000814c <delay_cycles_ms+0x24>)
1000812c:	681c      	ldr	r4, [r3, #0]
 * \param n Number of cycles
 */
static inline void delay_cycles(const uint32_t n)
{
    if(n > 0) {
        SysTick->LOAD = n;
1000812e:	4a08      	ldr	r2, [pc, #32]	; (10008150 <delay_cycles_ms+0x28>)
        SysTick->VAL = 0;
10008130:	2500      	movs	r5, #0
        while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
10008132:	2180      	movs	r1, #128	; 0x80
10008134:	0249      	lsls	r1, r1, #9
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(uint32_t n)
{
	while (n--) {
10008136:	e006      	b.n	10008146 <delay_cycles_ms+0x1e>
 *
 * \param n Number of cycles
 */
static inline void delay_cycles(const uint32_t n)
{
    if(n > 0) {
10008138:	2c00      	cmp	r4, #0
1000813a:	d004      	beq.n	10008146 <delay_cycles_ms+0x1e>
        SysTick->LOAD = n;
1000813c:	6054      	str	r4, [r2, #4]
        SysTick->VAL = 0;
1000813e:	6095      	str	r5, [r2, #8]
        while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
10008140:	6813      	ldr	r3, [r2, #0]
10008142:	420b      	tst	r3, r1
10008144:	d0fc      	beq.n	10008140 <delay_cycles_ms+0x18>
10008146:	3801      	subs	r0, #1
10008148:	d2f6      	bcs.n	10008138 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
1000814a:	bd30      	pop	{r4, r5, pc}
1000814c:	10017cf4 	.word	0x10017cf4
10008150:	e000e010 	.word	0xe000e010

10008154 <aon_sleep_timer_get_config_defaults>:
 * \param[out]  config  Pointer to a AON Sleep Timer module configuration structure to set
 */
void aon_sleep_timer_get_config_defaults(struct aon_sleep_timer_config *config)
{
	/* Default configuration values */
	config->wakeup = AON_SLEEP_TIMER_WAKEUP_ARM;
10008154:	2301      	movs	r3, #1
10008156:	7003      	strb	r3, [r0, #0]
	config->mode = AON_SLEEP_TIMER_SINGLE_MODE;
10008158:	7043      	strb	r3, [r0, #1]
	config->counter = 32000;
1000815a:	23fa      	movs	r3, #250	; 0xfa
1000815c:	01db      	lsls	r3, r3, #7
1000815e:	6043      	str	r3, [r0, #4]
}
10008160:	4770      	bx	lr
10008162:	46c0      	nop			; (mov r8, r8)

10008164 <aon_sleep_timer_disable>:
 */
void aon_sleep_timer_disable(void)
{
	uint32_t regval;

	AON_SLEEP_TIMER0->SINGLE_COUNT_DURATION.reg = 0;
10008164:	4b06      	ldr	r3, [pc, #24]	; (10008180 <aon_sleep_timer_disable+0x1c>)
10008166:	2200      	movs	r2, #0
10008168:	605a      	str	r2, [r3, #4]
	regval = AON_SLEEP_TIMER0->CONTROL.reg;
1000816a:	681a      	ldr	r2, [r3, #0]
	regval &= ~AON_SLEEP_TIMER_CONTROL_RELOAD_ENABLE;
	regval &= ~AON_SLEEP_TIMER_CONTROL_SINGLE_COUNT_ENABLE;
1000816c:	2103      	movs	r1, #3
1000816e:	438a      	bics	r2, r1
	AON_SLEEP_TIMER0->CONTROL.reg = regval;
10008170:	601a      	str	r2, [r3, #0]

	while (AON_SLEEP_TIMER0->CONTROL.reg & (1 << 14)) {
10008172:	0019      	movs	r1, r3
10008174:	2280      	movs	r2, #128	; 0x80
10008176:	01d2      	lsls	r2, r2, #7
10008178:	680b      	ldr	r3, [r1, #0]
1000817a:	4213      	tst	r3, r2
1000817c:	d1fc      	bne.n	10008178 <aon_sleep_timer_disable+0x14>
	}
}
1000817e:	4770      	bx	lr
10008180:	4000d000 	.word	0x4000d000

10008184 <aon_sleep_timer_clear_interrup>:
 * This flag will be cleared automatically once the IRQ
 * has been seen on the sleep clock.
 */
void aon_sleep_timer_clear_interrup(void)
{
	AON_SLEEP_TIMER0->CONTROL.reg |= AON_SLEEP_TIMER_CONTROL_IRQ_CLEAR;
10008184:	4a02      	ldr	r2, [pc, #8]	; (10008190 <aon_sleep_timer_clear_interrup+0xc>)
10008186:	6811      	ldr	r1, [r2, #0]
10008188:	2310      	movs	r3, #16
1000818a:	430b      	orrs	r3, r1
1000818c:	6013      	str	r3, [r2, #0]
}
1000818e:	4770      	bx	lr
10008190:	4000d000 	.word	0x4000d000

10008194 <aon_sleep_timer_isr_handler>:
 *
 * Timer ISR handler.
 *
 */
static void aon_sleep_timer_isr_handler(void)
{
10008194:	b510      	push	{r4, lr}
	aon_sleep_timer_clear_interrup();
10008196:	4b04      	ldr	r3, [pc, #16]	; (100081a8 <aon_sleep_timer_isr_handler+0x14>)
10008198:	4798      	blx	r3

	if (aon_sleep_timer_callback) {
1000819a:	4b04      	ldr	r3, [pc, #16]	; (100081ac <aon_sleep_timer_isr_handler+0x18>)
1000819c:	681b      	ldr	r3, [r3, #0]
1000819e:	2b00      	cmp	r3, #0
100081a0:	d000      	beq.n	100081a4 <aon_sleep_timer_isr_handler+0x10>
		aon_sleep_timer_callback();
100081a2:	4798      	blx	r3
	}
}
100081a4:	bd10      	pop	{r4, pc}
100081a6:	46c0      	nop			; (mov r8, r8)
100081a8:	10008185 	.word	0x10008185
100081ac:	10017db8 	.word	0x10017db8

100081b0 <aon_sleep_timer_register_callback>:
 *
 * \param[in]     callback_func Pointer to callback function
 */
void aon_sleep_timer_register_callback(aon_sleep_timer_callback_t fun)
{
	aon_sleep_timer_callback = fun;
100081b0:	4b01      	ldr	r3, [pc, #4]	; (100081b8 <aon_sleep_timer_register_callback+0x8>)
100081b2:	6018      	str	r0, [r3, #0]
}
100081b4:	4770      	bx	lr
100081b6:	46c0      	nop			; (mov r8, r8)
100081b8:	10017db8 	.word	0x10017db8

100081bc <aon_sleep_timer_unregister_callback>:
 * Unregisters and disable a callback function implemented by the user.
 *
 */
void aon_sleep_timer_unregister_callback(void)
{
	aon_sleep_timer_callback = NULL;
100081bc:	2200      	movs	r2, #0
100081be:	4b01      	ldr	r3, [pc, #4]	; (100081c4 <aon_sleep_timer_unregister_callback+0x8>)
100081c0:	601a      	str	r2, [r3, #0]
}
100081c2:	4770      	bx	lr
100081c4:	10017db8 	.word	0x10017db8

100081c8 <aon_sleep_timer_init>:
 *
 * \param[in]     config       Pointer to the AON Sleep Timer configuration options struct
 *
 */
void aon_sleep_timer_init(const struct aon_sleep_timer_config *config)
{
100081c8:	b5f0      	push	{r4, r5, r6, r7, lr}
100081ca:	b083      	sub	sp, #12
	uint32_t aon_st_ctrl = 0;

	AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg = AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_RESETVALUE;
100081cc:	2200      	movs	r2, #0
100081ce:	4b2b      	ldr	r3, [pc, #172]	; (1000827c <aon_sleep_timer_init+0xb4>)
100081d0:	731a      	strb	r2, [r3, #12]
	if (config->wakeup == AON_SLEEP_TIMER_WAKEUP_ARM_BLE) {
100081d2:	7803      	ldrb	r3, [r0, #0]
100081d4:	2b02      	cmp	r3, #2
100081d6:	d105      	bne.n	100081e4 <aon_sleep_timer_init+0x1c>
		AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg |=
100081d8:	4a28      	ldr	r2, [pc, #160]	; (1000827c <aon_sleep_timer_init+0xb4>)
100081da:	7b11      	ldrb	r1, [r2, #12]
100081dc:	3301      	adds	r3, #1
100081de:	430b      	orrs	r3, r1
100081e0:	7313      	strb	r3, [r2, #12]
100081e2:	e005      	b.n	100081f0 <aon_sleep_timer_init+0x28>
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE |
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_BLE_ENABLE;
	} else if (config->wakeup == AON_SLEEP_TIMER_WAKEUP_ARM) {
100081e4:	2b01      	cmp	r3, #1
100081e6:	d103      	bne.n	100081f0 <aon_sleep_timer_init+0x28>
		AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg |=
100081e8:	4a24      	ldr	r2, [pc, #144]	; (1000827c <aon_sleep_timer_init+0xb4>)
100081ea:	7b11      	ldrb	r1, [r2, #12]
100081ec:	430b      	orrs	r3, r1
100081ee:	7313      	strb	r3, [r2, #12]
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE;
	}

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
100081f0:	4b23      	ldr	r3, [pc, #140]	; (10008280 <aon_sleep_timer_init+0xb8>)
100081f2:	681a      	ldr	r2, [r3, #0]
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
100081f4:	0053      	lsls	r3, r2, #1
100081f6:	d01f      	beq.n	10008238 <aon_sleep_timer_init+0x70>
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
100081f8:	4d21      	ldr	r5, [pc, #132]	; (10008280 <aon_sleep_timer_init+0xb8>)
100081fa:	2700      	movs	r7, #0

static void delay_cycle(uint32_t cycles)
{
	volatile uint32_t i = 0;

	for (i = 0; i < cycles*100; i++) {
100081fc:	262c      	movs	r6, #44	; 0x2c
100081fe:	36ff      	adds	r6, #255	; 0xff
10008200:	2180      	movs	r1, #128	; 0x80
10008202:	01c9      	lsls	r1, r1, #7
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE;
	}

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
10008204:	602f      	str	r7, [r5, #0]

static aon_sleep_timer_callback_t aon_sleep_timer_callback = NULL;

static void delay_cycle(uint32_t cycles)
{
	volatile uint32_t i = 0;
10008206:	9701      	str	r7, [sp, #4]

	for (i = 0; i < cycles*100; i++) {
10008208:	9701      	str	r7, [sp, #4]
1000820a:	9b01      	ldr	r3, [sp, #4]
1000820c:	42b3      	cmp	r3, r6
1000820e:	d806      	bhi.n	1000821e <aon_sleep_timer_init+0x56>
		asm volatile ("nop");
10008210:	46c0      	nop			; (mov r8, r8)

static void delay_cycle(uint32_t cycles)
{
	volatile uint32_t i = 0;

	for (i = 0; i < cycles*100; i++) {
10008212:	9b01      	ldr	r3, [sp, #4]
10008214:	3301      	adds	r3, #1
10008216:	9301      	str	r3, [sp, #4]
10008218:	9b01      	ldr	r3, [sp, #4]
1000821a:	42b3      	cmp	r3, r6
1000821c:	d9f8      	bls.n	10008210 <aon_sleep_timer_init+0x48>
1000821e:	7844      	ldrb	r4, [r0, #1]
10008220:	000b      	movs	r3, r1
10008222:	2c00      	cmp	r4, #0
10008224:	d103      	bne.n	1000822e <aon_sleep_timer_init+0x66>
10008226:	2380      	movs	r3, #128	; 0x80
10008228:	009b      	lsls	r3, r3, #2
1000822a:	e000      	b.n	1000822e <aon_sleep_timer_init+0x66>
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
		delay_cycle(3);
		while (aon_st_ctrl & ((config->mode == AON_SLEEP_TIMER_RELOAD_MODE) ?
				(1 << 9) : (1 << 14))) {
			aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
1000822c:	682a      	ldr	r2, [r5, #0]

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
		delay_cycle(3);
		while (aon_st_ctrl & ((config->mode == AON_SLEEP_TIMER_RELOAD_MODE) ?
1000822e:	4213      	tst	r3, r2
10008230:	d1fc      	bne.n	1000822c <aon_sleep_timer_init+0x64>
				(1 << 9) : (1 << 14))) {
			aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
		}
		aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
10008232:	682a      	ldr	r2, [r5, #0]
		AON_PWR_SEQ0->AON_ST_WAKEUP_CTRL.reg |=
				AON_PWR_SEQ_AON_ST_WAKEUP_CTRL_ARM_ENABLE;
	}

	aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	while (aon_st_ctrl & ((1UL << 31) - 1)) {
10008234:	0053      	lsls	r3, r2, #1
10008236:	d1e5      	bne.n	10008204 <aon_sleep_timer_init+0x3c>
			aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
		}
		aon_st_ctrl = AON_SLEEP_TIMER0->CONTROL.reg;
	}

	if (config->mode == AON_SLEEP_TIMER_RELOAD_MODE) {
10008238:	7843      	ldrb	r3, [r0, #1]
1000823a:	2b00      	cmp	r3, #0
1000823c:	d105      	bne.n	1000824a <aon_sleep_timer_init+0x82>
		/* Reload counter will start here */
		AON_SLEEP_TIMER0->SINGLE_COUNT_DURATION.reg = config->counter;
1000823e:	4b10      	ldr	r3, [pc, #64]	; (10008280 <aon_sleep_timer_init+0xb8>)
10008240:	6842      	ldr	r2, [r0, #4]
10008242:	605a      	str	r2, [r3, #4]
		AON_SLEEP_TIMER0->CONTROL.reg = AON_SLEEP_TIMER_CONTROL_RELOAD_ENABLE;
10008244:	2201      	movs	r2, #1
10008246:	601a      	str	r2, [r3, #0]
10008248:	e004      	b.n	10008254 <aon_sleep_timer_init+0x8c>
	} else {
		/* Single counter will start here */
		AON_SLEEP_TIMER0->SINGLE_COUNT_DURATION.reg = config->counter;
1000824a:	4b0d      	ldr	r3, [pc, #52]	; (10008280 <aon_sleep_timer_init+0xb8>)
1000824c:	6842      	ldr	r2, [r0, #4]
1000824e:	605a      	str	r2, [r3, #4]
		AON_SLEEP_TIMER0->CONTROL.reg = AON_SLEEP_TIMER_CONTROL_SINGLE_COUNT_ENABLE;
10008250:	2202      	movs	r2, #2
10008252:	601a      	str	r2, [r3, #0]
	}

	if (config->mode == AON_SLEEP_TIMER_SINGLE_MODE) {
10008254:	7843      	ldrb	r3, [r0, #1]
10008256:	2b01      	cmp	r3, #1
10008258:	d109      	bne.n	1000826e <aon_sleep_timer_init+0xa6>
		while ((AON_SLEEP_TIMER0->CONTROL.reg &
1000825a:	4909      	ldr	r1, [pc, #36]	; (10008280 <aon_sleep_timer_init+0xb8>)
1000825c:	22e0      	movs	r2, #224	; 0xe0
1000825e:	01d2      	lsls	r2, r2, #7
10008260:	680b      	ldr	r3, [r1, #0]
10008262:	4013      	ands	r3, r2
10008264:	4293      	cmp	r3, r2
10008266:	d1fb      	bne.n	10008260 <aon_sleep_timer_init+0x98>
				AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_Msk)
				!= AON_SLEEP_TIMER_CONTROL_SLP_TIMER_SINGLE_COUNT_ENABLE_DLY_Msk) {
		}
		AON_SLEEP_TIMER0->CONTROL.reg = 0;
10008268:	2200      	movs	r2, #0
1000826a:	4b05      	ldr	r3, [pc, #20]	; (10008280 <aon_sleep_timer_init+0xb8>)
1000826c:	601a      	str	r2, [r3, #0]
	}

	system_register_isr(RAM_ISR_TABLE_AON_SLEEP_TIMER_INDEX, (uint32_t)aon_sleep_timer_isr_handler);
1000826e:	4905      	ldr	r1, [pc, #20]	; (10008284 <aon_sleep_timer_init+0xbc>)
10008270:	202b      	movs	r0, #43	; 0x2b
10008272:	4b05      	ldr	r3, [pc, #20]	; (10008288 <aon_sleep_timer_init+0xc0>)
10008274:	4798      	blx	r3
}
10008276:	b003      	add	sp, #12
10008278:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000827a:	46c0      	nop			; (mov r8, r8)
1000827c:	4000e000 	.word	0x4000e000
10008280:	4000d000 	.word	0x4000d000
10008284:	10008195 	.word	0x10008195
10008288:	1000cdb5 	.word	0x1000cdb5

1000828c <_i2c_master_read_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
1000828c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000828e:	464f      	mov	r7, r9
10008290:	4646      	mov	r6, r8
10008292:	b4c0      	push	{r6, r7}
10008294:	4681      	mov	r9, r0
	Assert(config);
	
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2c *const i2c_module    = (module->hw);
	uint16_t length = packet->data_length;
10008296:	884d      	ldrh	r5, [r1, #2]

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
10008298:	2317      	movs	r3, #23
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2c *const i2c_module    = (module->hw);
	uint16_t length = packet->data_length;

	if (length == 0) {
1000829a:	2d00      	cmp	r5, #0
1000829c:	d02f      	beq.n	100082fe <_i2c_master_read_packet+0x72>
	Assert(module->hw);
	Assert(config);
	
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2c *const i2c_module    = (module->hw);
1000829e:	6802      	ldr	r2, [r0, #0]
 *
 * \param[in]  i2c_module  Pointer to software module structure
 */
static inline void i2c_wait_for_idle(I2c *const i2c_module)
{
	while (i2c_module->I2C_STATUS.bit.I2C_ACTIVE) {
100082a0:	2428      	movs	r4, #40	; 0x28
100082a2:	5d13      	ldrb	r3, [r2, r4]
100082a4:	07db      	lsls	r3, r3, #31
100082a6:	d4fc      	bmi.n	100082a2 <_i2c_master_read_packet+0x16>
	}

	i2c_wait_for_idle(i2c_module);

	/* Flush the FIFO */
	i2c_module->I2C_FLUSH.reg = 1;
100082a8:	2301      	movs	r3, #1
100082aa:	2434      	movs	r4, #52	; 0x34
100082ac:	5513      	strb	r3, [r2, r4]

	/* Enable I2C on bus (start condition). */
	i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_1;
100082ae:	3c14      	subs	r4, #20
100082b0:	5513      	strb	r3, [r2, r4]
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
100082b2:	880b      	ldrh	r3, [r1, #0]
100082b4:	005b      	lsls	r3, r3, #1
100082b6:	2402      	movs	r4, #2
100082b8:	34ff      	adds	r4, #255	; 0xff
100082ba:	4323      	orrs	r3, r4
100082bc:	b29b      	uxth	r3, r3
100082be:	8013      	strh	r3, [r2, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);
	
	uint16_t counter = 0;
100082c0:	2400      	movs	r4, #0
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
			(packet->address << 1) | I2C_TRANSFER_READ;
	do {
		status = i2c_module->RECEIVE_STATUS.reg;
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
100082c2:	2301      	movs	r3, #1
100082c4:	4698      	mov	r8, r3
	i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_1;
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
			(packet->address << 1) | I2C_TRANSFER_READ;
	do {
		status = i2c_module->RECEIVE_STATUS.reg;
100082c6:	7b13      	ldrb	r3, [r2, #12]
100082c8:	b2db      	uxtb	r3, r3
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
100082ca:	4640      	mov	r0, r8
100082cc:	4218      	tst	r0, r3
100082ce:	d006      	beq.n	100082de <_i2c_master_read_packet+0x52>
			packet->data[counter++] = i2c_module->RECEIVE_DATA.reg;
100082d0:	1c67      	adds	r7, r4, #1
100082d2:	7910      	ldrb	r0, [r2, #4]
100082d4:	4684      	mov	ip, r0
100082d6:	6848      	ldr	r0, [r1, #4]
100082d8:	4666      	mov	r6, ip
100082da:	5506      	strb	r6, [r0, r4]
100082dc:	b2bc      	uxth	r4, r7
	} while (counter < length); 
100082de:	42ac      	cmp	r4, r5
100082e0:	d3f1      	bcc.n	100082c6 <_i2c_master_read_packet+0x3a>

	/* Now check whether the core has sent the data out and free the bus. */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
100082e2:	06db      	lsls	r3, r3, #27
100082e4:	d403      	bmi.n	100082ee <_i2c_master_read_packet+0x62>
100082e6:	2110      	movs	r1, #16
		status = i2c_module->TRANSMIT_STATUS.reg;
100082e8:	7a13      	ldrb	r3, [r2, #8]
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
			packet->data[counter++] = i2c_module->RECEIVE_DATA.reg;
	} while (counter < length); 

	/* Now check whether the core has sent the data out and free the bus. */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
100082ea:	420b      	tst	r3, r1
100082ec:	d0fc      	beq.n	100082e8 <_i2c_master_read_packet+0x5c>
		status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition. */
	if (!module->no_stop) {
100082ee:	464b      	mov	r3, r9
100082f0:	7959      	ldrb	r1, [r3, #5]
		i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
	}

	return STATUS_OK;
100082f2:	2300      	movs	r3, #0
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
		status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition. */
	if (!module->no_stop) {
100082f4:	2900      	cmp	r1, #0
100082f6:	d102      	bne.n	100082fe <_i2c_master_read_packet+0x72>
		i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
100082f8:	3320      	adds	r3, #32
100082fa:	54d1      	strb	r1, [r2, r3]
	}

	return STATUS_OK;
100082fc:	2300      	movs	r3, #0
}
100082fe:	0018      	movs	r0, r3
10008300:	bc0c      	pop	{r2, r3}
10008302:	4690      	mov	r8, r2
10008304:	4699      	mov	r9, r3
10008306:	bdf0      	pop	{r4, r5, r6, r7, pc}

10008308 <_i2c_master_write_packet>:
 * \retval STATUS_OK                    The packet was write successfully
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008308:	b5f0      	push	{r4, r5, r6, r7, lr}
1000830a:	4684      	mov	ip, r0
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);
	
	I2c *const i2c_module = (module->hw);
1000830c:	6802      	ldr	r2, [r0, #0]
	uint16_t counter = 0;
	uint32_t status  = 0;

	uint16_t length = packet->data_length;
1000830e:	884e      	ldrh	r6, [r1, #2]
10008310:	2428      	movs	r4, #40	; 0x28
10008312:	5d13      	ldrb	r3, [r2, r4]
10008314:	07db      	lsls	r3, r3, #31
10008316:	d4fc      	bmi.n	10008312 <_i2c_master_write_packet+0xa>

	i2c_wait_for_idle(i2c_module);

	/* Flush the FIFO */
	i2c_module->I2C_FLUSH.reg = 1;
10008318:	2301      	movs	r3, #1
1000831a:	2434      	movs	r4, #52	; 0x34
1000831c:	5513      	strb	r3, [r2, r4]

	/* Enable I2C on bus (start condition) */
	i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_1;
1000831e:	3c14      	subs	r4, #20
10008320:	5513      	strb	r3, [r2, r4]

	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
10008322:	880b      	ldrh	r3, [r1, #0]
10008324:	005b      	lsls	r3, r3, #1
10008326:	34e0      	adds	r4, #224	; 0xe0
10008328:	4323      	orrs	r3, r4
1000832a:	b29b      	uxth	r3, r3
1000832c:	8013      	strh	r3, [r2, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);
	
	I2c *const i2c_module = (module->hw);
	uint16_t counter = 0;
1000832e:	2400      	movs	r4, #0
	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
			((packet->address) << 1) | I2C_TRANSFER_WRITE;
	do {
		status = i2c_module->TRANSMIT_STATUS.reg;
		if (status & I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk) {
10008330:	2501      	movs	r5, #1

	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
			((packet->address) << 1) | I2C_TRANSFER_WRITE;
	do {
		status = i2c_module->TRANSMIT_STATUS.reg;
10008332:	7a13      	ldrb	r3, [r2, #8]
10008334:	b2db      	uxtb	r3, r3
		if (status & I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk) {
10008336:	421d      	tst	r5, r3
10008338:	d004      	beq.n	10008344 <_i2c_master_write_packet+0x3c>
			i2c_module->TRANSMIT_DATA.reg = packet->data[counter++];
1000833a:	1c67      	adds	r7, r4, #1
1000833c:	6848      	ldr	r0, [r1, #4]
1000833e:	5d04      	ldrb	r4, [r0, r4]
10008340:	8014      	strh	r4, [r2, #0]
10008342:	b2bc      	uxth	r4, r7
		}
	} while (counter < length); 
10008344:	42b4      	cmp	r4, r6
10008346:	d3f4      	bcc.n	10008332 <_i2c_master_write_packet+0x2a>

	/* Now check whether the core has sent the data out and free the bus */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
10008348:	06db      	lsls	r3, r3, #27
1000834a:	d403      	bmi.n	10008354 <_i2c_master_write_packet+0x4c>
1000834c:	2110      	movs	r1, #16
			status = i2c_module->TRANSMIT_STATUS.reg;
1000834e:	7a13      	ldrb	r3, [r2, #8]
			i2c_module->TRANSMIT_DATA.reg = packet->data[counter++];
		}
	} while (counter < length); 

	/* Now check whether the core has sent the data out and free the bus */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
10008350:	420b      	tst	r3, r1
10008352:	d0fc      	beq.n	1000834e <_i2c_master_write_packet+0x46>
			status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition */
	if (!module->no_stop) {
10008354:	4663      	mov	r3, ip
10008356:	795b      	ldrb	r3, [r3, #5]
10008358:	2b00      	cmp	r3, #0
1000835a:	d102      	bne.n	10008362 <_i2c_master_write_packet+0x5a>
		i2c_module->I2C_ONBUS.reg = I2C_ONBUS_ONBUS_ENABLE_0;
1000835c:	2100      	movs	r1, #0
1000835e:	3320      	adds	r3, #32
10008360:	54d1      	strb	r1, [r2, r3]
	}

	return STATUS_OK;
}
10008362:	2000      	movs	r0, #0
10008364:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008366:	46c0      	nop			; (mov r8, r8)

10008368 <i2c_master_get_config_defaults>:
		struct i2c_master_config *const config)
{
	/* Sanity check */
	Assert(config);
	
	config->clock_source    = I2C_CLK_INPUT_3;
10008368:	2303      	movs	r3, #3
1000836a:	7003      	strb	r3, [r0, #0]
	config->clock_divider   = 0x10;
1000836c:	330d      	adds	r3, #13
1000836e:	8043      	strh	r3, [r0, #2]
	config->pin_number_pad0 = PIN_LP_GPIO_8;
10008370:	3b08      	subs	r3, #8
10008372:	6043      	str	r3, [r0, #4]
	config->pin_number_pad1 = PIN_LP_GPIO_9;
10008374:	3301      	adds	r3, #1
10008376:	60c3      	str	r3, [r0, #12]
	config->pinmux_sel_pad0 = MUX_LP_GPIO_8_I2C0_SDA;
10008378:	3b07      	subs	r3, #7
1000837a:	6083      	str	r3, [r0, #8]
	config->pinmux_sel_pad1 = MUX_LP_GPIO_9_I2C0_SCL;
1000837c:	6103      	str	r3, [r0, #16]
}
1000837e:	4770      	bx	lr

10008380 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		I2c *const hw,
		const struct i2c_master_config *const config)
{
10008380:	b570      	push	{r4, r5, r6, lr}
10008382:	0004      	movs	r4, r0
10008384:	0015      	movs	r5, r2
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);
	
	module->hw = hw;
10008386:	6001      	str	r1, [r0, #0]

	/* Sanity check arguments. */
	if ((module == NULL) || (config == NULL))
10008388:	2800      	cmp	r0, #0
1000838a:	d026      	beq.n	100083da <i2c_master_init+0x5a>
1000838c:	2a00      	cmp	r2, #0
1000838e:	d026      	beq.n	100083de <i2c_master_init+0x5e>
10008390:	2228      	movs	r2, #40	; 0x28
10008392:	5c8b      	ldrb	r3, [r1, r2]
10008394:	07db      	lsls	r3, r3, #31
10008396:	d4fc      	bmi.n	10008392 <i2c_master_init+0x12>
 *
 */
static inline void i2c_disable(I2c *const i2c_module)
{
	i2c_wait_for_idle(i2c_module);
	i2c_module->I2C_MODULE_ENABLE.reg = 0;
10008398:	2300      	movs	r3, #0
1000839a:	750b      	strb	r3, [r1, #20]
		return STATUS_ERR_INVALID_ARG;

	i2c_disable(module->hw);
	if (module->hw == I2C0) {
1000839c:	6823      	ldr	r3, [r4, #0]
1000839e:	4a11      	ldr	r2, [pc, #68]	; (100083e4 <i2c_master_init+0x64>)
100083a0:	4293      	cmp	r3, r2
100083a2:	d103      	bne.n	100083ac <i2c_master_init+0x2c>
		system_peripheral_reset(PERIPHERAL_I2C0_CORE);
100083a4:	2003      	movs	r0, #3
100083a6:	4b10      	ldr	r3, [pc, #64]	; (100083e8 <i2c_master_init+0x68>)
100083a8:	4798      	blx	r3
100083aa:	e006      	b.n	100083ba <i2c_master_init+0x3a>
	} else if (module->hw == I2C1) {
		system_peripheral_reset(PERIPHERAL_I2C1_CORE);
	} else {
		return STATUS_ERR_INVALID_ARG;
100083ac:	2017      	movs	r0, #23
		return STATUS_ERR_INVALID_ARG;

	i2c_disable(module->hw);
	if (module->hw == I2C0) {
		system_peripheral_reset(PERIPHERAL_I2C0_CORE);
	} else if (module->hw == I2C1) {
100083ae:	4a0f      	ldr	r2, [pc, #60]	; (100083ec <i2c_master_init+0x6c>)
100083b0:	4293      	cmp	r3, r2
100083b2:	d115      	bne.n	100083e0 <i2c_master_init+0x60>
		system_peripheral_reset(PERIPHERAL_I2C1_CORE);
100083b4:	3002      	adds	r0, #2
100083b6:	4b0c      	ldr	r3, [pc, #48]	; (100083e8 <i2c_master_init+0x68>)
100083b8:	4798      	blx	r3
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);

	I2c *const i2c_module = (module->hw);
100083ba:	6824      	ldr	r4, [r4, #0]

	/* Set the pinmux for this i2c module. */
	gpio_pinmux_cofiguration(config->pin_number_pad0, (uint16_t)(config->pinmux_sel_pad0));
100083bc:	8929      	ldrh	r1, [r5, #8]
100083be:	7928      	ldrb	r0, [r5, #4]
100083c0:	4e0b      	ldr	r6, [pc, #44]	; (100083f0 <i2c_master_init+0x70>)
100083c2:	47b0      	blx	r6
	gpio_pinmux_cofiguration(config->pin_number_pad1, (uint16_t)(config->pinmux_sel_pad1));
100083c4:	8a29      	ldrh	r1, [r5, #16]
100083c6:	7b28      	ldrb	r0, [r5, #12]
100083c8:	47b0      	blx	r6
	/* Set clock. */
	i2c_module->CLOCK_SOURCE_SELECT.reg = config->clock_source;
100083ca:	782b      	ldrb	r3, [r5, #0]
100083cc:	7423      	strb	r3, [r4, #16]
	i2c_module->I2C_CLK_DIVIDER.reg = I2C_CLK_DIVIDER_I2C_DIVIDE_RATIO(config->clock_divider);
100083ce:	886b      	ldrh	r3, [r5, #2]
100083d0:	8323      	strh	r3, [r4, #24]
	/* Enable master mode. */
	i2c_module->I2C_MASTER_MODE.reg = I2C_MASTER_MODE_MASTER_ENABLE_1;
100083d2:	2301      	movs	r3, #1
100083d4:	7723      	strb	r3, [r4, #28]
#endif

	/* Set config and return status. */
	_i2c_master_set_config(module, config);

	return STATUS_OK;
100083d6:	2000      	movs	r0, #0
100083d8:	e002      	b.n	100083e0 <i2c_master_init+0x60>
	
	module->hw = hw;

	/* Sanity check arguments. */
	if ((module == NULL) || (config == NULL))
		return STATUS_ERR_INVALID_ARG;
100083da:	2017      	movs	r0, #23
100083dc:	e000      	b.n	100083e0 <i2c_master_init+0x60>
100083de:	2017      	movs	r0, #23

	/* Set config and return status. */
	_i2c_master_set_config(module, config);

	return STATUS_OK;
}
100083e0:	bd70      	pop	{r4, r5, r6, pc}
100083e2:	46c0      	nop			; (mov r8, r8)
100083e4:	40003000 	.word	0x40003000
100083e8:	1000c94d 	.word	0x1000c94d
100083ec:	40003400 	.word	0x40003400
100083f0:	1000bed5 	.word	0x1000bed5

100083f4 <i2c_master_read_packet_wait>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
100083f4:	b510      	push	{r4, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
100083f6:	2800      	cmp	r0, #0
100083f8:	d008      	beq.n	1000840c <i2c_master_read_packet_wait+0x18>
		return STATUS_ERR_INVALID_ARG;
100083fa:	2317      	movs	r3, #23
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
100083fc:	2900      	cmp	r1, #0
100083fe:	d006      	beq.n	1000840e <i2c_master_read_packet_wait+0x1a>
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->no_stop = false;
10008400:	2300      	movs	r3, #0
10008402:	7143      	strb	r3, [r0, #5]

	return _i2c_master_read_packet(module, packet);
10008404:	4b03      	ldr	r3, [pc, #12]	; (10008414 <i2c_master_read_packet_wait+0x20>)
10008406:	4798      	blx	r3
10008408:	0003      	movs	r3, r0
1000840a:	e000      	b.n	1000840e <i2c_master_read_packet_wait+0x1a>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
		return STATUS_ERR_INVALID_ARG;
1000840c:	2317      	movs	r3, #23
#endif

	module->no_stop = false;

	return _i2c_master_read_packet(module, packet);
}
1000840e:	0018      	movs	r0, r3
10008410:	bd10      	pop	{r4, pc}
10008412:	46c0      	nop			; (mov r8, r8)
10008414:	1000828d 	.word	0x1000828d

10008418 <i2c_master_write_packet_wait>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008418:	b510      	push	{r4, lr}
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
1000841a:	2800      	cmp	r0, #0
1000841c:	d008      	beq.n	10008430 <i2c_master_write_packet_wait+0x18>
		return STATUS_ERR_INVALID_ARG;
1000841e:	2317      	movs	r3, #23
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
10008420:	2900      	cmp	r1, #0
10008422:	d006      	beq.n	10008432 <i2c_master_write_packet_wait+0x1a>
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->no_stop = false;
10008424:	2300      	movs	r3, #0
10008426:	7143      	strb	r3, [r0, #5]

	return _i2c_master_write_packet(module, packet);
10008428:	4b03      	ldr	r3, [pc, #12]	; (10008438 <i2c_master_write_packet_wait+0x20>)
1000842a:	4798      	blx	r3
1000842c:	0003      	movs	r3, r0
1000842e:	e000      	b.n	10008432 <i2c_master_write_packet_wait+0x1a>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
10008430:	2317      	movs	r3, #23
#endif

	module->no_stop = false;

	return _i2c_master_write_packet(module, packet);
}
10008432:	0018      	movs	r0, r3
10008434:	bd10      	pop	{r4, pc}
10008436:	46c0      	nop			; (mov r8, r8)
10008438:	10008309 	.word	0x10008309

1000843c <i2c_master_write_packet_wait_no_stop>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
1000843c:	b510      	push	{r4, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
1000843e:	2800      	cmp	r0, #0
10008440:	d008      	beq.n	10008454 <i2c_master_write_packet_wait_no_stop+0x18>
		return STATUS_ERR_INVALID_ARG;
10008442:	2317      	movs	r3, #23
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
10008444:	2900      	cmp	r1, #0
10008446:	d006      	beq.n	10008456 <i2c_master_write_packet_wait_no_stop+0x1a>
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->no_stop = true;
10008448:	3b16      	subs	r3, #22
1000844a:	7143      	strb	r3, [r0, #5]

	return _i2c_master_write_packet(module, packet);
1000844c:	4b03      	ldr	r3, [pc, #12]	; (1000845c <i2c_master_write_packet_wait_no_stop+0x20>)
1000844e:	4798      	blx	r3
10008450:	0003      	movs	r3, r0
10008452:	e000      	b.n	10008456 <i2c_master_write_packet_wait_no_stop+0x1a>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
10008454:	2317      	movs	r3, #23
#endif

	module->no_stop = true;

	return _i2c_master_write_packet(module, packet);
}
10008456:	0018      	movs	r0, r3
10008458:	bd10      	pop	{r4, pc}
1000845a:	46c0      	nop			; (mov r8, r8)
1000845c:	10008309 	.word	0x10008309

10008460 <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
10008460:	b510      	push	{r4, lr}
10008462:	b082      	sub	sp, #8
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
10008464:	2324      	movs	r3, #36	; 0x24
10008466:	4a25      	ldr	r2, [pc, #148]	; (100084fc <set_int_enable+0x9c>)
10008468:	5cd3      	ldrb	r3, [r2, r3]
1000846a:	2b00      	cmp	r3, #0
1000846c:	d019      	beq.n	100084a2 <set_int_enable+0x42>
        if (enable)
1000846e:	2800      	cmp	r0, #0
10008470:	d003      	beq.n	1000847a <set_int_enable+0x1a>
            tmp = BIT_DMP_INT_EN;
10008472:	2202      	movs	r2, #2
10008474:	466b      	mov	r3, sp
10008476:	71da      	strb	r2, [r3, #7]
10008478:	e002      	b.n	10008480 <set_int_enable+0x20>
        else
            tmp = 0x00;
1000847a:	2200      	movs	r2, #0
1000847c:	466b      	mov	r3, sp
1000847e:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
10008480:	4b1e      	ldr	r3, [pc, #120]	; (100084fc <set_int_enable+0x9c>)
10008482:	681a      	ldr	r2, [r3, #0]
10008484:	7c51      	ldrb	r1, [r2, #17]
10008486:	685b      	ldr	r3, [r3, #4]
10008488:	7818      	ldrb	r0, [r3, #0]
1000848a:	466b      	mov	r3, sp
1000848c:	3307      	adds	r3, #7
1000848e:	2201      	movs	r2, #1
10008490:	4c1b      	ldr	r4, [pc, #108]	; (10008500 <set_int_enable+0xa0>)
10008492:	47a0      	blx	r4
10008494:	2800      	cmp	r0, #0
10008496:	d127      	bne.n	100084e8 <set_int_enable+0x88>
            return -1;
        st.chip_cfg.int_enable = tmp;
10008498:	466b      	mov	r3, sp
1000849a:	79da      	ldrb	r2, [r3, #7]
1000849c:	4b17      	ldr	r3, [pc, #92]	; (100084fc <set_int_enable+0x9c>)
1000849e:	745a      	strb	r2, [r3, #17]
100084a0:	e02a      	b.n	100084f8 <set_int_enable+0x98>
    } else {
        if (!st.chip_cfg.sensors)
100084a2:	4b16      	ldr	r3, [pc, #88]	; (100084fc <set_int_enable+0x9c>)
100084a4:	7a9b      	ldrb	r3, [r3, #10]
100084a6:	2b00      	cmp	r3, #0
100084a8:	d021      	beq.n	100084ee <set_int_enable+0x8e>
            return -1;
        if (enable && st.chip_cfg.int_enable)
100084aa:	2800      	cmp	r0, #0
100084ac:	d008      	beq.n	100084c0 <set_int_enable+0x60>
100084ae:	4b13      	ldr	r3, [pc, #76]	; (100084fc <set_int_enable+0x9c>)
100084b0:	7c5b      	ldrb	r3, [r3, #17]
            return 0;
100084b2:	2000      	movs	r0, #0
            return -1;
        st.chip_cfg.int_enable = tmp;
    } else {
        if (!st.chip_cfg.sensors)
            return -1;
        if (enable && st.chip_cfg.int_enable)
100084b4:	2b00      	cmp	r3, #0
100084b6:	d11f      	bne.n	100084f8 <set_int_enable+0x98>
            return 0;
        if (enable)
            tmp = BIT_DATA_RDY_EN;
100084b8:	2201      	movs	r2, #1
100084ba:	466b      	mov	r3, sp
100084bc:	71da      	strb	r2, [r3, #7]
100084be:	e002      	b.n	100084c6 <set_int_enable+0x66>
        else
            tmp = 0x00;
100084c0:	2200      	movs	r2, #0
100084c2:	466b      	mov	r3, sp
100084c4:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
100084c6:	4b0d      	ldr	r3, [pc, #52]	; (100084fc <set_int_enable+0x9c>)
100084c8:	681a      	ldr	r2, [r3, #0]
100084ca:	7c51      	ldrb	r1, [r2, #17]
100084cc:	685b      	ldr	r3, [r3, #4]
100084ce:	7818      	ldrb	r0, [r3, #0]
100084d0:	466b      	mov	r3, sp
100084d2:	3307      	adds	r3, #7
100084d4:	2201      	movs	r2, #1
100084d6:	4c0a      	ldr	r4, [pc, #40]	; (10008500 <set_int_enable+0xa0>)
100084d8:	47a0      	blx	r4
100084da:	2800      	cmp	r0, #0
100084dc:	d10a      	bne.n	100084f4 <set_int_enable+0x94>
            return -1;
        st.chip_cfg.int_enable = tmp;
100084de:	466b      	mov	r3, sp
100084e0:	79da      	ldrb	r2, [r3, #7]
100084e2:	4b06      	ldr	r3, [pc, #24]	; (100084fc <set_int_enable+0x9c>)
100084e4:	745a      	strb	r2, [r3, #17]
100084e6:	e007      	b.n	100084f8 <set_int_enable+0x98>
        if (enable)
            tmp = BIT_DMP_INT_EN;
        else
            tmp = 0x00;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
            return -1;
100084e8:	2001      	movs	r0, #1
100084ea:	4240      	negs	r0, r0
100084ec:	e004      	b.n	100084f8 <set_int_enable+0x98>
        st.chip_cfg.int_enable = tmp;
    } else {
        if (!st.chip_cfg.sensors)
            return -1;
100084ee:	2001      	movs	r0, #1
100084f0:	4240      	negs	r0, r0
100084f2:	e001      	b.n	100084f8 <set_int_enable+0x98>
        if (enable)
            tmp = BIT_DATA_RDY_EN;
        else
            tmp = 0x00;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
            return -1;
100084f4:	2001      	movs	r0, #1
100084f6:	4240      	negs	r0, r0
        st.chip_cfg.int_enable = tmp;
    }
    return 0;
}
100084f8:	b002      	add	sp, #8
100084fa:	bd10      	pop	{r4, pc}
100084fc:	10017cf8 	.word	0x10017cf8
10008500:	1000a76d 	.word	0x1000a76d

10008504 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
10008504:	b510      	push	{r4, lr}
10008506:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
10008508:	4b79      	ldr	r3, [pc, #484]	; (100086f0 <mpu_reset_fifo+0x1ec>)
1000850a:	7a9b      	ldrb	r3, [r3, #10]
1000850c:	2b00      	cmp	r3, #0
1000850e:	d100      	bne.n	10008512 <mpu_reset_fifo+0xe>
10008510:	e0ce      	b.n	100086b0 <mpu_reset_fifo+0x1ac>
        return -1;

    data = 0;
10008512:	466b      	mov	r3, sp
10008514:	3307      	adds	r3, #7
10008516:	2200      	movs	r2, #0
10008518:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
1000851a:	4a75      	ldr	r2, [pc, #468]	; (100086f0 <mpu_reset_fifo+0x1ec>)
1000851c:	6811      	ldr	r1, [r2, #0]
1000851e:	7c49      	ldrb	r1, [r1, #17]
10008520:	6852      	ldr	r2, [r2, #4]
10008522:	7810      	ldrb	r0, [r2, #0]
10008524:	2201      	movs	r2, #1
10008526:	4c73      	ldr	r4, [pc, #460]	; (100086f4 <mpu_reset_fifo+0x1f0>)
10008528:	47a0      	blx	r4
1000852a:	2800      	cmp	r0, #0
1000852c:	d000      	beq.n	10008530 <mpu_reset_fifo+0x2c>
1000852e:	e0c2      	b.n	100086b6 <mpu_reset_fifo+0x1b2>
        return -1;
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
10008530:	4b6f      	ldr	r3, [pc, #444]	; (100086f0 <mpu_reset_fifo+0x1ec>)
10008532:	681a      	ldr	r2, [r3, #0]
10008534:	7951      	ldrb	r1, [r2, #5]
10008536:	685b      	ldr	r3, [r3, #4]
10008538:	7818      	ldrb	r0, [r3, #0]
1000853a:	466b      	mov	r3, sp
1000853c:	3307      	adds	r3, #7
1000853e:	2201      	movs	r2, #1
10008540:	4c6c      	ldr	r4, [pc, #432]	; (100086f4 <mpu_reset_fifo+0x1f0>)
10008542:	47a0      	blx	r4
10008544:	2800      	cmp	r0, #0
10008546:	d000      	beq.n	1000854a <mpu_reset_fifo+0x46>
10008548:	e0b8      	b.n	100086bc <mpu_reset_fifo+0x1b8>
        return -1;
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
1000854a:	4b69      	ldr	r3, [pc, #420]	; (100086f0 <mpu_reset_fifo+0x1ec>)
1000854c:	681a      	ldr	r2, [r3, #0]
1000854e:	7911      	ldrb	r1, [r2, #4]
10008550:	685b      	ldr	r3, [r3, #4]
10008552:	7818      	ldrb	r0, [r3, #0]
10008554:	466b      	mov	r3, sp
10008556:	3307      	adds	r3, #7
10008558:	2201      	movs	r2, #1
1000855a:	4c66      	ldr	r4, [pc, #408]	; (100086f4 <mpu_reset_fifo+0x1f0>)
1000855c:	47a0      	blx	r4
1000855e:	2800      	cmp	r0, #0
10008560:	d000      	beq.n	10008564 <mpu_reset_fifo+0x60>
10008562:	e0ae      	b.n	100086c2 <mpu_reset_fifo+0x1be>
        return -1;

    if (st.chip_cfg.dmp_on) {
10008564:	2324      	movs	r3, #36	; 0x24
10008566:	4a62      	ldr	r2, [pc, #392]	; (100086f0 <mpu_reset_fifo+0x1ec>)
10008568:	5cd3      	ldrb	r3, [r2, r3]
1000856a:	2b00      	cmp	r3, #0
1000856c:	d04f      	beq.n	1000860e <mpu_reset_fifo+0x10a>
        data = BIT_FIFO_RST | BIT_DMP_RST;
1000856e:	466b      	mov	r3, sp
10008570:	3307      	adds	r3, #7
10008572:	220c      	movs	r2, #12
10008574:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008576:	4a5e      	ldr	r2, [pc, #376]	; (100086f0 <mpu_reset_fifo+0x1ec>)
10008578:	6811      	ldr	r1, [r2, #0]
1000857a:	7909      	ldrb	r1, [r1, #4]
1000857c:	6852      	ldr	r2, [r2, #4]
1000857e:	7810      	ldrb	r0, [r2, #0]
10008580:	2201      	movs	r2, #1
10008582:	4c5c      	ldr	r4, [pc, #368]	; (100086f4 <mpu_reset_fifo+0x1f0>)
10008584:	47a0      	blx	r4
10008586:	2800      	cmp	r0, #0
10008588:	d000      	beq.n	1000858c <mpu_reset_fifo+0x88>
1000858a:	e09d      	b.n	100086c8 <mpu_reset_fifo+0x1c4>
            return -1;
        delay_ms(50);
1000858c:	3032      	adds	r0, #50	; 0x32
1000858e:	4b5a      	ldr	r3, [pc, #360]	; (100086f8 <mpu_reset_fifo+0x1f4>)
10008590:	4798      	blx	r3
        data = BIT_DMP_EN | BIT_FIFO_EN;
10008592:	22c0      	movs	r2, #192	; 0xc0
10008594:	466b      	mov	r3, sp
10008596:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
10008598:	4b55      	ldr	r3, [pc, #340]	; (100086f0 <mpu_reset_fifo+0x1ec>)
1000859a:	7a9b      	ldrb	r3, [r3, #10]
1000859c:	07db      	lsls	r3, r3, #31
1000859e:	d502      	bpl.n	100085a6 <mpu_reset_fifo+0xa2>
            data |= BIT_AUX_IF_EN;
100085a0:	3220      	adds	r2, #32
100085a2:	466b      	mov	r3, sp
100085a4:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
100085a6:	4b52      	ldr	r3, [pc, #328]	; (100086f0 <mpu_reset_fifo+0x1ec>)
100085a8:	681a      	ldr	r2, [r3, #0]
100085aa:	7911      	ldrb	r1, [r2, #4]
100085ac:	685b      	ldr	r3, [r3, #4]
100085ae:	7818      	ldrb	r0, [r3, #0]
100085b0:	466b      	mov	r3, sp
100085b2:	3307      	adds	r3, #7
100085b4:	2201      	movs	r2, #1
100085b6:	4c4f      	ldr	r4, [pc, #316]	; (100086f4 <mpu_reset_fifo+0x1f0>)
100085b8:	47a0      	blx	r4
100085ba:	2800      	cmp	r0, #0
100085bc:	d000      	beq.n	100085c0 <mpu_reset_fifo+0xbc>
100085be:	e086      	b.n	100086ce <mpu_reset_fifo+0x1ca>
            return -1;
        if (st.chip_cfg.int_enable)
100085c0:	4b4b      	ldr	r3, [pc, #300]	; (100086f0 <mpu_reset_fifo+0x1ec>)
100085c2:	7c5b      	ldrb	r3, [r3, #17]
100085c4:	2b00      	cmp	r3, #0
100085c6:	d003      	beq.n	100085d0 <mpu_reset_fifo+0xcc>
            data = BIT_DMP_INT_EN;
100085c8:	2202      	movs	r2, #2
100085ca:	466b      	mov	r3, sp
100085cc:	71da      	strb	r2, [r3, #7]
100085ce:	e002      	b.n	100085d6 <mpu_reset_fifo+0xd2>
        else
            data = 0;
100085d0:	2200      	movs	r2, #0
100085d2:	466b      	mov	r3, sp
100085d4:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
100085d6:	4b46      	ldr	r3, [pc, #280]	; (100086f0 <mpu_reset_fifo+0x1ec>)
100085d8:	681a      	ldr	r2, [r3, #0]
100085da:	7c51      	ldrb	r1, [r2, #17]
100085dc:	685b      	ldr	r3, [r3, #4]
100085de:	7818      	ldrb	r0, [r3, #0]
100085e0:	466b      	mov	r3, sp
100085e2:	3307      	adds	r3, #7
100085e4:	2201      	movs	r2, #1
100085e6:	4c43      	ldr	r4, [pc, #268]	; (100086f4 <mpu_reset_fifo+0x1f0>)
100085e8:	47a0      	blx	r4
100085ea:	2800      	cmp	r0, #0
100085ec:	d172      	bne.n	100086d4 <mpu_reset_fifo+0x1d0>
            return -1;
        data = 0;
100085ee:	466b      	mov	r3, sp
100085f0:	3307      	adds	r3, #7
100085f2:	2200      	movs	r2, #0
100085f4:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
100085f6:	4a3e      	ldr	r2, [pc, #248]	; (100086f0 <mpu_reset_fifo+0x1ec>)
100085f8:	6811      	ldr	r1, [r2, #0]
100085fa:	7949      	ldrb	r1, [r1, #5]
100085fc:	6852      	ldr	r2, [r2, #4]
100085fe:	7810      	ldrb	r0, [r2, #0]
10008600:	2201      	movs	r2, #1
10008602:	4c3c      	ldr	r4, [pc, #240]	; (100086f4 <mpu_reset_fifo+0x1f0>)
10008604:	47a0      	blx	r4
10008606:	1e43      	subs	r3, r0, #1
10008608:	4198      	sbcs	r0, r3
1000860a:	4240      	negs	r0, r0
1000860c:	e06d      	b.n	100086ea <mpu_reset_fifo+0x1e6>
            return -1;
    } else {
        data = BIT_FIFO_RST;
1000860e:	466b      	mov	r3, sp
10008610:	3307      	adds	r3, #7
10008612:	2204      	movs	r2, #4
10008614:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008616:	4a36      	ldr	r2, [pc, #216]	; (100086f0 <mpu_reset_fifo+0x1ec>)
10008618:	6811      	ldr	r1, [r2, #0]
1000861a:	7909      	ldrb	r1, [r1, #4]
1000861c:	6852      	ldr	r2, [r2, #4]
1000861e:	7810      	ldrb	r0, [r2, #0]
10008620:	2201      	movs	r2, #1
10008622:	4c34      	ldr	r4, [pc, #208]	; (100086f4 <mpu_reset_fifo+0x1f0>)
10008624:	47a0      	blx	r4
10008626:	2800      	cmp	r0, #0
10008628:	d157      	bne.n	100086da <mpu_reset_fifo+0x1d6>
            return -1;
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
1000862a:	4b31      	ldr	r3, [pc, #196]	; (100086f0 <mpu_reset_fifo+0x1ec>)
1000862c:	7c9b      	ldrb	r3, [r3, #18]
1000862e:	2b00      	cmp	r3, #0
10008630:	d103      	bne.n	1000863a <mpu_reset_fifo+0x136>
10008632:	4b2f      	ldr	r3, [pc, #188]	; (100086f0 <mpu_reset_fifo+0x1ec>)
10008634:	7a9b      	ldrb	r3, [r3, #10]
10008636:	07db      	lsls	r3, r3, #31
10008638:	d403      	bmi.n	10008642 <mpu_reset_fifo+0x13e>
            data = BIT_FIFO_EN;
1000863a:	2240      	movs	r2, #64	; 0x40
1000863c:	466b      	mov	r3, sp
1000863e:	71da      	strb	r2, [r3, #7]
10008640:	e002      	b.n	10008648 <mpu_reset_fifo+0x144>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
10008642:	2260      	movs	r2, #96	; 0x60
10008644:	466b      	mov	r3, sp
10008646:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
10008648:	4b29      	ldr	r3, [pc, #164]	; (100086f0 <mpu_reset_fifo+0x1ec>)
1000864a:	681a      	ldr	r2, [r3, #0]
1000864c:	7911      	ldrb	r1, [r2, #4]
1000864e:	685b      	ldr	r3, [r3, #4]
10008650:	7818      	ldrb	r0, [r3, #0]
10008652:	466b      	mov	r3, sp
10008654:	3307      	adds	r3, #7
10008656:	2201      	movs	r2, #1
10008658:	4c26      	ldr	r4, [pc, #152]	; (100086f4 <mpu_reset_fifo+0x1f0>)
1000865a:	47a0      	blx	r4
1000865c:	2800      	cmp	r0, #0
1000865e:	d13f      	bne.n	100086e0 <mpu_reset_fifo+0x1dc>
            return -1;
        delay_ms(50);
10008660:	3032      	adds	r0, #50	; 0x32
10008662:	4b25      	ldr	r3, [pc, #148]	; (100086f8 <mpu_reset_fifo+0x1f4>)
10008664:	4798      	blx	r3
        if (st.chip_cfg.int_enable)
10008666:	4b22      	ldr	r3, [pc, #136]	; (100086f0 <mpu_reset_fifo+0x1ec>)
10008668:	7c5b      	ldrb	r3, [r3, #17]
1000866a:	2b00      	cmp	r3, #0
1000866c:	d003      	beq.n	10008676 <mpu_reset_fifo+0x172>
            data = BIT_DATA_RDY_EN;
1000866e:	2201      	movs	r2, #1
10008670:	466b      	mov	r3, sp
10008672:	71da      	strb	r2, [r3, #7]
10008674:	e002      	b.n	1000867c <mpu_reset_fifo+0x178>
        else
            data = 0;
10008676:	2200      	movs	r2, #0
10008678:	466b      	mov	r3, sp
1000867a:	71da      	strb	r2, [r3, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
1000867c:	4b1c      	ldr	r3, [pc, #112]	; (100086f0 <mpu_reset_fifo+0x1ec>)
1000867e:	681a      	ldr	r2, [r3, #0]
10008680:	7c51      	ldrb	r1, [r2, #17]
10008682:	685b      	ldr	r3, [r3, #4]
10008684:	7818      	ldrb	r0, [r3, #0]
10008686:	466b      	mov	r3, sp
10008688:	3307      	adds	r3, #7
1000868a:	2201      	movs	r2, #1
1000868c:	4c19      	ldr	r4, [pc, #100]	; (100086f4 <mpu_reset_fifo+0x1f0>)
1000868e:	47a0      	blx	r4
10008690:	2800      	cmp	r0, #0
10008692:	d128      	bne.n	100086e6 <mpu_reset_fifo+0x1e2>
            return -1;
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
10008694:	4a16      	ldr	r2, [pc, #88]	; (100086f0 <mpu_reset_fifo+0x1ec>)
10008696:	0013      	movs	r3, r2
10008698:	3310      	adds	r3, #16
1000869a:	6811      	ldr	r1, [r2, #0]
1000869c:	7949      	ldrb	r1, [r1, #5]
1000869e:	6852      	ldr	r2, [r2, #4]
100086a0:	7810      	ldrb	r0, [r2, #0]
100086a2:	2201      	movs	r2, #1
100086a4:	4c13      	ldr	r4, [pc, #76]	; (100086f4 <mpu_reset_fifo+0x1f0>)
100086a6:	47a0      	blx	r4
100086a8:	1e43      	subs	r3, r0, #1
100086aa:	4198      	sbcs	r0, r3
100086ac:	4240      	negs	r0, r0
100086ae:	e01c      	b.n	100086ea <mpu_reset_fifo+0x1e6>
int mpu_reset_fifo(void)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
100086b0:	2001      	movs	r0, #1
100086b2:	4240      	negs	r0, r0
100086b4:	e019      	b.n	100086ea <mpu_reset_fifo+0x1e6>

    data = 0;
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
        return -1;
100086b6:	2001      	movs	r0, #1
100086b8:	4240      	negs	r0, r0
100086ba:	e016      	b.n	100086ea <mpu_reset_fifo+0x1e6>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
        return -1;
100086bc:	2001      	movs	r0, #1
100086be:	4240      	negs	r0, r0
100086c0:	e013      	b.n	100086ea <mpu_reset_fifo+0x1e6>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
        return -1;
100086c2:	2001      	movs	r0, #1
100086c4:	4240      	negs	r0, r0
100086c6:	e010      	b.n	100086ea <mpu_reset_fifo+0x1e6>

    if (st.chip_cfg.dmp_on) {
        data = BIT_FIFO_RST | BIT_DMP_RST;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
100086c8:	2001      	movs	r0, #1
100086ca:	4240      	negs	r0, r0
100086cc:	e00d      	b.n	100086ea <mpu_reset_fifo+0x1e6>
        delay_ms(50);
        data = BIT_DMP_EN | BIT_FIFO_EN;
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
            data |= BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
100086ce:	2001      	movs	r0, #1
100086d0:	4240      	negs	r0, r0
100086d2:	e00a      	b.n	100086ea <mpu_reset_fifo+0x1e6>
        if (st.chip_cfg.int_enable)
            data = BIT_DMP_INT_EN;
        else
            data = 0;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
            return -1;
100086d4:	2001      	movs	r0, #1
100086d6:	4240      	negs	r0, r0
100086d8:	e007      	b.n	100086ea <mpu_reset_fifo+0x1e6>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
            return -1;
    } else {
        data = BIT_FIFO_RST;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
100086da:	2001      	movs	r0, #1
100086dc:	4240      	negs	r0, r0
100086de:	e004      	b.n	100086ea <mpu_reset_fifo+0x1e6>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
            data = BIT_FIFO_EN;
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
            return -1;
100086e0:	2001      	movs	r0, #1
100086e2:	4240      	negs	r0, r0
100086e4:	e001      	b.n	100086ea <mpu_reset_fifo+0x1e6>
        if (st.chip_cfg.int_enable)
            data = BIT_DATA_RDY_EN;
        else
            data = 0;
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
            return -1;
100086e6:	2001      	movs	r0, #1
100086e8:	4240      	negs	r0, r0
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
            return -1;
    }
    return 0;
}
100086ea:	b002      	add	sp, #8
100086ec:	bd10      	pop	{r4, pc}
100086ee:	46c0      	nop			; (mov r8, r8)
100086f0:	10017cf8 	.word	0x10017cf8
100086f4:	1000a76d 	.word	0x1000a76d
100086f8:	10008129 	.word	0x10008129

100086fc <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
100086fc:	b510      	push	{r4, lr}
100086fe:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
10008700:	4b24      	ldr	r3, [pc, #144]	; (10008794 <mpu_set_gyro_fsr+0x98>)
10008702:	7a9b      	ldrb	r3, [r3, #10]
10008704:	2b00      	cmp	r3, #0
10008706:	d03b      	beq.n	10008780 <mpu_set_gyro_fsr+0x84>
        return -1;

    switch (fsr) {
10008708:	23fa      	movs	r3, #250	; 0xfa
1000870a:	005b      	lsls	r3, r3, #1
1000870c:	4298      	cmp	r0, r3
1000870e:	d010      	beq.n	10008732 <mpu_set_gyro_fsr+0x36>
10008710:	d802      	bhi.n	10008718 <mpu_set_gyro_fsr+0x1c>
10008712:	28fa      	cmp	r0, #250	; 0xfa
10008714:	d009      	beq.n	1000872a <mpu_set_gyro_fsr+0x2e>
10008716:	e036      	b.n	10008786 <mpu_set_gyro_fsr+0x8a>
10008718:	23fa      	movs	r3, #250	; 0xfa
1000871a:	009b      	lsls	r3, r3, #2
1000871c:	4298      	cmp	r0, r3
1000871e:	d00c      	beq.n	1000873a <mpu_set_gyro_fsr+0x3e>
10008720:	23fa      	movs	r3, #250	; 0xfa
10008722:	00db      	lsls	r3, r3, #3
10008724:	4298      	cmp	r0, r3
10008726:	d00c      	beq.n	10008742 <mpu_set_gyro_fsr+0x46>
10008728:	e02d      	b.n	10008786 <mpu_set_gyro_fsr+0x8a>
    case 250:
        data = INV_FSR_250DPS << 3;
1000872a:	2200      	movs	r2, #0
1000872c:	466b      	mov	r3, sp
1000872e:	71da      	strb	r2, [r3, #7]
        break;
10008730:	e00a      	b.n	10008748 <mpu_set_gyro_fsr+0x4c>
    case 500:
        data = INV_FSR_500DPS << 3;
10008732:	2208      	movs	r2, #8
10008734:	466b      	mov	r3, sp
10008736:	71da      	strb	r2, [r3, #7]
        break;
10008738:	e006      	b.n	10008748 <mpu_set_gyro_fsr+0x4c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
1000873a:	2210      	movs	r2, #16
1000873c:	466b      	mov	r3, sp
1000873e:	71da      	strb	r2, [r3, #7]
        break;
10008740:	e002      	b.n	10008748 <mpu_set_gyro_fsr+0x4c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
10008742:	2218      	movs	r2, #24
10008744:	466b      	mov	r3, sp
10008746:	71da      	strb	r2, [r3, #7]
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
10008748:	466b      	mov	r3, sp
1000874a:	3307      	adds	r3, #7
1000874c:	781b      	ldrb	r3, [r3, #0]
1000874e:	4a11      	ldr	r2, [pc, #68]	; (10008794 <mpu_set_gyro_fsr+0x98>)
10008750:	7a12      	ldrb	r2, [r2, #8]
10008752:	08db      	lsrs	r3, r3, #3
        return 0;
10008754:	2000      	movs	r0, #0
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
10008756:	429a      	cmp	r2, r3
10008758:	d01a      	beq.n	10008790 <mpu_set_gyro_fsr+0x94>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
1000875a:	4b0e      	ldr	r3, [pc, #56]	; (10008794 <mpu_set_gyro_fsr+0x98>)
1000875c:	681a      	ldr	r2, [r3, #0]
1000875e:	7991      	ldrb	r1, [r2, #6]
10008760:	685b      	ldr	r3, [r3, #4]
10008762:	7818      	ldrb	r0, [r3, #0]
10008764:	466b      	mov	r3, sp
10008766:	3307      	adds	r3, #7
10008768:	2201      	movs	r2, #1
1000876a:	4c0b      	ldr	r4, [pc, #44]	; (10008798 <mpu_set_gyro_fsr+0x9c>)
1000876c:	47a0      	blx	r4
1000876e:	2800      	cmp	r0, #0
10008770:	d10c      	bne.n	1000878c <mpu_set_gyro_fsr+0x90>
        return -1;
    st.chip_cfg.gyro_fsr = data >> 3;
10008772:	466b      	mov	r3, sp
10008774:	3307      	adds	r3, #7
10008776:	781b      	ldrb	r3, [r3, #0]
10008778:	08db      	lsrs	r3, r3, #3
1000877a:	4a06      	ldr	r2, [pc, #24]	; (10008794 <mpu_set_gyro_fsr+0x98>)
1000877c:	7213      	strb	r3, [r2, #8]
    return 0;
1000877e:	e007      	b.n	10008790 <mpu_set_gyro_fsr+0x94>
int mpu_set_gyro_fsr(unsigned short fsr)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
10008780:	2001      	movs	r0, #1
10008782:	4240      	negs	r0, r0
10008784:	e004      	b.n	10008790 <mpu_set_gyro_fsr+0x94>
        break;
    case 2000:
        data = INV_FSR_2000DPS << 3;
        break;
    default:
        return -1;
10008786:	2001      	movs	r0, #1
10008788:	4240      	negs	r0, r0
1000878a:	e001      	b.n	10008790 <mpu_set_gyro_fsr+0x94>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
        return 0;
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
        return -1;
1000878c:	2001      	movs	r0, #1
1000878e:	4240      	negs	r0, r0
    st.chip_cfg.gyro_fsr = data >> 3;
    return 0;
}
10008790:	b002      	add	sp, #8
10008792:	bd10      	pop	{r4, pc}
10008794:	10017cf8 	.word	0x10017cf8
10008798:	1000a76d 	.word	0x1000a76d

1000879c <mpu_get_accel_fsr>:
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
    switch (st.chip_cfg.accel_fsr) {
1000879c:	4b11      	ldr	r3, [pc, #68]	; (100087e4 <mpu_get_accel_fsr+0x48>)
1000879e:	7a5b      	ldrb	r3, [r3, #9]
100087a0:	2b01      	cmp	r3, #1
100087a2:	d009      	beq.n	100087b8 <mpu_get_accel_fsr+0x1c>
100087a4:	2b00      	cmp	r3, #0
100087a6:	d004      	beq.n	100087b2 <mpu_get_accel_fsr+0x16>
100087a8:	2b02      	cmp	r3, #2
100087aa:	d008      	beq.n	100087be <mpu_get_accel_fsr+0x22>
100087ac:	2b03      	cmp	r3, #3
100087ae:	d009      	beq.n	100087c4 <mpu_get_accel_fsr+0x28>
100087b0:	e014      	b.n	100087dc <mpu_get_accel_fsr+0x40>
    case INV_FSR_2G:
        fsr[0] = 2;
100087b2:	2302      	movs	r3, #2
100087b4:	7003      	strb	r3, [r0, #0]
        break;
100087b6:	e007      	b.n	100087c8 <mpu_get_accel_fsr+0x2c>
    case INV_FSR_4G:
        fsr[0] = 4;
100087b8:	2304      	movs	r3, #4
100087ba:	7003      	strb	r3, [r0, #0]
        break;
100087bc:	e004      	b.n	100087c8 <mpu_get_accel_fsr+0x2c>
    case INV_FSR_8G:
        fsr[0] = 8;
100087be:	2308      	movs	r3, #8
100087c0:	7003      	strb	r3, [r0, #0]
        break;
100087c2:	e001      	b.n	100087c8 <mpu_get_accel_fsr+0x2c>
    case INV_FSR_16G:
        fsr[0] = 16;
100087c4:	2310      	movs	r3, #16
100087c6:	7003      	strb	r3, [r0, #0]
        break;
    default:
        return -1;
    }
    if (st.chip_cfg.accel_half)
100087c8:	4b06      	ldr	r3, [pc, #24]	; (100087e4 <mpu_get_accel_fsr+0x48>)
100087ca:	7cda      	ldrb	r2, [r3, #19]
        fsr[0] <<= 1;
    return 0;
100087cc:	2300      	movs	r3, #0
        fsr[0] = 16;
        break;
    default:
        return -1;
    }
    if (st.chip_cfg.accel_half)
100087ce:	2a00      	cmp	r2, #0
100087d0:	d006      	beq.n	100087e0 <mpu_get_accel_fsr+0x44>
        fsr[0] <<= 1;
100087d2:	7803      	ldrb	r3, [r0, #0]
100087d4:	005b      	lsls	r3, r3, #1
100087d6:	7003      	strb	r3, [r0, #0]
    return 0;
100087d8:	2300      	movs	r3, #0
100087da:	e001      	b.n	100087e0 <mpu_get_accel_fsr+0x44>
        break;
    case INV_FSR_16G:
        fsr[0] = 16;
        break;
    default:
        return -1;
100087dc:	2301      	movs	r3, #1
100087de:	425b      	negs	r3, r3
    }
    if (st.chip_cfg.accel_half)
        fsr[0] <<= 1;
    return 0;
}
100087e0:	0018      	movs	r0, r3
100087e2:	4770      	bx	lr
100087e4:	10017cf8 	.word	0x10017cf8

100087e8 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
100087e8:	b510      	push	{r4, lr}
100087ea:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
100087ec:	4b21      	ldr	r3, [pc, #132]	; (10008874 <mpu_set_accel_fsr+0x8c>)
100087ee:	7a9b      	ldrb	r3, [r3, #10]
100087f0:	2b00      	cmp	r3, #0
100087f2:	d035      	beq.n	10008860 <mpu_set_accel_fsr+0x78>
        return -1;

    switch (fsr) {
100087f4:	2804      	cmp	r0, #4
100087f6:	d00c      	beq.n	10008812 <mpu_set_accel_fsr+0x2a>
100087f8:	d802      	bhi.n	10008800 <mpu_set_accel_fsr+0x18>
100087fa:	2802      	cmp	r0, #2
100087fc:	d005      	beq.n	1000880a <mpu_set_accel_fsr+0x22>
100087fe:	e032      	b.n	10008866 <mpu_set_accel_fsr+0x7e>
10008800:	2808      	cmp	r0, #8
10008802:	d00a      	beq.n	1000881a <mpu_set_accel_fsr+0x32>
10008804:	2810      	cmp	r0, #16
10008806:	d00c      	beq.n	10008822 <mpu_set_accel_fsr+0x3a>
10008808:	e02d      	b.n	10008866 <mpu_set_accel_fsr+0x7e>
    case 2:
        data = INV_FSR_2G << 3;
1000880a:	2200      	movs	r2, #0
1000880c:	466b      	mov	r3, sp
1000880e:	71da      	strb	r2, [r3, #7]
        break;
10008810:	e00a      	b.n	10008828 <mpu_set_accel_fsr+0x40>
    case 4:
        data = INV_FSR_4G << 3;
10008812:	2208      	movs	r2, #8
10008814:	466b      	mov	r3, sp
10008816:	71da      	strb	r2, [r3, #7]
        break;
10008818:	e006      	b.n	10008828 <mpu_set_accel_fsr+0x40>
    case 8:
        data = INV_FSR_8G << 3;
1000881a:	2210      	movs	r2, #16
1000881c:	466b      	mov	r3, sp
1000881e:	71da      	strb	r2, [r3, #7]
        break;
10008820:	e002      	b.n	10008828 <mpu_set_accel_fsr+0x40>
    case 16:
        data = INV_FSR_16G << 3;
10008822:	2218      	movs	r2, #24
10008824:	466b      	mov	r3, sp
10008826:	71da      	strb	r2, [r3, #7]
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
10008828:	466b      	mov	r3, sp
1000882a:	3307      	adds	r3, #7
1000882c:	781b      	ldrb	r3, [r3, #0]
1000882e:	4a11      	ldr	r2, [pc, #68]	; (10008874 <mpu_set_accel_fsr+0x8c>)
10008830:	7a52      	ldrb	r2, [r2, #9]
10008832:	08db      	lsrs	r3, r3, #3
        return 0;
10008834:	2000      	movs	r0, #0
        break;
    default:
        return -1;
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
10008836:	429a      	cmp	r2, r3
10008838:	d01a      	beq.n	10008870 <mpu_set_accel_fsr+0x88>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
1000883a:	4b0e      	ldr	r3, [pc, #56]	; (10008874 <mpu_set_accel_fsr+0x8c>)
1000883c:	681a      	ldr	r2, [r3, #0]
1000883e:	79d1      	ldrb	r1, [r2, #7]
10008840:	685b      	ldr	r3, [r3, #4]
10008842:	7818      	ldrb	r0, [r3, #0]
10008844:	466b      	mov	r3, sp
10008846:	3307      	adds	r3, #7
10008848:	2201      	movs	r2, #1
1000884a:	4c0b      	ldr	r4, [pc, #44]	; (10008878 <mpu_set_accel_fsr+0x90>)
1000884c:	47a0      	blx	r4
1000884e:	2800      	cmp	r0, #0
10008850:	d10c      	bne.n	1000886c <mpu_set_accel_fsr+0x84>
        return -1;
    st.chip_cfg.accel_fsr = data >> 3;
10008852:	466b      	mov	r3, sp
10008854:	3307      	adds	r3, #7
10008856:	781b      	ldrb	r3, [r3, #0]
10008858:	08db      	lsrs	r3, r3, #3
1000885a:	4a06      	ldr	r2, [pc, #24]	; (10008874 <mpu_set_accel_fsr+0x8c>)
1000885c:	7253      	strb	r3, [r2, #9]
    return 0;
1000885e:	e007      	b.n	10008870 <mpu_set_accel_fsr+0x88>
int mpu_set_accel_fsr(unsigned char fsr)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
10008860:	2001      	movs	r0, #1
10008862:	4240      	negs	r0, r0
10008864:	e004      	b.n	10008870 <mpu_set_accel_fsr+0x88>
        break;
    case 16:
        data = INV_FSR_16G << 3;
        break;
    default:
        return -1;
10008866:	2001      	movs	r0, #1
10008868:	4240      	negs	r0, r0
1000886a:	e001      	b.n	10008870 <mpu_set_accel_fsr+0x88>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
        return 0;
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
        return -1;
1000886c:	2001      	movs	r0, #1
1000886e:	4240      	negs	r0, r0
    st.chip_cfg.accel_fsr = data >> 3;
    return 0;
}
10008870:	b002      	add	sp, #8
10008872:	bd10      	pop	{r4, pc}
10008874:	10017cf8 	.word	0x10017cf8
10008878:	1000a76d 	.word	0x1000a76d

1000887c <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
1000887c:	b510      	push	{r4, lr}
1000887e:	b082      	sub	sp, #8
    unsigned char data;

    if (!(st.chip_cfg.sensors))
10008880:	4b2b      	ldr	r3, [pc, #172]	; (10008930 <mpu_set_lpf+0xb4>)
10008882:	7a9b      	ldrb	r3, [r3, #10]
10008884:	2b00      	cmp	r3, #0
10008886:	d049      	beq.n	1000891c <mpu_set_lpf+0xa0>
        return -1;

    if (lpf >= 188)
10008888:	28bb      	cmp	r0, #187	; 0xbb
1000888a:	d903      	bls.n	10008894 <mpu_set_lpf+0x18>
        data = INV_FILTER_188HZ;
1000888c:	2201      	movs	r2, #1
1000888e:	466b      	mov	r3, sp
10008890:	71da      	strb	r2, [r3, #7]
10008892:	e01a      	b.n	100088ca <mpu_set_lpf+0x4e>
    else if (lpf >= 98)
10008894:	2861      	cmp	r0, #97	; 0x61
10008896:	d903      	bls.n	100088a0 <mpu_set_lpf+0x24>
        data = INV_FILTER_98HZ;
10008898:	2202      	movs	r2, #2
1000889a:	466b      	mov	r3, sp
1000889c:	71da      	strb	r2, [r3, #7]
1000889e:	e014      	b.n	100088ca <mpu_set_lpf+0x4e>
    else if (lpf >= 42)
100088a0:	2829      	cmp	r0, #41	; 0x29
100088a2:	d903      	bls.n	100088ac <mpu_set_lpf+0x30>
        data = INV_FILTER_42HZ;
100088a4:	2203      	movs	r2, #3
100088a6:	466b      	mov	r3, sp
100088a8:	71da      	strb	r2, [r3, #7]
100088aa:	e00e      	b.n	100088ca <mpu_set_lpf+0x4e>
    else if (lpf >= 20)
100088ac:	2813      	cmp	r0, #19
100088ae:	d903      	bls.n	100088b8 <mpu_set_lpf+0x3c>
        data = INV_FILTER_20HZ;
100088b0:	2204      	movs	r2, #4
100088b2:	466b      	mov	r3, sp
100088b4:	71da      	strb	r2, [r3, #7]
100088b6:	e008      	b.n	100088ca <mpu_set_lpf+0x4e>
    else if (lpf >= 10)
100088b8:	2809      	cmp	r0, #9
100088ba:	d903      	bls.n	100088c4 <mpu_set_lpf+0x48>
        data = INV_FILTER_10HZ;
100088bc:	2205      	movs	r2, #5
100088be:	466b      	mov	r3, sp
100088c0:	71da      	strb	r2, [r3, #7]
100088c2:	e002      	b.n	100088ca <mpu_set_lpf+0x4e>
    else
        data = INV_FILTER_5HZ;
100088c4:	2206      	movs	r2, #6
100088c6:	466b      	mov	r3, sp
100088c8:	71da      	strb	r2, [r3, #7]

    if (st.chip_cfg.lpf == data)
100088ca:	4b19      	ldr	r3, [pc, #100]	; (10008930 <mpu_set_lpf+0xb4>)
100088cc:	7ada      	ldrb	r2, [r3, #11]
100088ce:	466b      	mov	r3, sp
100088d0:	3307      	adds	r3, #7
100088d2:	781b      	ldrb	r3, [r3, #0]
        return 0;
100088d4:	2000      	movs	r0, #0
    else if (lpf >= 10)
        data = INV_FILTER_10HZ;
    else
        data = INV_FILTER_5HZ;

    if (st.chip_cfg.lpf == data)
100088d6:	429a      	cmp	r2, r3
100088d8:	d028      	beq.n	1000892c <mpu_set_lpf+0xb0>
        return 0;
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
100088da:	4b15      	ldr	r3, [pc, #84]	; (10008930 <mpu_set_lpf+0xb4>)
100088dc:	681a      	ldr	r2, [r3, #0]
100088de:	7891      	ldrb	r1, [r2, #2]
100088e0:	685b      	ldr	r3, [r3, #4]
100088e2:	7818      	ldrb	r0, [r3, #0]
100088e4:	466b      	mov	r3, sp
100088e6:	3307      	adds	r3, #7
100088e8:	2201      	movs	r2, #1
100088ea:	4c12      	ldr	r4, [pc, #72]	; (10008934 <mpu_set_lpf+0xb8>)
100088ec:	47a0      	blx	r4
100088ee:	2800      	cmp	r0, #0
100088f0:	d117      	bne.n	10008922 <mpu_set_lpf+0xa6>
        return -1;
#ifdef MPU6500
    data = BIT_FIFO_SIZE_1024 | data;
100088f2:	466b      	mov	r3, sp
100088f4:	3307      	adds	r3, #7
100088f6:	7819      	ldrb	r1, [r3, #0]
100088f8:	2240      	movs	r2, #64	; 0x40
100088fa:	430a      	orrs	r2, r1
100088fc:	701a      	strb	r2, [r3, #0]

    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, &data))
100088fe:	4a0c      	ldr	r2, [pc, #48]	; (10008930 <mpu_set_lpf+0xb4>)
10008900:	6811      	ldr	r1, [r2, #0]
10008902:	7a09      	ldrb	r1, [r1, #8]
10008904:	6852      	ldr	r2, [r2, #4]
10008906:	7810      	ldrb	r0, [r2, #0]
10008908:	2201      	movs	r2, #1
1000890a:	4c0a      	ldr	r4, [pc, #40]	; (10008934 <mpu_set_lpf+0xb8>)
1000890c:	47a0      	blx	r4
1000890e:	2800      	cmp	r0, #0
10008910:	d10a      	bne.n	10008928 <mpu_set_lpf+0xac>
            return -1;
#endif
    st.chip_cfg.lpf = data;
10008912:	466b      	mov	r3, sp
10008914:	79da      	ldrb	r2, [r3, #7]
10008916:	4b06      	ldr	r3, [pc, #24]	; (10008930 <mpu_set_lpf+0xb4>)
10008918:	72da      	strb	r2, [r3, #11]
    return 0;
1000891a:	e007      	b.n	1000892c <mpu_set_lpf+0xb0>
int mpu_set_lpf(unsigned short lpf)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
1000891c:	2001      	movs	r0, #1
1000891e:	4240      	negs	r0, r0
10008920:	e004      	b.n	1000892c <mpu_set_lpf+0xb0>
        data = INV_FILTER_5HZ;

    if (st.chip_cfg.lpf == data)
        return 0;
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
        return -1;
10008922:	2001      	movs	r0, #1
10008924:	4240      	negs	r0, r0
10008926:	e001      	b.n	1000892c <mpu_set_lpf+0xb0>
#ifdef MPU6500
    data = BIT_FIFO_SIZE_1024 | data;

    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, &data))
            return -1;
10008928:	2001      	movs	r0, #1
1000892a:	4240      	negs	r0, r0
#endif
    st.chip_cfg.lpf = data;
    return 0;
}
1000892c:	b002      	add	sp, #8
1000892e:	bd10      	pop	{r4, pc}
10008930:	10017cf8 	.word	0x10017cf8
10008934:	1000a76d 	.word	0x1000a76d

10008938 <mpu_get_sample_rate>:
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
    if (st.chip_cfg.dmp_on)
10008938:	2324      	movs	r3, #36	; 0x24
1000893a:	4a05      	ldr	r2, [pc, #20]	; (10008950 <mpu_get_sample_rate+0x18>)
1000893c:	5cd3      	ldrb	r3, [r2, r3]
1000893e:	2b00      	cmp	r3, #0
10008940:	d103      	bne.n	1000894a <mpu_get_sample_rate+0x12>
        return -1;
    else
        rate[0] = st.chip_cfg.sample_rate;
10008942:	89d3      	ldrh	r3, [r2, #14]
10008944:	8003      	strh	r3, [r0, #0]
    return 0;
10008946:	2000      	movs	r0, #0
10008948:	e001      	b.n	1000894e <mpu_get_sample_rate+0x16>
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
    if (st.chip_cfg.dmp_on)
        return -1;
1000894a:	2001      	movs	r0, #1
1000894c:	4240      	negs	r0, r0
    else
        rate[0] = st.chip_cfg.sample_rate;
    return 0;
}
1000894e:	4770      	bx	lr
10008950:	10017cf8 	.word	0x10017cf8

10008954 <mpu_set_compass_sample_rate>:
 *  mpu_get_compass_sample_rate to check the actual setting.
 *  @param[in]  rate    Desired compass sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_compass_sample_rate(unsigned short rate)
{
10008954:	b530      	push	{r4, r5, lr}
10008956:	b083      	sub	sp, #12
10008958:	1e01      	subs	r1, r0, #0
#ifdef AK89xx_SECONDARY
    unsigned char div;
    if (!rate || rate > st.chip_cfg.sample_rate || rate > MAX_COMPASS_SAMPLE_RATE)
1000895a:	d020      	beq.n	1000899e <mpu_set_compass_sample_rate+0x4a>
1000895c:	4b17      	ldr	r3, [pc, #92]	; (100089bc <mpu_set_compass_sample_rate+0x68>)
1000895e:	89d8      	ldrh	r0, [r3, #14]
10008960:	4281      	cmp	r1, r0
10008962:	d81f      	bhi.n	100089a4 <mpu_set_compass_sample_rate+0x50>
10008964:	2964      	cmp	r1, #100	; 0x64
10008966:	d820      	bhi.n	100089aa <mpu_set_compass_sample_rate+0x56>
        return -1;

    div = st.chip_cfg.sample_rate / rate - 1;
10008968:	466b      	mov	r3, sp
1000896a:	1ddc      	adds	r4, r3, #7
1000896c:	4b14      	ldr	r3, [pc, #80]	; (100089c0 <mpu_set_compass_sample_rate+0x6c>)
1000896e:	4798      	blx	r3
10008970:	3801      	subs	r0, #1
10008972:	7020      	strb	r0, [r4, #0]
    if (i2c_write(st.hw->addr, st.reg->s4_ctrl, 1, &div))
10008974:	4b11      	ldr	r3, [pc, #68]	; (100089bc <mpu_set_compass_sample_rate+0x68>)
10008976:	2224      	movs	r2, #36	; 0x24
10008978:	6819      	ldr	r1, [r3, #0]
1000897a:	5c89      	ldrb	r1, [r1, r2]
1000897c:	685b      	ldr	r3, [r3, #4]
1000897e:	7818      	ldrb	r0, [r3, #0]
10008980:	0023      	movs	r3, r4
10008982:	3a23      	subs	r2, #35	; 0x23
10008984:	4c0f      	ldr	r4, [pc, #60]	; (100089c4 <mpu_set_compass_sample_rate+0x70>)
10008986:	47a0      	blx	r4
10008988:	1e04      	subs	r4, r0, #0
1000898a:	d111      	bne.n	100089b0 <mpu_set_compass_sample_rate+0x5c>
        return -1;
    st.chip_cfg.compass_sample_rate = st.chip_cfg.sample_rate / (div + 1);
1000898c:	4d0b      	ldr	r5, [pc, #44]	; (100089bc <mpu_set_compass_sample_rate+0x68>)
1000898e:	89e8      	ldrh	r0, [r5, #14]
10008990:	466b      	mov	r3, sp
10008992:	79d9      	ldrb	r1, [r3, #7]
10008994:	3101      	adds	r1, #1
10008996:	4b0c      	ldr	r3, [pc, #48]	; (100089c8 <mpu_set_compass_sample_rate+0x74>)
10008998:	4798      	blx	r3
1000899a:	8528      	strh	r0, [r5, #40]	; 0x28
    return 0;
1000899c:	e00a      	b.n	100089b4 <mpu_set_compass_sample_rate+0x60>
int mpu_set_compass_sample_rate(unsigned short rate)
{
#ifdef AK89xx_SECONDARY
    unsigned char div;
    if (!rate || rate > st.chip_cfg.sample_rate || rate > MAX_COMPASS_SAMPLE_RATE)
        return -1;
1000899e:	2401      	movs	r4, #1
100089a0:	4264      	negs	r4, r4
100089a2:	e007      	b.n	100089b4 <mpu_set_compass_sample_rate+0x60>
100089a4:	2401      	movs	r4, #1
100089a6:	4264      	negs	r4, r4
100089a8:	e004      	b.n	100089b4 <mpu_set_compass_sample_rate+0x60>
100089aa:	2401      	movs	r4, #1
100089ac:	4264      	negs	r4, r4
100089ae:	e001      	b.n	100089b4 <mpu_set_compass_sample_rate+0x60>

    div = st.chip_cfg.sample_rate / rate - 1;
    if (i2c_write(st.hw->addr, st.reg->s4_ctrl, 1, &div))
        return -1;
100089b0:	2401      	movs	r4, #1
100089b2:	4264      	negs	r4, r4
    st.chip_cfg.compass_sample_rate = st.chip_cfg.sample_rate / (div + 1);
    return 0;
#else
    return -1;
#endif
}
100089b4:	0020      	movs	r0, r4
100089b6:	b003      	add	sp, #12
100089b8:	bd30      	pop	{r4, r5, pc}
100089ba:	46c0      	nop			; (mov r8, r8)
100089bc:	10017cf8 	.word	0x10017cf8
100089c0:	10012c05 	.word	0x10012c05
100089c4:	1000a76d 	.word	0x1000a76d
100089c8:	10012d19 	.word	0x10012d19

100089cc <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
100089cc:	b570      	push	{r4, r5, r6, lr}
    int result = 0;

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;

    if (st.chip_cfg.dmp_on)
100089ce:	2324      	movs	r3, #36	; 0x24
100089d0:	4a16      	ldr	r2, [pc, #88]	; (10008a2c <mpu_configure_fifo+0x60>)
100089d2:	5cd3      	ldrb	r3, [r2, r3]
        return 0;
100089d4:	2400      	movs	r4, #0
    int result = 0;

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;

    if (st.chip_cfg.dmp_on)
100089d6:	2b00      	cmp	r3, #0
100089d8:	d126      	bne.n	10008a28 <mpu_configure_fifo+0x5c>
        return 0;
    else {
        if (!(st.chip_cfg.sensors))
100089da:	7a94      	ldrb	r4, [r2, #10]
100089dc:	2c00      	cmp	r4, #0
100089de:	d015      	beq.n	10008a0c <mpu_configure_fifo+0x40>
{
    unsigned char prev;
    int result = 0;

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
100089e0:	2301      	movs	r3, #1
100089e2:	4398      	bics	r0, r3
    if (st.chip_cfg.dmp_on)
        return 0;
    else {
        if (!(st.chip_cfg.sensors))
            return -1;
        prev = st.chip_cfg.fifo_enable;
100089e4:	7c15      	ldrb	r5, [r2, #16]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
100089e6:	4004      	ands	r4, r0
100089e8:	7414      	strb	r4, [r2, #16]
        if (st.chip_cfg.fifo_enable != sensors)
100089ea:	1b04      	subs	r4, r0, r4
100089ec:	1e63      	subs	r3, r4, #1
100089ee:	419c      	sbcs	r4, r3
100089f0:	4264      	negs	r4, r4
             * asleep.
             */
            result = -1;
        else
            result = 0;
        if (sensors || st.chip_cfg.lp_accel_mode)
100089f2:	2800      	cmp	r0, #0
100089f4:	d10d      	bne.n	10008a12 <mpu_configure_fifo+0x46>
100089f6:	7d13      	ldrb	r3, [r2, #20]
100089f8:	2b00      	cmp	r3, #0
100089fa:	d112      	bne.n	10008a22 <mpu_configure_fifo+0x56>
            set_int_enable(1);
        else
            set_int_enable(0);
100089fc:	4b0c      	ldr	r3, [pc, #48]	; (10008a30 <mpu_configure_fifo+0x64>)
100089fe:	4798      	blx	r3
10008a00:	e012      	b.n	10008a28 <mpu_configure_fifo+0x5c>
        if (sensors) {
            if (mpu_reset_fifo()) {
                st.chip_cfg.fifo_enable = prev;
10008a02:	4b0a      	ldr	r3, [pc, #40]	; (10008a2c <mpu_configure_fifo+0x60>)
10008a04:	741d      	strb	r5, [r3, #16]
                return -1;
10008a06:	2401      	movs	r4, #1
10008a08:	4264      	negs	r4, r4
10008a0a:	e00d      	b.n	10008a28 <mpu_configure_fifo+0x5c>

    if (st.chip_cfg.dmp_on)
        return 0;
    else {
        if (!(st.chip_cfg.sensors))
            return -1;
10008a0c:	2401      	movs	r4, #1
10008a0e:	4264      	negs	r4, r4
10008a10:	e00a      	b.n	10008a28 <mpu_configure_fifo+0x5c>
             */
            result = -1;
        else
            result = 0;
        if (sensors || st.chip_cfg.lp_accel_mode)
            set_int_enable(1);
10008a12:	2001      	movs	r0, #1
10008a14:	4b06      	ldr	r3, [pc, #24]	; (10008a30 <mpu_configure_fifo+0x64>)
10008a16:	4798      	blx	r3
        else
            set_int_enable(0);
        if (sensors) {
            if (mpu_reset_fifo()) {
10008a18:	4b06      	ldr	r3, [pc, #24]	; (10008a34 <mpu_configure_fifo+0x68>)
10008a1a:	4798      	blx	r3
10008a1c:	2800      	cmp	r0, #0
10008a1e:	d003      	beq.n	10008a28 <mpu_configure_fifo+0x5c>
10008a20:	e7ef      	b.n	10008a02 <mpu_configure_fifo+0x36>
             */
            result = -1;
        else
            result = 0;
        if (sensors || st.chip_cfg.lp_accel_mode)
            set_int_enable(1);
10008a22:	2001      	movs	r0, #1
10008a24:	4b02      	ldr	r3, [pc, #8]	; (10008a30 <mpu_configure_fifo+0x64>)
10008a26:	4798      	blx	r3
            }
        }
    }

    return result;
}
10008a28:	0020      	movs	r0, r4
10008a2a:	bd70      	pop	{r4, r5, r6, pc}
10008a2c:	10017cf8 	.word	0x10017cf8
10008a30:	10008461 	.word	0x10008461
10008a34:	10008505 	.word	0x10008505

10008a38 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
10008a38:	b530      	push	{r4, r5, lr}
10008a3a:	b083      	sub	sp, #12
10008a3c:	0004      	movs	r4, r0
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
10008a3e:	4b59      	ldr	r3, [pc, #356]	; (10008ba4 <mpu_set_bypass+0x16c>)
10008a40:	7c9b      	ldrb	r3, [r3, #18]
10008a42:	4283      	cmp	r3, r0
10008a44:	d100      	bne.n	10008a48 <mpu_set_bypass+0x10>
10008a46:	e097      	b.n	10008b78 <mpu_set_bypass+0x140>
        return 0;

    if (bypass_on) {
10008a48:	2800      	cmp	r0, #0
10008a4a:	d042      	beq.n	10008ad2 <mpu_set_bypass+0x9a>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
10008a4c:	4b55      	ldr	r3, [pc, #340]	; (10008ba4 <mpu_set_bypass+0x16c>)
10008a4e:	681a      	ldr	r2, [r3, #0]
10008a50:	7911      	ldrb	r1, [r2, #4]
10008a52:	685b      	ldr	r3, [r3, #4]
10008a54:	7818      	ldrb	r0, [r3, #0]
10008a56:	466b      	mov	r3, sp
10008a58:	3307      	adds	r3, #7
10008a5a:	2201      	movs	r2, #1
10008a5c:	4d52      	ldr	r5, [pc, #328]	; (10008ba8 <mpu_set_bypass+0x170>)
10008a5e:	47a8      	blx	r5
10008a60:	2800      	cmp	r0, #0
10008a62:	d000      	beq.n	10008a66 <mpu_set_bypass+0x2e>
10008a64:	e08a      	b.n	10008b7c <mpu_set_bypass+0x144>
            return -1;
        tmp &= ~BIT_AUX_IF_EN;
10008a66:	466b      	mov	r3, sp
10008a68:	3307      	adds	r3, #7
10008a6a:	781a      	ldrb	r2, [r3, #0]
10008a6c:	2120      	movs	r1, #32
10008a6e:	438a      	bics	r2, r1
10008a70:	701a      	strb	r2, [r3, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
10008a72:	4a4c      	ldr	r2, [pc, #304]	; (10008ba4 <mpu_set_bypass+0x16c>)
10008a74:	6811      	ldr	r1, [r2, #0]
10008a76:	7909      	ldrb	r1, [r1, #4]
10008a78:	6852      	ldr	r2, [r2, #4]
10008a7a:	7810      	ldrb	r0, [r2, #0]
10008a7c:	2201      	movs	r2, #1
10008a7e:	4d4b      	ldr	r5, [pc, #300]	; (10008bac <mpu_set_bypass+0x174>)
10008a80:	47a8      	blx	r5
10008a82:	2800      	cmp	r0, #0
10008a84:	d17d      	bne.n	10008b82 <mpu_set_bypass+0x14a>
            return -1;
        delay_ms(3);
10008a86:	3003      	adds	r0, #3
10008a88:	4b49      	ldr	r3, [pc, #292]	; (10008bb0 <mpu_set_bypass+0x178>)
10008a8a:	4798      	blx	r3
        tmp = BIT_BYPASS_EN;
10008a8c:	2202      	movs	r2, #2
10008a8e:	466b      	mov	r3, sp
10008a90:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.active_low_int)
10008a92:	2322      	movs	r3, #34	; 0x22
10008a94:	4a43      	ldr	r2, [pc, #268]	; (10008ba4 <mpu_set_bypass+0x16c>)
10008a96:	5cd3      	ldrb	r3, [r2, r3]
10008a98:	2b00      	cmp	r3, #0
10008a9a:	d002      	beq.n	10008aa2 <mpu_set_bypass+0x6a>
            tmp |= BIT_ACTL;
10008a9c:	2282      	movs	r2, #130	; 0x82
10008a9e:	466b      	mov	r3, sp
10008aa0:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.latched_int)
10008aa2:	2323      	movs	r3, #35	; 0x23
10008aa4:	4a3f      	ldr	r2, [pc, #252]	; (10008ba4 <mpu_set_bypass+0x16c>)
10008aa6:	5cd3      	ldrb	r3, [r2, r3]
10008aa8:	2b00      	cmp	r3, #0
10008aaa:	d005      	beq.n	10008ab8 <mpu_set_bypass+0x80>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
10008aac:	466b      	mov	r3, sp
10008aae:	1dda      	adds	r2, r3, #7
10008ab0:	79d9      	ldrb	r1, [r3, #7]
10008ab2:	2330      	movs	r3, #48	; 0x30
10008ab4:	430b      	orrs	r3, r1
10008ab6:	7013      	strb	r3, [r2, #0]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
10008ab8:	4b3a      	ldr	r3, [pc, #232]	; (10008ba4 <mpu_set_bypass+0x16c>)
10008aba:	681a      	ldr	r2, [r3, #0]
10008abc:	7dd1      	ldrb	r1, [r2, #23]
10008abe:	685b      	ldr	r3, [r3, #4]
10008ac0:	7818      	ldrb	r0, [r3, #0]
10008ac2:	466b      	mov	r3, sp
10008ac4:	3307      	adds	r3, #7
10008ac6:	2201      	movs	r2, #1
10008ac8:	4d38      	ldr	r5, [pc, #224]	; (10008bac <mpu_set_bypass+0x174>)
10008aca:	47a8      	blx	r5
10008acc:	2800      	cmp	r0, #0
10008ace:	d04f      	beq.n	10008b70 <mpu_set_bypass+0x138>
10008ad0:	e05a      	b.n	10008b88 <mpu_set_bypass+0x150>
            return -1;
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
10008ad2:	4b34      	ldr	r3, [pc, #208]	; (10008ba4 <mpu_set_bypass+0x16c>)
10008ad4:	681a      	ldr	r2, [r3, #0]
10008ad6:	7911      	ldrb	r1, [r2, #4]
10008ad8:	685b      	ldr	r3, [r3, #4]
10008ada:	7818      	ldrb	r0, [r3, #0]
10008adc:	466b      	mov	r3, sp
10008ade:	3307      	adds	r3, #7
10008ae0:	2201      	movs	r2, #1
10008ae2:	4d31      	ldr	r5, [pc, #196]	; (10008ba8 <mpu_set_bypass+0x170>)
10008ae4:	47a8      	blx	r5
10008ae6:	2800      	cmp	r0, #0
10008ae8:	d151      	bne.n	10008b8e <mpu_set_bypass+0x156>
            return -1;
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
10008aea:	4b2e      	ldr	r3, [pc, #184]	; (10008ba4 <mpu_set_bypass+0x16c>)
10008aec:	7a9b      	ldrb	r3, [r3, #10]
10008aee:	07db      	lsls	r3, r3, #31
10008af0:	d506      	bpl.n	10008b00 <mpu_set_bypass+0xc8>
            tmp |= BIT_AUX_IF_EN;
10008af2:	466b      	mov	r3, sp
10008af4:	1dda      	adds	r2, r3, #7
10008af6:	79d9      	ldrb	r1, [r3, #7]
10008af8:	2320      	movs	r3, #32
10008afa:	430b      	orrs	r3, r1
10008afc:	7013      	strb	r3, [r2, #0]
10008afe:	e005      	b.n	10008b0c <mpu_set_bypass+0xd4>
        else
            tmp &= ~BIT_AUX_IF_EN;
10008b00:	466b      	mov	r3, sp
10008b02:	1dda      	adds	r2, r3, #7
10008b04:	79db      	ldrb	r3, [r3, #7]
10008b06:	2120      	movs	r1, #32
10008b08:	438b      	bics	r3, r1
10008b0a:	7013      	strb	r3, [r2, #0]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
10008b0c:	4b25      	ldr	r3, [pc, #148]	; (10008ba4 <mpu_set_bypass+0x16c>)
10008b0e:	681a      	ldr	r2, [r3, #0]
10008b10:	7911      	ldrb	r1, [r2, #4]
10008b12:	685b      	ldr	r3, [r3, #4]
10008b14:	7818      	ldrb	r0, [r3, #0]
10008b16:	466b      	mov	r3, sp
10008b18:	3307      	adds	r3, #7
10008b1a:	2201      	movs	r2, #1
10008b1c:	4d23      	ldr	r5, [pc, #140]	; (10008bac <mpu_set_bypass+0x174>)
10008b1e:	47a8      	blx	r5
10008b20:	2800      	cmp	r0, #0
10008b22:	d137      	bne.n	10008b94 <mpu_set_bypass+0x15c>
            return -1;
        delay_ms(3);
10008b24:	3003      	adds	r0, #3
10008b26:	4b22      	ldr	r3, [pc, #136]	; (10008bb0 <mpu_set_bypass+0x178>)
10008b28:	4798      	blx	r3
        if (st.chip_cfg.active_low_int)
10008b2a:	2322      	movs	r3, #34	; 0x22
10008b2c:	4a1d      	ldr	r2, [pc, #116]	; (10008ba4 <mpu_set_bypass+0x16c>)
10008b2e:	5cd3      	ldrb	r3, [r2, r3]
10008b30:	2b00      	cmp	r3, #0
10008b32:	d003      	beq.n	10008b3c <mpu_set_bypass+0x104>
            tmp = BIT_ACTL;
10008b34:	2280      	movs	r2, #128	; 0x80
10008b36:	466b      	mov	r3, sp
10008b38:	71da      	strb	r2, [r3, #7]
10008b3a:	e002      	b.n	10008b42 <mpu_set_bypass+0x10a>
        else
            tmp = 0;
10008b3c:	2200      	movs	r2, #0
10008b3e:	466b      	mov	r3, sp
10008b40:	71da      	strb	r2, [r3, #7]
        if (st.chip_cfg.latched_int)
10008b42:	2323      	movs	r3, #35	; 0x23
10008b44:	4a17      	ldr	r2, [pc, #92]	; (10008ba4 <mpu_set_bypass+0x16c>)
10008b46:	5cd3      	ldrb	r3, [r2, r3]
10008b48:	2b00      	cmp	r3, #0
10008b4a:	d005      	beq.n	10008b58 <mpu_set_bypass+0x120>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
10008b4c:	466b      	mov	r3, sp
10008b4e:	1dda      	adds	r2, r3, #7
10008b50:	79d9      	ldrb	r1, [r3, #7]
10008b52:	2330      	movs	r3, #48	; 0x30
10008b54:	430b      	orrs	r3, r1
10008b56:	7013      	strb	r3, [r2, #0]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
10008b58:	4b12      	ldr	r3, [pc, #72]	; (10008ba4 <mpu_set_bypass+0x16c>)
10008b5a:	681a      	ldr	r2, [r3, #0]
10008b5c:	7dd1      	ldrb	r1, [r2, #23]
10008b5e:	685b      	ldr	r3, [r3, #4]
10008b60:	7818      	ldrb	r0, [r3, #0]
10008b62:	466b      	mov	r3, sp
10008b64:	3307      	adds	r3, #7
10008b66:	2201      	movs	r2, #1
10008b68:	4d10      	ldr	r5, [pc, #64]	; (10008bac <mpu_set_bypass+0x174>)
10008b6a:	47a8      	blx	r5
10008b6c:	2800      	cmp	r0, #0
10008b6e:	d114      	bne.n	10008b9a <mpu_set_bypass+0x162>
            return -1;
    }
    st.chip_cfg.bypass_mode = bypass_on;
10008b70:	4b0c      	ldr	r3, [pc, #48]	; (10008ba4 <mpu_set_bypass+0x16c>)
10008b72:	749c      	strb	r4, [r3, #18]
    return 0;
10008b74:	2000      	movs	r0, #0
10008b76:	e012      	b.n	10008b9e <mpu_set_bypass+0x166>
int mpu_set_bypass(unsigned char bypass_on)
{
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
        return 0;
10008b78:	2000      	movs	r0, #0
10008b7a:	e010      	b.n	10008b9e <mpu_set_bypass+0x166>

    if (bypass_on) {
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
10008b7c:	2001      	movs	r0, #1
10008b7e:	4240      	negs	r0, r0
10008b80:	e00d      	b.n	10008b9e <mpu_set_bypass+0x166>
        tmp &= ~BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
10008b82:	2001      	movs	r0, #1
10008b84:	4240      	negs	r0, r0
10008b86:	e00a      	b.n	10008b9e <mpu_set_bypass+0x166>
        if (st.chip_cfg.active_low_int)
            tmp |= BIT_ACTL;
        if (st.chip_cfg.latched_int)
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
            return -1;
10008b88:	2001      	movs	r0, #1
10008b8a:	4240      	negs	r0, r0
10008b8c:	e007      	b.n	10008b9e <mpu_set_bypass+0x166>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
10008b8e:	2001      	movs	r0, #1
10008b90:	4240      	negs	r0, r0
10008b92:	e004      	b.n	10008b9e <mpu_set_bypass+0x166>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
            tmp |= BIT_AUX_IF_EN;
        else
            tmp &= ~BIT_AUX_IF_EN;
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
            return -1;
10008b94:	2001      	movs	r0, #1
10008b96:	4240      	negs	r0, r0
10008b98:	e001      	b.n	10008b9e <mpu_set_bypass+0x166>
        else
            tmp = 0;
        if (st.chip_cfg.latched_int)
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
            return -1;
10008b9a:	2001      	movs	r0, #1
10008b9c:	4240      	negs	r0, r0
    }
    st.chip_cfg.bypass_mode = bypass_on;
    return 0;
}
10008b9e:	b003      	add	sp, #12
10008ba0:	bd30      	pop	{r4, r5, pc}
10008ba2:	46c0      	nop			; (mov r8, r8)
10008ba4:	10017cf8 	.word	0x10017cf8
10008ba8:	1000a7c9 	.word	0x1000a7c9
10008bac:	1000a76d 	.word	0x1000a76d
10008bb0:	10008129 	.word	0x10008129

10008bb4 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
10008bb4:	b530      	push	{r4, r5, lr}
10008bb6:	b083      	sub	sp, #12
10008bb8:	0004      	movs	r4, r0
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
10008bba:	2323      	movs	r3, #35	; 0x23
10008bbc:	4a1c      	ldr	r2, [pc, #112]	; (10008c30 <mpu_set_int_latched+0x7c>)
10008bbe:	5cd3      	ldrb	r3, [r2, r3]
10008bc0:	4283      	cmp	r3, r0
10008bc2:	d02e      	beq.n	10008c22 <mpu_set_int_latched+0x6e>
        return 0;

    if (enable)
10008bc4:	2800      	cmp	r0, #0
10008bc6:	d003      	beq.n	10008bd0 <mpu_set_int_latched+0x1c>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
10008bc8:	2230      	movs	r2, #48	; 0x30
10008bca:	466b      	mov	r3, sp
10008bcc:	71da      	strb	r2, [r3, #7]
10008bce:	e002      	b.n	10008bd6 <mpu_set_int_latched+0x22>
    else
        tmp = 0;
10008bd0:	2200      	movs	r2, #0
10008bd2:	466b      	mov	r3, sp
10008bd4:	71da      	strb	r2, [r3, #7]
    if (st.chip_cfg.bypass_mode)
10008bd6:	4b16      	ldr	r3, [pc, #88]	; (10008c30 <mpu_set_int_latched+0x7c>)
10008bd8:	7c9b      	ldrb	r3, [r3, #18]
10008bda:	2b00      	cmp	r3, #0
10008bdc:	d005      	beq.n	10008bea <mpu_set_int_latched+0x36>
        tmp |= BIT_BYPASS_EN;
10008bde:	466b      	mov	r3, sp
10008be0:	1dda      	adds	r2, r3, #7
10008be2:	79d9      	ldrb	r1, [r3, #7]
10008be4:	2302      	movs	r3, #2
10008be6:	430b      	orrs	r3, r1
10008be8:	7013      	strb	r3, [r2, #0]
    if (st.chip_cfg.active_low_int)
10008bea:	2322      	movs	r3, #34	; 0x22
10008bec:	4a10      	ldr	r2, [pc, #64]	; (10008c30 <mpu_set_int_latched+0x7c>)
10008bee:	5cd3      	ldrb	r3, [r2, r3]
10008bf0:	2b00      	cmp	r3, #0
10008bf2:	d006      	beq.n	10008c02 <mpu_set_int_latched+0x4e>
        tmp |= BIT_ACTL;
10008bf4:	466b      	mov	r3, sp
10008bf6:	1dda      	adds	r2, r3, #7
10008bf8:	79db      	ldrb	r3, [r3, #7]
10008bfa:	2180      	movs	r1, #128	; 0x80
10008bfc:	4249      	negs	r1, r1
10008bfe:	430b      	orrs	r3, r1
10008c00:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
10008c02:	4b0b      	ldr	r3, [pc, #44]	; (10008c30 <mpu_set_int_latched+0x7c>)
10008c04:	681a      	ldr	r2, [r3, #0]
10008c06:	7dd1      	ldrb	r1, [r2, #23]
10008c08:	685b      	ldr	r3, [r3, #4]
10008c0a:	7818      	ldrb	r0, [r3, #0]
10008c0c:	466b      	mov	r3, sp
10008c0e:	3307      	adds	r3, #7
10008c10:	2201      	movs	r2, #1
10008c12:	4d08      	ldr	r5, [pc, #32]	; (10008c34 <mpu_set_int_latched+0x80>)
10008c14:	47a8      	blx	r5
10008c16:	2800      	cmp	r0, #0
10008c18:	d105      	bne.n	10008c26 <mpu_set_int_latched+0x72>
        return -1;
    st.chip_cfg.latched_int = enable;
10008c1a:	2323      	movs	r3, #35	; 0x23
10008c1c:	4a04      	ldr	r2, [pc, #16]	; (10008c30 <mpu_set_int_latched+0x7c>)
10008c1e:	54d4      	strb	r4, [r2, r3]
    return 0;
10008c20:	e003      	b.n	10008c2a <mpu_set_int_latched+0x76>
 */
int mpu_set_int_latched(unsigned char enable)
{
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
        return 0;
10008c22:	2000      	movs	r0, #0
10008c24:	e001      	b.n	10008c2a <mpu_set_int_latched+0x76>
    if (st.chip_cfg.bypass_mode)
        tmp |= BIT_BYPASS_EN;
    if (st.chip_cfg.active_low_int)
        tmp |= BIT_ACTL;
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
        return -1;
10008c26:	2001      	movs	r0, #1
10008c28:	4240      	negs	r0, r0
    st.chip_cfg.latched_int = enable;
    return 0;
}
10008c2a:	b003      	add	sp, #12
10008c2c:	bd30      	pop	{r4, r5, pc}
10008c2e:	46c0      	nop			; (mov r8, r8)
10008c30:	10017cf8 	.word	0x10017cf8
10008c34:	1000a76d 	.word	0x1000a76d

10008c38 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned short rate)
{
10008c38:	b510      	push	{r4, lr}
10008c3a:	b082      	sub	sp, #8
10008c3c:	1e04      	subs	r4, r0, #0
    unsigned char tmp[2];

    if (rate > 40)
10008c3e:	2c28      	cmp	r4, #40	; 0x28
10008c40:	d878      	bhi.n	10008d34 <mpu_lp_accel_mode+0xfc>
        return -1;

    if (!rate) {
10008c42:	2800      	cmp	r0, #0
10008c44:	d115      	bne.n	10008c72 <mpu_lp_accel_mode+0x3a>
        mpu_set_int_latched(0);
10008c46:	2000      	movs	r0, #0
10008c48:	4b44      	ldr	r3, [pc, #272]	; (10008d5c <mpu_lp_accel_mode+0x124>)
10008c4a:	4798      	blx	r3
        tmp[0] = 0;
10008c4c:	ab01      	add	r3, sp, #4
10008c4e:	2200      	movs	r2, #0
10008c50:	701a      	strb	r2, [r3, #0]
        tmp[1] = BIT_STBY_XYZG;
10008c52:	3207      	adds	r2, #7
10008c54:	705a      	strb	r2, [r3, #1]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
10008c56:	4a42      	ldr	r2, [pc, #264]	; (10008d60 <mpu_lp_accel_mode+0x128>)
10008c58:	6811      	ldr	r1, [r2, #0]
10008c5a:	7d49      	ldrb	r1, [r1, #21]
10008c5c:	6852      	ldr	r2, [r2, #4]
10008c5e:	7810      	ldrb	r0, [r2, #0]
10008c60:	2202      	movs	r2, #2
10008c62:	4c40      	ldr	r4, [pc, #256]	; (10008d64 <mpu_lp_accel_mode+0x12c>)
10008c64:	47a0      	blx	r4
10008c66:	1e04      	subs	r4, r0, #0
10008c68:	d167      	bne.n	10008d3a <mpu_lp_accel_mode+0x102>
            return -1;
        st.chip_cfg.lp_accel_mode = 0;
10008c6a:	2200      	movs	r2, #0
10008c6c:	4b3c      	ldr	r3, [pc, #240]	; (10008d60 <mpu_lp_accel_mode+0x128>)
10008c6e:	751a      	strb	r2, [r3, #20]
        return 0;
10008c70:	e071      	b.n	10008d56 <mpu_lp_accel_mode+0x11e>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
10008c72:	2001      	movs	r0, #1
10008c74:	4b39      	ldr	r3, [pc, #228]	; (10008d5c <mpu_lp_accel_mode+0x124>)
10008c76:	4798      	blx	r3
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
        return -1;
#elif defined MPU6500
    /* Set wake frequency. */
    if (rate == 1)
10008c78:	2c01      	cmp	r4, #1
10008c7a:	d103      	bne.n	10008c84 <mpu_lp_accel_mode+0x4c>
        tmp[0] = INV_LPA_1_25HZ;
10008c7c:	2202      	movs	r2, #2
10008c7e:	ab01      	add	r3, sp, #4
10008c80:	701a      	strb	r2, [r3, #0]
10008c82:	e01a      	b.n	10008cba <mpu_lp_accel_mode+0x82>
    else if (rate == 2)
10008c84:	2c02      	cmp	r4, #2
10008c86:	d103      	bne.n	10008c90 <mpu_lp_accel_mode+0x58>
        tmp[0] = INV_LPA_2_5HZ;
10008c88:	2203      	movs	r2, #3
10008c8a:	ab01      	add	r3, sp, #4
10008c8c:	701a      	strb	r2, [r3, #0]
10008c8e:	e014      	b.n	10008cba <mpu_lp_accel_mode+0x82>
    else if (rate <= 5)
10008c90:	2c05      	cmp	r4, #5
10008c92:	d803      	bhi.n	10008c9c <mpu_lp_accel_mode+0x64>
        tmp[0] = INV_LPA_5HZ;
10008c94:	2204      	movs	r2, #4
10008c96:	ab01      	add	r3, sp, #4
10008c98:	701a      	strb	r2, [r3, #0]
10008c9a:	e00e      	b.n	10008cba <mpu_lp_accel_mode+0x82>
    else if (rate <= 10)
10008c9c:	2c0a      	cmp	r4, #10
10008c9e:	d803      	bhi.n	10008ca8 <mpu_lp_accel_mode+0x70>
        tmp[0] = INV_LPA_10HZ;
10008ca0:	2205      	movs	r2, #5
10008ca2:	ab01      	add	r3, sp, #4
10008ca4:	701a      	strb	r2, [r3, #0]
10008ca6:	e008      	b.n	10008cba <mpu_lp_accel_mode+0x82>
    else if (rate <= 20)
10008ca8:	2c14      	cmp	r4, #20
10008caa:	d803      	bhi.n	10008cb4 <mpu_lp_accel_mode+0x7c>
        tmp[0] = INV_LPA_20HZ;
10008cac:	2206      	movs	r2, #6
10008cae:	ab01      	add	r3, sp, #4
10008cb0:	701a      	strb	r2, [r3, #0]
10008cb2:	e002      	b.n	10008cba <mpu_lp_accel_mode+0x82>
    else if (rate <= 40)
        tmp[0] = INV_LPA_40HZ;
10008cb4:	2207      	movs	r2, #7
10008cb6:	ab01      	add	r3, sp, #4
10008cb8:	701a      	strb	r2, [r3, #0]
        tmp[0] = INV_LPA_160HZ;
    else if (rate <= 320)
        tmp[0] = INV_LPA_320HZ;
    else
        tmp[0] = INV_LPA_640HZ;
    if (i2c_write(st.hw->addr, st.reg->lp_accel_odr, 1, tmp))
10008cba:	4b29      	ldr	r3, [pc, #164]	; (10008d60 <mpu_lp_accel_mode+0x128>)
10008cbc:	681a      	ldr	r2, [r3, #0]
10008cbe:	7a51      	ldrb	r1, [r2, #9]
10008cc0:	685b      	ldr	r3, [r3, #4]
10008cc2:	7818      	ldrb	r0, [r3, #0]
10008cc4:	ab01      	add	r3, sp, #4
10008cc6:	2201      	movs	r2, #1
10008cc8:	4c26      	ldr	r4, [pc, #152]	; (10008d64 <mpu_lp_accel_mode+0x12c>)
10008cca:	47a0      	blx	r4
10008ccc:	2800      	cmp	r0, #0
10008cce:	d137      	bne.n	10008d40 <mpu_lp_accel_mode+0x108>
        return -1;
    /* Enable LP ACCEL mode, ACCEL_FCHOICE_B=1*/
    if (i2c_read(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
10008cd0:	4b23      	ldr	r3, [pc, #140]	; (10008d60 <mpu_lp_accel_mode+0x128>)
10008cd2:	681a      	ldr	r2, [r3, #0]
10008cd4:	7a11      	ldrb	r1, [r2, #8]
10008cd6:	685b      	ldr	r3, [r3, #4]
10008cd8:	7818      	ldrb	r0, [r3, #0]
10008cda:	ab01      	add	r3, sp, #4
10008cdc:	2201      	movs	r2, #1
10008cde:	4c22      	ldr	r4, [pc, #136]	; (10008d68 <mpu_lp_accel_mode+0x130>)
10008ce0:	47a0      	blx	r4
10008ce2:	2800      	cmp	r0, #0
10008ce4:	d12f      	bne.n	10008d46 <mpu_lp_accel_mode+0x10e>
       	return -1;

    tmp[0] = BIT_ACCL_FC_B | tmp[0];
10008ce6:	ab01      	add	r3, sp, #4
10008ce8:	7819      	ldrb	r1, [r3, #0]
10008cea:	2208      	movs	r2, #8
10008cec:	430a      	orrs	r2, r1
10008cee:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
10008cf0:	4a1b      	ldr	r2, [pc, #108]	; (10008d60 <mpu_lp_accel_mode+0x128>)
10008cf2:	6811      	ldr	r1, [r2, #0]
10008cf4:	7a09      	ldrb	r1, [r1, #8]
10008cf6:	6852      	ldr	r2, [r2, #4]
10008cf8:	7810      	ldrb	r0, [r2, #0]
10008cfa:	2201      	movs	r2, #1
10008cfc:	4c19      	ldr	r4, [pc, #100]	; (10008d64 <mpu_lp_accel_mode+0x12c>)
10008cfe:	47a0      	blx	r4
10008d00:	2800      	cmp	r0, #0
10008d02:	d123      	bne.n	10008d4c <mpu_lp_accel_mode+0x114>
    	return -1;
    tmp[0] = BIT_LPA_CYCLE;
10008d04:	ab01      	add	r3, sp, #4
10008d06:	2220      	movs	r2, #32
10008d08:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
10008d0a:	4a15      	ldr	r2, [pc, #84]	; (10008d60 <mpu_lp_accel_mode+0x128>)
10008d0c:	6811      	ldr	r1, [r2, #0]
10008d0e:	7d49      	ldrb	r1, [r1, #21]
10008d10:	6852      	ldr	r2, [r2, #4]
10008d12:	7810      	ldrb	r0, [r2, #0]
10008d14:	2201      	movs	r2, #1
10008d16:	4c13      	ldr	r4, [pc, #76]	; (10008d64 <mpu_lp_accel_mode+0x12c>)
10008d18:	47a0      	blx	r4
10008d1a:	1e04      	subs	r4, r0, #0
10008d1c:	d119      	bne.n	10008d52 <mpu_lp_accel_mode+0x11a>
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
10008d1e:	4b10      	ldr	r3, [pc, #64]	; (10008d60 <mpu_lp_accel_mode+0x128>)
10008d20:	2208      	movs	r2, #8
10008d22:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
10008d24:	2200      	movs	r2, #0
10008d26:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
10008d28:	3201      	adds	r2, #1
10008d2a:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
10008d2c:	2000      	movs	r0, #0
10008d2e:	4b0f      	ldr	r3, [pc, #60]	; (10008d6c <mpu_lp_accel_mode+0x134>)
10008d30:	4798      	blx	r3

    return 0;
10008d32:	e010      	b.n	10008d56 <mpu_lp_accel_mode+0x11e>
int mpu_lp_accel_mode(unsigned short rate)
{
    unsigned char tmp[2];

    if (rate > 40)
        return -1;
10008d34:	2401      	movs	r4, #1
10008d36:	4264      	negs	r4, r4
10008d38:	e00d      	b.n	10008d56 <mpu_lp_accel_mode+0x11e>
    if (!rate) {
        mpu_set_int_latched(0);
        tmp[0] = 0;
        tmp[1] = BIT_STBY_XYZG;
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
            return -1;
10008d3a:	2401      	movs	r4, #1
10008d3c:	4264      	negs	r4, r4
10008d3e:	e00a      	b.n	10008d56 <mpu_lp_accel_mode+0x11e>
    else if (rate <= 320)
        tmp[0] = INV_LPA_320HZ;
    else
        tmp[0] = INV_LPA_640HZ;
    if (i2c_write(st.hw->addr, st.reg->lp_accel_odr, 1, tmp))
        return -1;
10008d40:	2401      	movs	r4, #1
10008d42:	4264      	negs	r4, r4
10008d44:	e007      	b.n	10008d56 <mpu_lp_accel_mode+0x11e>
    /* Enable LP ACCEL mode, ACCEL_FCHOICE_B=1*/
    if (i2c_read(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
       	return -1;
10008d46:	2401      	movs	r4, #1
10008d48:	4264      	negs	r4, r4
10008d4a:	e004      	b.n	10008d56 <mpu_lp_accel_mode+0x11e>

    tmp[0] = BIT_ACCL_FC_B | tmp[0];
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, tmp))
    	return -1;
10008d4c:	2401      	movs	r4, #1
10008d4e:	4264      	negs	r4, r4
10008d50:	e001      	b.n	10008d56 <mpu_lp_accel_mode+0x11e>
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
10008d52:	2401      	movs	r4, #1
10008d54:	4264      	negs	r4, r4
    st.chip_cfg.clk_src = 0;
    st.chip_cfg.lp_accel_mode = 1;
    mpu_configure_fifo(0);

    return 0;
}
10008d56:	0020      	movs	r0, r4
10008d58:	b002      	add	sp, #8
10008d5a:	bd10      	pop	{r4, pc}
10008d5c:	10008bb5 	.word	0x10008bb5
10008d60:	10017cf8 	.word	0x10017cf8
10008d64:	1000a76d 	.word	0x1000a76d
10008d68:	1000a7c9 	.word	0x1000a7c9
10008d6c:	100089cd 	.word	0x100089cd

10008d70 <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
10008d70:	b530      	push	{r4, r5, lr}
10008d72:	b083      	sub	sp, #12
10008d74:	0004      	movs	r4, r0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
10008d76:	4b2c      	ldr	r3, [pc, #176]	; (10008e28 <mpu_set_sample_rate+0xb8>)
10008d78:	7a9b      	ldrb	r3, [r3, #10]
10008d7a:	2b00      	cmp	r3, #0
10008d7c:	d048      	beq.n	10008e10 <mpu_set_sample_rate+0xa0>
        return -1;

    if (st.chip_cfg.dmp_on)
10008d7e:	2324      	movs	r3, #36	; 0x24
10008d80:	4a29      	ldr	r2, [pc, #164]	; (10008e28 <mpu_set_sample_rate+0xb8>)
10008d82:	5cd3      	ldrb	r3, [r2, r3]
10008d84:	2b00      	cmp	r3, #0
10008d86:	d146      	bne.n	10008e16 <mpu_set_sample_rate+0xa6>
        return -1;
    else {
        if (st.chip_cfg.lp_accel_mode) {
10008d88:	7d13      	ldrb	r3, [r2, #20]
10008d8a:	2b00      	cmp	r3, #0
10008d8c:	d00a      	beq.n	10008da4 <mpu_set_sample_rate+0x34>
            if (rate && (rate <= 40)) {
10008d8e:	1e43      	subs	r3, r0, #1
10008d90:	b29b      	uxth	r3, r3
10008d92:	2b27      	cmp	r3, #39	; 0x27
10008d94:	d803      	bhi.n	10008d9e <mpu_set_sample_rate+0x2e>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
10008d96:	4b25      	ldr	r3, [pc, #148]	; (10008e2c <mpu_set_sample_rate+0xbc>)
10008d98:	4798      	blx	r3
                return 0;
10008d9a:	2400      	movs	r4, #0
10008d9c:	e040      	b.n	10008e20 <mpu_set_sample_rate+0xb0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
10008d9e:	2000      	movs	r0, #0
10008da0:	4b22      	ldr	r3, [pc, #136]	; (10008e2c <mpu_set_sample_rate+0xbc>)
10008da2:	4798      	blx	r3
        }
        if (rate < 4)
            rate = 4;
10008da4:	2104      	movs	r1, #4
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
        }
        if (rate < 4)
10008da6:	2c03      	cmp	r4, #3
10008da8:	d907      	bls.n	10008dba <mpu_set_sample_rate+0x4a>
10008daa:	1c21      	adds	r1, r4, #0
10008dac:	23fa      	movs	r3, #250	; 0xfa
10008dae:	009b      	lsls	r3, r3, #2
10008db0:	429c      	cmp	r4, r3
10008db2:	d901      	bls.n	10008db8 <mpu_set_sample_rate+0x48>
10008db4:	4b1e      	ldr	r3, [pc, #120]	; (10008e30 <mpu_set_sample_rate+0xc0>)
10008db6:	8819      	ldrh	r1, [r3, #0]
10008db8:	b289      	uxth	r1, r1
            rate = 4;
        else if (rate > 1000)
            rate = 1000;

        data = 1000 / rate - 1;
10008dba:	466b      	mov	r3, sp
10008dbc:	1ddc      	adds	r4, r3, #7
10008dbe:	20fa      	movs	r0, #250	; 0xfa
10008dc0:	0080      	lsls	r0, r0, #2
10008dc2:	4b1c      	ldr	r3, [pc, #112]	; (10008e34 <mpu_set_sample_rate+0xc4>)
10008dc4:	4798      	blx	r3
10008dc6:	3801      	subs	r0, #1
10008dc8:	7020      	strb	r0, [r4, #0]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
10008dca:	4b17      	ldr	r3, [pc, #92]	; (10008e28 <mpu_set_sample_rate+0xb8>)
10008dcc:	681a      	ldr	r2, [r3, #0]
10008dce:	7851      	ldrb	r1, [r2, #1]
10008dd0:	685b      	ldr	r3, [r3, #4]
10008dd2:	7818      	ldrb	r0, [r3, #0]
10008dd4:	0023      	movs	r3, r4
10008dd6:	2201      	movs	r2, #1
10008dd8:	4c17      	ldr	r4, [pc, #92]	; (10008e38 <mpu_set_sample_rate+0xc8>)
10008dda:	47a0      	blx	r4
10008ddc:	1e04      	subs	r4, r0, #0
10008dde:	d11d      	bne.n	10008e1c <mpu_set_sample_rate+0xac>
            return -1;

        st.chip_cfg.sample_rate = 1000 / (1 + data);
10008de0:	4d11      	ldr	r5, [pc, #68]	; (10008e28 <mpu_set_sample_rate+0xb8>)
10008de2:	466b      	mov	r3, sp
10008de4:	79d9      	ldrb	r1, [r3, #7]
10008de6:	3101      	adds	r1, #1
10008de8:	20fa      	movs	r0, #250	; 0xfa
10008dea:	0080      	lsls	r0, r0, #2
10008dec:	4b11      	ldr	r3, [pc, #68]	; (10008e34 <mpu_set_sample_rate+0xc4>)
10008dee:	4798      	blx	r3
10008df0:	81e8      	strh	r0, [r5, #14]

#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
10008df2:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
10008df4:	1c18      	adds	r0, r3, #0
10008df6:	b29b      	uxth	r3, r3
10008df8:	2b64      	cmp	r3, #100	; 0x64
10008dfa:	d900      	bls.n	10008dfe <mpu_set_sample_rate+0x8e>
10008dfc:	2064      	movs	r0, #100	; 0x64
10008dfe:	b280      	uxth	r0, r0
10008e00:	4b0e      	ldr	r3, [pc, #56]	; (10008e3c <mpu_set_sample_rate+0xcc>)
10008e02:	4798      	blx	r3
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
10008e04:	4b08      	ldr	r3, [pc, #32]	; (10008e28 <mpu_set_sample_rate+0xb8>)
10008e06:	89d8      	ldrh	r0, [r3, #14]
10008e08:	0840      	lsrs	r0, r0, #1
10008e0a:	4b0d      	ldr	r3, [pc, #52]	; (10008e40 <mpu_set_sample_rate+0xd0>)
10008e0c:	4798      	blx	r3
        return 0;
10008e0e:	e007      	b.n	10008e20 <mpu_set_sample_rate+0xb0>
int mpu_set_sample_rate(unsigned short rate)
{
    unsigned char data;

    if (!(st.chip_cfg.sensors))
        return -1;
10008e10:	2401      	movs	r4, #1
10008e12:	4264      	negs	r4, r4
10008e14:	e004      	b.n	10008e20 <mpu_set_sample_rate+0xb0>

    if (st.chip_cfg.dmp_on)
        return -1;
10008e16:	2401      	movs	r4, #1
10008e18:	4264      	negs	r4, r4
10008e1a:	e001      	b.n	10008e20 <mpu_set_sample_rate+0xb0>
        else if (rate > 1000)
            rate = 1000;

        data = 1000 / rate - 1;
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
            return -1;
10008e1c:	2401      	movs	r4, #1
10008e1e:	4264      	negs	r4, r4

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
        return 0;
    }
}
10008e20:	0020      	movs	r0, r4
10008e22:	b003      	add	sp, #12
10008e24:	bd30      	pop	{r4, r5, pc}
10008e26:	46c0      	nop			; (mov r8, r8)
10008e28:	10017cf8 	.word	0x10017cf8
10008e2c:	10008c39 	.word	0x10008c39
10008e30:	10015b34 	.word	0x10015b34
10008e34:	10012d19 	.word	0x10012d19
10008e38:	1000a76d 	.word	0x1000a76d
10008e3c:	10008955 	.word	0x10008955
10008e40:	1000887d 	.word	0x1000887d

10008e44 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
10008e44:	b530      	push	{r4, r5, lr}
10008e46:	b083      	sub	sp, #12
10008e48:	0004      	movs	r4, r0
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
10008e4a:	2370      	movs	r3, #112	; 0x70
10008e4c:	4203      	tst	r3, r0
10008e4e:	d003      	beq.n	10008e58 <mpu_set_sensors+0x14>
        data = INV_CLK_PLL;
10008e50:	2201      	movs	r2, #1
10008e52:	466b      	mov	r3, sp
10008e54:	71da      	strb	r2, [r3, #7]
10008e56:	e015      	b.n	10008e84 <mpu_set_sensors+0x40>
    else if (sensors)
10008e58:	2800      	cmp	r0, #0
10008e5a:	d003      	beq.n	10008e64 <mpu_set_sensors+0x20>
        data = 0;
10008e5c:	2200      	movs	r2, #0
10008e5e:	466b      	mov	r3, sp
10008e60:	71da      	strb	r2, [r3, #7]
10008e62:	e00f      	b.n	10008e84 <mpu_set_sensors+0x40>
    else
        data = BIT_SLEEP;
10008e64:	466b      	mov	r3, sp
10008e66:	3307      	adds	r3, #7
10008e68:	2240      	movs	r2, #64	; 0x40
10008e6a:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
10008e6c:	4a6a      	ldr	r2, [pc, #424]	; (10009018 <mpu_set_sensors+0x1d4>)
10008e6e:	6811      	ldr	r1, [r2, #0]
10008e70:	7d49      	ldrb	r1, [r1, #21]
10008e72:	6852      	ldr	r2, [r2, #4]
10008e74:	7810      	ldrb	r0, [r2, #0]
10008e76:	2201      	movs	r2, #1
10008e78:	4d68      	ldr	r5, [pc, #416]	; (1000901c <mpu_set_sensors+0x1d8>)
10008e7a:	47a8      	blx	r5
10008e7c:	2800      	cmp	r0, #0
10008e7e:	d100      	bne.n	10008e82 <mpu_set_sensors+0x3e>
10008e80:	e0b2      	b.n	10008fe8 <mpu_set_sensors+0x1a4>
10008e82:	e00b      	b.n	10008e9c <mpu_set_sensors+0x58>
10008e84:	4b64      	ldr	r3, [pc, #400]	; (10009018 <mpu_set_sensors+0x1d4>)
10008e86:	681a      	ldr	r2, [r3, #0]
10008e88:	7d51      	ldrb	r1, [r2, #21]
10008e8a:	685b      	ldr	r3, [r3, #4]
10008e8c:	7818      	ldrb	r0, [r3, #0]
10008e8e:	466b      	mov	r3, sp
10008e90:	3307      	adds	r3, #7
10008e92:	2201      	movs	r2, #1
10008e94:	4d61      	ldr	r5, [pc, #388]	; (1000901c <mpu_set_sensors+0x1d8>)
10008e96:	47a8      	blx	r5
10008e98:	2800      	cmp	r0, #0
10008e9a:	d005      	beq.n	10008ea8 <mpu_set_sensors+0x64>
        st.chip_cfg.sensors = 0;
10008e9c:	2200      	movs	r2, #0
10008e9e:	4b5e      	ldr	r3, [pc, #376]	; (10009018 <mpu_set_sensors+0x1d4>)
10008ea0:	729a      	strb	r2, [r3, #10]
        return -1;
10008ea2:	2501      	movs	r5, #1
10008ea4:	426d      	negs	r5, r5
10008ea6:	e0b4      	b.n	10009012 <mpu_set_sensors+0x1ce>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
10008ea8:	466b      	mov	r3, sp
10008eaa:	1dda      	adds	r2, r3, #7
10008eac:	79db      	ldrb	r3, [r3, #7]
10008eae:	2140      	movs	r1, #64	; 0x40
10008eb0:	438b      	bics	r3, r1
10008eb2:	4959      	ldr	r1, [pc, #356]	; (10009018 <mpu_set_sensors+0x1d4>)
10008eb4:	730b      	strb	r3, [r1, #12]

    data = 0;
10008eb6:	2300      	movs	r3, #0
10008eb8:	7013      	strb	r3, [r2, #0]
    if (!(sensors & INV_X_GYRO))
10008eba:	0663      	lsls	r3, r4, #25
10008ebc:	d402      	bmi.n	10008ec4 <mpu_set_sensors+0x80>
        data |= BIT_STBY_XG;
10008ebe:	2204      	movs	r2, #4
10008ec0:	466b      	mov	r3, sp
10008ec2:	71da      	strb	r2, [r3, #7]
    if (!(sensors & INV_Y_GYRO))
10008ec4:	06a3      	lsls	r3, r4, #26
10008ec6:	d405      	bmi.n	10008ed4 <mpu_set_sensors+0x90>
        data |= BIT_STBY_YG;
10008ec8:	466b      	mov	r3, sp
10008eca:	1dda      	adds	r2, r3, #7
10008ecc:	79d9      	ldrb	r1, [r3, #7]
10008ece:	2302      	movs	r3, #2
10008ed0:	430b      	orrs	r3, r1
10008ed2:	7013      	strb	r3, [r2, #0]
    if (!(sensors & INV_Z_GYRO))
10008ed4:	06e3      	lsls	r3, r4, #27
10008ed6:	d405      	bmi.n	10008ee4 <mpu_set_sensors+0xa0>
        data |= BIT_STBY_ZG;
10008ed8:	466b      	mov	r3, sp
10008eda:	1dda      	adds	r2, r3, #7
10008edc:	79d9      	ldrb	r1, [r3, #7]
10008ede:	2301      	movs	r3, #1
10008ee0:	430b      	orrs	r3, r1
10008ee2:	7013      	strb	r3, [r2, #0]
    if (!(sensors & INV_XYZ_ACCEL))
10008ee4:	0723      	lsls	r3, r4, #28
10008ee6:	d405      	bmi.n	10008ef4 <mpu_set_sensors+0xb0>
        data |= BIT_STBY_XYZA;
10008ee8:	466b      	mov	r3, sp
10008eea:	1dda      	adds	r2, r3, #7
10008eec:	79d9      	ldrb	r1, [r3, #7]
10008eee:	2338      	movs	r3, #56	; 0x38
10008ef0:	430b      	orrs	r3, r1
10008ef2:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
10008ef4:	4b48      	ldr	r3, [pc, #288]	; (10009018 <mpu_set_sensors+0x1d4>)
10008ef6:	681a      	ldr	r2, [r3, #0]
10008ef8:	7d91      	ldrb	r1, [r2, #22]
10008efa:	685b      	ldr	r3, [r3, #4]
10008efc:	7818      	ldrb	r0, [r3, #0]
10008efe:	466b      	mov	r3, sp
10008f00:	3307      	adds	r3, #7
10008f02:	2201      	movs	r2, #1
10008f04:	4d45      	ldr	r5, [pc, #276]	; (1000901c <mpu_set_sensors+0x1d8>)
10008f06:	47a8      	blx	r5
10008f08:	2800      	cmp	r0, #0
10008f0a:	d005      	beq.n	10008f18 <mpu_set_sensors+0xd4>
        st.chip_cfg.sensors = 0;
10008f0c:	2200      	movs	r2, #0
10008f0e:	4b42      	ldr	r3, [pc, #264]	; (10009018 <mpu_set_sensors+0x1d4>)
10008f10:	729a      	strb	r2, [r3, #10]
        return -1;
10008f12:	2501      	movs	r5, #1
10008f14:	426d      	negs	r5, r5
10008f16:	e07c      	b.n	10009012 <mpu_set_sensors+0x1ce>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
10008f18:	2308      	movs	r3, #8
10008f1a:	0022      	movs	r2, r4
10008f1c:	439a      	bics	r2, r3
10008f1e:	d06b      	beq.n	10008ff8 <mpu_set_sensors+0x1b4>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
10008f20:	2000      	movs	r0, #0
10008f22:	4b3f      	ldr	r3, [pc, #252]	; (10009020 <mpu_set_sensors+0x1dc>)
10008f24:	4798      	blx	r3
    if (sensors & INV_XYZ_COMPASS)
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
10008f26:	4b3c      	ldr	r3, [pc, #240]	; (10009018 <mpu_set_sensors+0x1d4>)
10008f28:	681a      	ldr	r2, [r3, #0]
10008f2a:	7911      	ldrb	r1, [r2, #4]
10008f2c:	685b      	ldr	r3, [r3, #4]
10008f2e:	7818      	ldrb	r0, [r3, #0]
10008f30:	466b      	mov	r3, sp
10008f32:	3306      	adds	r3, #6
10008f34:	2201      	movs	r2, #1
10008f36:	4d3b      	ldr	r5, [pc, #236]	; (10009024 <mpu_set_sensors+0x1e0>)
10008f38:	47a8      	blx	r5
10008f3a:	2800      	cmp	r0, #0
10008f3c:	d148      	bne.n	10008fd0 <mpu_set_sensors+0x18c>
        return -1;
    /* Handle AKM power management. */
    if (sensors & INV_XYZ_COMPASS) {
10008f3e:	07e3      	lsls	r3, r4, #31
10008f40:	d509      	bpl.n	10008f56 <mpu_set_sensors+0x112>
        data = AKM_SINGLE_MEASUREMENT;
10008f42:	2211      	movs	r2, #17
10008f44:	466b      	mov	r3, sp
10008f46:	71da      	strb	r2, [r3, #7]
        user_ctrl |= BIT_AUX_IF_EN;
10008f48:	466b      	mov	r3, sp
10008f4a:	1d9a      	adds	r2, r3, #6
10008f4c:	7999      	ldrb	r1, [r3, #6]
10008f4e:	2320      	movs	r3, #32
10008f50:	430b      	orrs	r3, r1
10008f52:	7013      	strb	r3, [r2, #0]
10008f54:	e008      	b.n	10008f68 <mpu_set_sensors+0x124>
    } else {
        data = AKM_POWER_DOWN;
10008f56:	2210      	movs	r2, #16
10008f58:	466b      	mov	r3, sp
10008f5a:	71da      	strb	r2, [r3, #7]
        user_ctrl &= ~BIT_AUX_IF_EN;
10008f5c:	466b      	mov	r3, sp
10008f5e:	1d9a      	adds	r2, r3, #6
10008f60:	799b      	ldrb	r3, [r3, #6]
10008f62:	2120      	movs	r1, #32
10008f64:	438b      	bics	r3, r1
10008f66:	7013      	strb	r3, [r2, #0]
    }
    if (st.chip_cfg.dmp_on)
10008f68:	2324      	movs	r3, #36	; 0x24
10008f6a:	4a2b      	ldr	r2, [pc, #172]	; (10009018 <mpu_set_sensors+0x1d4>)
10008f6c:	5cd3      	ldrb	r3, [r2, r3]
10008f6e:	2b00      	cmp	r3, #0
10008f70:	d007      	beq.n	10008f82 <mpu_set_sensors+0x13e>
        user_ctrl |= BIT_DMP_EN;
10008f72:	466b      	mov	r3, sp
10008f74:	1d9a      	adds	r2, r3, #6
10008f76:	799b      	ldrb	r3, [r3, #6]
10008f78:	2180      	movs	r1, #128	; 0x80
10008f7a:	4249      	negs	r1, r1
10008f7c:	430b      	orrs	r3, r1
10008f7e:	7013      	strb	r3, [r2, #0]
10008f80:	e005      	b.n	10008f8e <mpu_set_sensors+0x14a>
    else
        user_ctrl &= ~BIT_DMP_EN;
10008f82:	466b      	mov	r3, sp
10008f84:	1d9a      	adds	r2, r3, #6
10008f86:	799b      	ldrb	r3, [r3, #6]
10008f88:	217f      	movs	r1, #127	; 0x7f
10008f8a:	400b      	ands	r3, r1
10008f8c:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, &data))
10008f8e:	4b22      	ldr	r3, [pc, #136]	; (10009018 <mpu_set_sensors+0x1d4>)
10008f90:	2226      	movs	r2, #38	; 0x26
10008f92:	6819      	ldr	r1, [r3, #0]
10008f94:	5c89      	ldrb	r1, [r1, r2]
10008f96:	685b      	ldr	r3, [r3, #4]
10008f98:	7818      	ldrb	r0, [r3, #0]
10008f9a:	466b      	mov	r3, sp
10008f9c:	3307      	adds	r3, #7
10008f9e:	3a25      	subs	r2, #37	; 0x25
10008fa0:	4d1e      	ldr	r5, [pc, #120]	; (1000901c <mpu_set_sensors+0x1d8>)
10008fa2:	47a8      	blx	r5
10008fa4:	2800      	cmp	r0, #0
10008fa6:	d116      	bne.n	10008fd6 <mpu_set_sensors+0x192>
        return -1;
    /* Enable/disable I2C master mode. */
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
10008fa8:	4b1b      	ldr	r3, [pc, #108]	; (10009018 <mpu_set_sensors+0x1d4>)
10008faa:	681a      	ldr	r2, [r3, #0]
10008fac:	7911      	ldrb	r1, [r2, #4]
10008fae:	685b      	ldr	r3, [r3, #4]
10008fb0:	7818      	ldrb	r0, [r3, #0]
10008fb2:	466b      	mov	r3, sp
10008fb4:	3306      	adds	r3, #6
10008fb6:	2201      	movs	r2, #1
10008fb8:	4d18      	ldr	r5, [pc, #96]	; (1000901c <mpu_set_sensors+0x1d8>)
10008fba:	47a8      	blx	r5
10008fbc:	1e05      	subs	r5, r0, #0
10008fbe:	d10d      	bne.n	10008fdc <mpu_set_sensors+0x198>
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
10008fc0:	4b15      	ldr	r3, [pc, #84]	; (10009018 <mpu_set_sensors+0x1d4>)
10008fc2:	729c      	strb	r4, [r3, #10]
    st.chip_cfg.lp_accel_mode = 0;
10008fc4:	2200      	movs	r2, #0
10008fc6:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
10008fc8:	2032      	movs	r0, #50	; 0x32
10008fca:	4b17      	ldr	r3, [pc, #92]	; (10009028 <mpu_set_sensors+0x1e4>)
10008fcc:	4798      	blx	r3
    return 0;
10008fce:	e020      	b.n	10009012 <mpu_set_sensors+0x1ce>
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
10008fd0:	2501      	movs	r5, #1
10008fd2:	426d      	negs	r5, r5
10008fd4:	e01d      	b.n	10009012 <mpu_set_sensors+0x1ce>
    if (st.chip_cfg.dmp_on)
        user_ctrl |= BIT_DMP_EN;
    else
        user_ctrl &= ~BIT_DMP_EN;
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, &data))
        return -1;
10008fd6:	2501      	movs	r5, #1
10008fd8:	426d      	negs	r5, r5
10008fda:	e01a      	b.n	10009012 <mpu_set_sensors+0x1ce>
    /* Enable/disable I2C master mode. */
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
10008fdc:	2501      	movs	r5, #1
10008fde:	426d      	negs	r5, r5
10008fe0:	e017      	b.n	10009012 <mpu_set_sensors+0x1ce>
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
10008fe2:	2501      	movs	r5, #1
10008fe4:	426d      	negs	r5, r5
10008fe6:	e014      	b.n	10009012 <mpu_set_sensors+0x1ce>
        data = BIT_SLEEP;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
        st.chip_cfg.sensors = 0;
        return -1;
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
10008fe8:	466b      	mov	r3, sp
10008fea:	3307      	adds	r3, #7
10008fec:	781b      	ldrb	r3, [r3, #0]
10008fee:	2240      	movs	r2, #64	; 0x40
10008ff0:	4393      	bics	r3, r2
10008ff2:	4a09      	ldr	r2, [pc, #36]	; (10009018 <mpu_set_sensors+0x1d4>)
10008ff4:	7313      	strb	r3, [r2, #12]
10008ff6:	e762      	b.n	10008ebe <mpu_set_sensors+0x7a>
    if (sensors & INV_XYZ_COMPASS)
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
10008ff8:	4b07      	ldr	r3, [pc, #28]	; (10009018 <mpu_set_sensors+0x1d4>)
10008ffa:	681a      	ldr	r2, [r3, #0]
10008ffc:	7911      	ldrb	r1, [r2, #4]
10008ffe:	685b      	ldr	r3, [r3, #4]
10009000:	7818      	ldrb	r0, [r3, #0]
10009002:	466b      	mov	r3, sp
10009004:	3306      	adds	r3, #6
10009006:	2201      	movs	r2, #1
10009008:	4d06      	ldr	r5, [pc, #24]	; (10009024 <mpu_set_sensors+0x1e0>)
1000900a:	47a8      	blx	r5
1000900c:	2800      	cmp	r0, #0
1000900e:	d0a2      	beq.n	10008f56 <mpu_set_sensors+0x112>
10009010:	e7e7      	b.n	10008fe2 <mpu_set_sensors+0x19e>

    st.chip_cfg.sensors = sensors;
    st.chip_cfg.lp_accel_mode = 0;
    delay_ms(50);
    return 0;
}
10009012:	0028      	movs	r0, r5
10009014:	b003      	add	sp, #12
10009016:	bd30      	pop	{r4, r5, pc}
10009018:	10017cf8 	.word	0x10017cf8
1000901c:	1000a76d 	.word	0x1000a76d
10009020:	10008bb5 	.word	0x10008bb5
10009024:	1000a7c9 	.word	0x1000a7c9
10009028:	10008129 	.word	0x10008129

1000902c <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(struct int_param_s *int_param)
{
1000902c:	b530      	push	{r4, r5, lr}
1000902e:	b085      	sub	sp, #20
    unsigned char data[6];

    /* Reset device. */
    data[0] = BIT_RESET;
10009030:	ab02      	add	r3, sp, #8
10009032:	2280      	movs	r2, #128	; 0x80
10009034:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
10009036:	4ab9      	ldr	r2, [pc, #740]	; (1000931c <mpu_init+0x2f0>)
10009038:	6811      	ldr	r1, [r2, #0]
1000903a:	7d49      	ldrb	r1, [r1, #21]
1000903c:	6852      	ldr	r2, [r2, #4]
1000903e:	7810      	ldrb	r0, [r2, #0]
10009040:	2201      	movs	r2, #1
10009042:	4cb7      	ldr	r4, [pc, #732]	; (10009320 <mpu_init+0x2f4>)
10009044:	47a0      	blx	r4
10009046:	2800      	cmp	r0, #0
10009048:	d000      	beq.n	1000904c <mpu_init+0x20>
1000904a:	e149      	b.n	100092e0 <mpu_init+0x2b4>
        return -1;
    delay_ms(100);
1000904c:	3064      	adds	r0, #100	; 0x64
1000904e:	4bb5      	ldr	r3, [pc, #724]	; (10009324 <mpu_init+0x2f8>)
10009050:	4798      	blx	r3

    /* Wake up chip. */
    data[0] = 0x00;
10009052:	ab02      	add	r3, sp, #8
10009054:	2200      	movs	r2, #0
10009056:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
10009058:	4ab0      	ldr	r2, [pc, #704]	; (1000931c <mpu_init+0x2f0>)
1000905a:	6811      	ldr	r1, [r2, #0]
1000905c:	7d49      	ldrb	r1, [r1, #21]
1000905e:	6852      	ldr	r2, [r2, #4]
10009060:	7810      	ldrb	r0, [r2, #0]
10009062:	2201      	movs	r2, #1
10009064:	4cae      	ldr	r4, [pc, #696]	; (10009320 <mpu_init+0x2f4>)
10009066:	47a0      	blx	r4
10009068:	2800      	cmp	r0, #0
1000906a:	d000      	beq.n	1000906e <mpu_init+0x42>
1000906c:	e13b      	b.n	100092e6 <mpu_init+0x2ba>
        return -1;

   st.chip_cfg.accel_half = 0;
1000906e:	4aab      	ldr	r2, [pc, #684]	; (1000931c <mpu_init+0x2f0>)
10009070:	2300      	movs	r3, #0
10009072:	74d3      	strb	r3, [r2, #19]

#ifdef MPU6500
    /* MPU6500 shares 4kB of memory between the DMP and the FIFO. Since the
     * first 3kB are needed by the DMP, we'll use the last 1kB for the FIFO.
     */
    data[0] = BIT_FIFO_SIZE_1024;
10009074:	ab02      	add	r3, sp, #8
10009076:	2140      	movs	r1, #64	; 0x40
10009078:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
1000907a:	6811      	ldr	r1, [r2, #0]
1000907c:	7a09      	ldrb	r1, [r1, #8]
1000907e:	6852      	ldr	r2, [r2, #4]
10009080:	7810      	ldrb	r0, [r2, #0]
10009082:	2201      	movs	r2, #1
10009084:	4ca6      	ldr	r4, [pc, #664]	; (10009320 <mpu_init+0x2f4>)
10009086:	47a0      	blx	r4
10009088:	2800      	cmp	r0, #0
1000908a:	d000      	beq.n	1000908e <mpu_init+0x62>
1000908c:	e12e      	b.n	100092ec <mpu_init+0x2c0>
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
1000908e:	4ca3      	ldr	r4, [pc, #652]	; (1000931c <mpu_init+0x2f0>)
10009090:	23ff      	movs	r3, #255	; 0xff
10009092:	72a3      	strb	r3, [r4, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
10009094:	7223      	strb	r3, [r4, #8]
    st.chip_cfg.accel_fsr = 0xFF;
10009096:	7263      	strb	r3, [r4, #9]
    st.chip_cfg.lpf = 0xFF;
10009098:	72e3      	strb	r3, [r4, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
1000909a:	2201      	movs	r2, #1
1000909c:	4252      	negs	r2, r2
1000909e:	81e2      	strh	r2, [r4, #14]
    st.chip_cfg.fifo_enable = 0xFF;
100090a0:	7423      	strb	r3, [r4, #16]
    st.chip_cfg.bypass_mode = 0xFF;
100090a2:	74a3      	strb	r3, [r4, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
100090a4:	8522      	strh	r2, [r4, #40]	; 0x28
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
100090a6:	3bfe      	subs	r3, #254	; 0xfe
100090a8:	7323      	strb	r3, [r4, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 0; // --> interrupt active high!!
100090aa:	2500      	movs	r5, #0
100090ac:	3321      	adds	r3, #33	; 0x21
100090ae:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.latched_int = 0;
100090b0:	3301      	adds	r3, #1
100090b2:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.int_motion_only = 0;
100090b4:	7565      	strb	r5, [r4, #21]
    st.chip_cfg.lp_accel_mode = 0;
100090b6:	7525      	strb	r5, [r4, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
100090b8:	0020      	movs	r0, r4
100090ba:	3016      	adds	r0, #22
100090bc:	320d      	adds	r2, #13
100090be:	2100      	movs	r1, #0
100090c0:	4b99      	ldr	r3, [pc, #612]	; (10009328 <mpu_init+0x2fc>)
100090c2:	4798      	blx	r3
    st.chip_cfg.dmp_on = 0;
100090c4:	2324      	movs	r3, #36	; 0x24
100090c6:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.dmp_loaded = 0;
100090c8:	3301      	adds	r3, #1
100090ca:	54e5      	strb	r5, [r4, r3]
    st.chip_cfg.dmp_sample_rate = 0;
100090cc:	84e5      	strh	r5, [r4, #38]	; 0x26

    if (mpu_set_gyro_fsr(2000))
100090ce:	20fa      	movs	r0, #250	; 0xfa
100090d0:	00c0      	lsls	r0, r0, #3
100090d2:	4b96      	ldr	r3, [pc, #600]	; (1000932c <mpu_init+0x300>)
100090d4:	4798      	blx	r3
100090d6:	2800      	cmp	r0, #0
100090d8:	d000      	beq.n	100090dc <mpu_init+0xb0>
100090da:	e10a      	b.n	100092f2 <mpu_init+0x2c6>
        return -1;
    if (mpu_set_accel_fsr(2))
100090dc:	3002      	adds	r0, #2
100090de:	4b94      	ldr	r3, [pc, #592]	; (10009330 <mpu_init+0x304>)
100090e0:	4798      	blx	r3
100090e2:	2800      	cmp	r0, #0
100090e4:	d000      	beq.n	100090e8 <mpu_init+0xbc>
100090e6:	e107      	b.n	100092f8 <mpu_init+0x2cc>
        return -1;
    if (mpu_set_lpf(42))
100090e8:	302a      	adds	r0, #42	; 0x2a
100090ea:	4b92      	ldr	r3, [pc, #584]	; (10009334 <mpu_init+0x308>)
100090ec:	4798      	blx	r3
100090ee:	2800      	cmp	r0, #0
100090f0:	d000      	beq.n	100090f4 <mpu_init+0xc8>
100090f2:	e104      	b.n	100092fe <mpu_init+0x2d2>
        return -1;
    if (mpu_set_sample_rate(50))
100090f4:	3032      	adds	r0, #50	; 0x32
100090f6:	4b90      	ldr	r3, [pc, #576]	; (10009338 <mpu_init+0x30c>)
100090f8:	4798      	blx	r3
100090fa:	2800      	cmp	r0, #0
100090fc:	d000      	beq.n	10009100 <mpu_init+0xd4>
100090fe:	e101      	b.n	10009304 <mpu_init+0x2d8>
        return -1;
    if (mpu_configure_fifo(0))
10009100:	4b8e      	ldr	r3, [pc, #568]	; (1000933c <mpu_init+0x310>)
10009102:	4798      	blx	r3
10009104:	2800      	cmp	r0, #0
10009106:	d000      	beq.n	1000910a <mpu_init+0xde>
10009108:	e0ff      	b.n	1000930a <mpu_init+0x2de>
/* This initialization is similar to the one in ak8975.c. */
static int setup_compass(void)
{
    unsigned char data[4], akm_addr;

    mpu_set_bypass(1);
1000910a:	3001      	adds	r0, #1
1000910c:	4b8c      	ldr	r3, [pc, #560]	; (10009340 <mpu_init+0x314>)
1000910e:	4798      	blx	r3

    /* Find compass. Possible addresses range from 0x0C to 0x0F. */
    for (akm_addr = 0x0C; akm_addr <= 0x0F; akm_addr++) {
10009110:	240c      	movs	r4, #12
        int result;
        result = i2c_read(akm_addr, AKM_REG_WHOAMI, 1, data);
10009112:	4d8c      	ldr	r5, [pc, #560]	; (10009344 <mpu_init+0x318>)
10009114:	ab01      	add	r3, sp, #4
10009116:	2201      	movs	r2, #1
10009118:	2100      	movs	r1, #0
1000911a:	0020      	movs	r0, r4
1000911c:	47a8      	blx	r5
        if (!result && (data[0] == AKM_WHOAMI))
1000911e:	2800      	cmp	r0, #0
10009120:	d103      	bne.n	1000912a <mpu_init+0xfe>
10009122:	466b      	mov	r3, sp
10009124:	791b      	ldrb	r3, [r3, #4]
10009126:	2b48      	cmp	r3, #72	; 0x48
10009128:	d004      	beq.n	10009134 <mpu_init+0x108>
    unsigned char data[4], akm_addr;

    mpu_set_bypass(1);

    /* Find compass. Possible addresses range from 0x0C to 0x0F. */
    for (akm_addr = 0x0C; akm_addr <= 0x0F; akm_addr++) {
1000912a:	3401      	adds	r4, #1
1000912c:	b2e4      	uxtb	r4, r4
1000912e:	2c10      	cmp	r4, #16
10009130:	d1f0      	bne.n	10009114 <mpu_init+0xe8>
10009132:	e001      	b.n	10009138 <mpu_init+0x10c>
        result = i2c_read(akm_addr, AKM_REG_WHOAMI, 1, data);
        if (!result && (data[0] == AKM_WHOAMI))
            break;
    }

    if (akm_addr > 0x0F) {
10009134:	2c0f      	cmp	r4, #15
10009136:	d905      	bls.n	10009144 <mpu_init+0x118>
        /* TODO: Handle this case in all compass-related functions. */
        log_e("Compass not found.\n");
10009138:	4883      	ldr	r0, [pc, #524]	; (10009348 <mpu_init+0x31c>)
1000913a:	4c84      	ldr	r4, [pc, #528]	; (1000934c <mpu_init+0x320>)
1000913c:	47a0      	blx	r4
1000913e:	4884      	ldr	r0, [pc, #528]	; (10009350 <mpu_init+0x324>)
10009140:	47a0      	blx	r4
10009142:	e0c4      	b.n	100092ce <mpu_init+0x2a2>
        return -1;
    }

    st.chip_cfg.compass_addr = akm_addr;
10009144:	232a      	movs	r3, #42	; 0x2a
10009146:	4a75      	ldr	r2, [pc, #468]	; (1000931c <mpu_init+0x2f0>)
10009148:	54d4      	strb	r4, [r2, r3]

    data[0] = AKM_POWER_DOWN;
1000914a:	ab01      	add	r3, sp, #4
1000914c:	2210      	movs	r2, #16
1000914e:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
10009150:	3a0f      	subs	r2, #15
10009152:	210a      	movs	r1, #10
10009154:	0020      	movs	r0, r4
10009156:	4c72      	ldr	r4, [pc, #456]	; (10009320 <mpu_init+0x2f4>)
10009158:	47a0      	blx	r4
1000915a:	2800      	cmp	r0, #0
1000915c:	d000      	beq.n	10009160 <mpu_init+0x134>
1000915e:	e0b6      	b.n	100092ce <mpu_init+0x2a2>
        return -1;
    delay_ms(1);
10009160:	3001      	adds	r0, #1
10009162:	4b70      	ldr	r3, [pc, #448]	; (10009324 <mpu_init+0x2f8>)
10009164:	4798      	blx	r3

    data[0] = AKM_FUSE_ROM_ACCESS;
10009166:	ab01      	add	r3, sp, #4
10009168:	221f      	movs	r2, #31
1000916a:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
1000916c:	320b      	adds	r2, #11
1000916e:	496b      	ldr	r1, [pc, #428]	; (1000931c <mpu_init+0x2f0>)
10009170:	5c88      	ldrb	r0, [r1, r2]
10009172:	3a29      	subs	r2, #41	; 0x29
10009174:	210a      	movs	r1, #10
10009176:	4c6a      	ldr	r4, [pc, #424]	; (10009320 <mpu_init+0x2f4>)
10009178:	47a0      	blx	r4
1000917a:	2800      	cmp	r0, #0
1000917c:	d000      	beq.n	10009180 <mpu_init+0x154>
1000917e:	e0a6      	b.n	100092ce <mpu_init+0x2a2>
        return -1;
    delay_ms(1);
10009180:	3001      	adds	r0, #1
10009182:	4b68      	ldr	r3, [pc, #416]	; (10009324 <mpu_init+0x2f8>)
10009184:	4798      	blx	r3

    /* Get sensitivity adjustment data from fuse ROM. */
    if (i2c_read(st.chip_cfg.compass_addr, AKM_REG_ASAX, 3, data))
10009186:	232a      	movs	r3, #42	; 0x2a
10009188:	4a64      	ldr	r2, [pc, #400]	; (1000931c <mpu_init+0x2f0>)
1000918a:	5cd0      	ldrb	r0, [r2, r3]
1000918c:	ab01      	add	r3, sp, #4
1000918e:	2203      	movs	r2, #3
10009190:	2110      	movs	r1, #16
10009192:	4c6c      	ldr	r4, [pc, #432]	; (10009344 <mpu_init+0x318>)
10009194:	47a0      	blx	r4
10009196:	2800      	cmp	r0, #0
10009198:	d000      	beq.n	1000919c <mpu_init+0x170>
1000919a:	e098      	b.n	100092ce <mpu_init+0x2a2>
        return -1;
    st.chip_cfg.mag_sens_adj[0] = (long)data[0] + 128;
1000919c:	4a5f      	ldr	r2, [pc, #380]	; (1000931c <mpu_init+0x2f0>)
1000919e:	ab01      	add	r3, sp, #4
100091a0:	7819      	ldrb	r1, [r3, #0]
100091a2:	3180      	adds	r1, #128	; 0x80
100091a4:	8591      	strh	r1, [r2, #44]	; 0x2c
    st.chip_cfg.mag_sens_adj[1] = (long)data[1] + 128;
100091a6:	7859      	ldrb	r1, [r3, #1]
100091a8:	3180      	adds	r1, #128	; 0x80
100091aa:	85d1      	strh	r1, [r2, #46]	; 0x2e
    st.chip_cfg.mag_sens_adj[2] = (long)data[2] + 128;
100091ac:	7899      	ldrb	r1, [r3, #2]
100091ae:	3180      	adds	r1, #128	; 0x80
100091b0:	8611      	strh	r1, [r2, #48]	; 0x30

    data[0] = AKM_POWER_DOWN;
100091b2:	2110      	movs	r1, #16
100091b4:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
100091b6:	311a      	adds	r1, #26
100091b8:	5c50      	ldrb	r0, [r2, r1]
100091ba:	2201      	movs	r2, #1
100091bc:	3920      	subs	r1, #32
100091be:	4c58      	ldr	r4, [pc, #352]	; (10009320 <mpu_init+0x2f4>)
100091c0:	47a0      	blx	r4
100091c2:	2800      	cmp	r0, #0
100091c4:	d000      	beq.n	100091c8 <mpu_init+0x19c>
100091c6:	e082      	b.n	100092ce <mpu_init+0x2a2>
        return -1;
    delay_ms(1);
100091c8:	3001      	adds	r0, #1
100091ca:	4b56      	ldr	r3, [pc, #344]	; (10009324 <mpu_init+0x2f8>)
100091cc:	4798      	blx	r3

    mpu_set_bypass(0);
100091ce:	2000      	movs	r0, #0
100091d0:	4b5b      	ldr	r3, [pc, #364]	; (10009340 <mpu_init+0x314>)
100091d2:	4798      	blx	r3

    /* Set up master mode, master clock, and ES bit. */
    data[0] = 0x40;
100091d4:	ab01      	add	r3, sp, #4
100091d6:	2240      	movs	r2, #64	; 0x40
100091d8:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
100091da:	4a50      	ldr	r2, [pc, #320]	; (1000931c <mpu_init+0x2f0>)
100091dc:	6811      	ldr	r1, [r2, #0]
100091de:	7e89      	ldrb	r1, [r1, #26]
100091e0:	6852      	ldr	r2, [r2, #4]
100091e2:	7810      	ldrb	r0, [r2, #0]
100091e4:	2201      	movs	r2, #1
100091e6:	4c4e      	ldr	r4, [pc, #312]	; (10009320 <mpu_init+0x2f4>)
100091e8:	47a0      	blx	r4
100091ea:	2800      	cmp	r0, #0
100091ec:	d16f      	bne.n	100092ce <mpu_init+0x2a2>
        return -1;

    /* Slave 0 reads from AKM data registers. */
    data[0] = BIT_I2C_READ | st.chip_cfg.compass_addr;
100091ee:	ab01      	add	r3, sp, #4
100091f0:	4a4a      	ldr	r2, [pc, #296]	; (1000931c <mpu_init+0x2f0>)
100091f2:	212a      	movs	r1, #42	; 0x2a
100091f4:	5c51      	ldrb	r1, [r2, r1]
100091f6:	3880      	subs	r0, #128	; 0x80
100091f8:	4301      	orrs	r1, r0
100091fa:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s0_addr, 1, data))
100091fc:	6811      	ldr	r1, [r2, #0]
100091fe:	7f89      	ldrb	r1, [r1, #30]
10009200:	6852      	ldr	r2, [r2, #4]
10009202:	7810      	ldrb	r0, [r2, #0]
10009204:	2201      	movs	r2, #1
10009206:	4c46      	ldr	r4, [pc, #280]	; (10009320 <mpu_init+0x2f4>)
10009208:	47a0      	blx	r4
1000920a:	2800      	cmp	r0, #0
1000920c:	d15f      	bne.n	100092ce <mpu_init+0x2a2>
        return -1;

    /* Compass reads start at this register. */
    data[0] = AKM_REG_ST1;
1000920e:	ab01      	add	r3, sp, #4
10009210:	2202      	movs	r2, #2
10009212:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s0_reg, 1, data))
10009214:	4a41      	ldr	r2, [pc, #260]	; (1000931c <mpu_init+0x2f0>)
10009216:	6811      	ldr	r1, [r2, #0]
10009218:	7fc9      	ldrb	r1, [r1, #31]
1000921a:	6852      	ldr	r2, [r2, #4]
1000921c:	7810      	ldrb	r0, [r2, #0]
1000921e:	2201      	movs	r2, #1
10009220:	4c3f      	ldr	r4, [pc, #252]	; (10009320 <mpu_init+0x2f4>)
10009222:	47a0      	blx	r4
10009224:	2800      	cmp	r0, #0
10009226:	d152      	bne.n	100092ce <mpu_init+0x2a2>
        return -1;

    /* Enable slave 0, 8-byte reads. */
    data[0] = BIT_SLAVE_EN | 8;
10009228:	ab01      	add	r3, sp, #4
1000922a:	2288      	movs	r2, #136	; 0x88
1000922c:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s0_ctrl, 1, data))
1000922e:	4a3b      	ldr	r2, [pc, #236]	; (1000931c <mpu_init+0x2f0>)
10009230:	2120      	movs	r1, #32
10009232:	6810      	ldr	r0, [r2, #0]
10009234:	5c41      	ldrb	r1, [r0, r1]
10009236:	6852      	ldr	r2, [r2, #4]
10009238:	7810      	ldrb	r0, [r2, #0]
1000923a:	2201      	movs	r2, #1
1000923c:	4c38      	ldr	r4, [pc, #224]	; (10009320 <mpu_init+0x2f4>)
1000923e:	47a0      	blx	r4
10009240:	2800      	cmp	r0, #0
10009242:	d144      	bne.n	100092ce <mpu_init+0x2a2>
        return -1;

    /* Slave 1 changes AKM measurement mode. */
    data[0] = st.chip_cfg.compass_addr;
10009244:	ab01      	add	r3, sp, #4
10009246:	4a35      	ldr	r2, [pc, #212]	; (1000931c <mpu_init+0x2f0>)
10009248:	212a      	movs	r1, #42	; 0x2a
1000924a:	5c51      	ldrb	r1, [r2, r1]
1000924c:	7019      	strb	r1, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_addr, 1, data))
1000924e:	2121      	movs	r1, #33	; 0x21
10009250:	6810      	ldr	r0, [r2, #0]
10009252:	5c41      	ldrb	r1, [r0, r1]
10009254:	6852      	ldr	r2, [r2, #4]
10009256:	7810      	ldrb	r0, [r2, #0]
10009258:	2201      	movs	r2, #1
1000925a:	4c31      	ldr	r4, [pc, #196]	; (10009320 <mpu_init+0x2f4>)
1000925c:	47a0      	blx	r4
1000925e:	2800      	cmp	r0, #0
10009260:	d135      	bne.n	100092ce <mpu_init+0x2a2>
        return -1;

    /* AKM measurement mode register. */
    data[0] = AKM_REG_CNTL;
10009262:	ab01      	add	r3, sp, #4
10009264:	220a      	movs	r2, #10
10009266:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_reg, 1, data))
10009268:	4a2c      	ldr	r2, [pc, #176]	; (1000931c <mpu_init+0x2f0>)
1000926a:	2122      	movs	r1, #34	; 0x22
1000926c:	6810      	ldr	r0, [r2, #0]
1000926e:	5c41      	ldrb	r1, [r0, r1]
10009270:	6852      	ldr	r2, [r2, #4]
10009272:	7810      	ldrb	r0, [r2, #0]
10009274:	2201      	movs	r2, #1
10009276:	4c2a      	ldr	r4, [pc, #168]	; (10009320 <mpu_init+0x2f4>)
10009278:	47a0      	blx	r4
1000927a:	2800      	cmp	r0, #0
1000927c:	d127      	bne.n	100092ce <mpu_init+0x2a2>
        return -1;

    /* Enable slave 1, 1-byte writes. */
    data[0] = BIT_SLAVE_EN | 1;
1000927e:	ab01      	add	r3, sp, #4
10009280:	2281      	movs	r2, #129	; 0x81
10009282:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_ctrl, 1, data))
10009284:	4a25      	ldr	r2, [pc, #148]	; (1000931c <mpu_init+0x2f0>)
10009286:	2123      	movs	r1, #35	; 0x23
10009288:	6810      	ldr	r0, [r2, #0]
1000928a:	5c41      	ldrb	r1, [r0, r1]
1000928c:	6852      	ldr	r2, [r2, #4]
1000928e:	7810      	ldrb	r0, [r2, #0]
10009290:	2201      	movs	r2, #1
10009292:	4c23      	ldr	r4, [pc, #140]	; (10009320 <mpu_init+0x2f4>)
10009294:	47a0      	blx	r4
10009296:	2800      	cmp	r0, #0
10009298:	d119      	bne.n	100092ce <mpu_init+0x2a2>
        return -1;

    /* Set slave 1 data. */
    data[0] = AKM_SINGLE_MEASUREMENT;
1000929a:	ab01      	add	r3, sp, #4
1000929c:	2211      	movs	r2, #17
1000929e:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, data))
100092a0:	4a1e      	ldr	r2, [pc, #120]	; (1000931c <mpu_init+0x2f0>)
100092a2:	2126      	movs	r1, #38	; 0x26
100092a4:	6810      	ldr	r0, [r2, #0]
100092a6:	5c41      	ldrb	r1, [r0, r1]
100092a8:	6852      	ldr	r2, [r2, #4]
100092aa:	7810      	ldrb	r0, [r2, #0]
100092ac:	2201      	movs	r2, #1
100092ae:	4c1c      	ldr	r4, [pc, #112]	; (10009320 <mpu_init+0x2f4>)
100092b0:	47a0      	blx	r4
100092b2:	2800      	cmp	r0, #0
100092b4:	d10b      	bne.n	100092ce <mpu_init+0x2a2>
        return -1;

    /* Trigger slave 0 and slave 1 actions at each sample. */
    data[0] = 0x03;
100092b6:	ab01      	add	r3, sp, #4
100092b8:	2203      	movs	r2, #3
100092ba:	701a      	strb	r2, [r3, #0]
    if (i2c_write(st.hw->addr, st.reg->i2c_delay_ctrl, 1, data))
100092bc:	4a17      	ldr	r2, [pc, #92]	; (1000931c <mpu_init+0x2f0>)
100092be:	2127      	movs	r1, #39	; 0x27
100092c0:	6810      	ldr	r0, [r2, #0]
100092c2:	5c41      	ldrb	r1, [r0, r1]
100092c4:	6852      	ldr	r2, [r2, #4]
100092c6:	7810      	ldrb	r0, [r2, #0]
100092c8:	2201      	movs	r2, #1
100092ca:	4c15      	ldr	r4, [pc, #84]	; (10009320 <mpu_init+0x2f4>)
100092cc:	47a0      	blx	r4
    //if (int_param)
        //reg_int_cb(int_param);

#ifdef AK89xx_SECONDARY
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
100092ce:	200a      	movs	r0, #10
100092d0:	4b20      	ldr	r3, [pc, #128]	; (10009354 <mpu_init+0x328>)
100092d2:	4798      	blx	r3
100092d4:	1e04      	subs	r4, r0, #0
100092d6:	d11b      	bne.n	10009310 <mpu_init+0x2e4>
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
        return -1;
#endif

    mpu_set_sensors(0);
100092d8:	2000      	movs	r0, #0
100092da:	4b1f      	ldr	r3, [pc, #124]	; (10009358 <mpu_init+0x32c>)
100092dc:	4798      	blx	r3
    return 0;
100092de:	e019      	b.n	10009314 <mpu_init+0x2e8>
    unsigned char data[6];

    /* Reset device. */
    data[0] = BIT_RESET;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
        return -1;
100092e0:	2401      	movs	r4, #1
100092e2:	4264      	negs	r4, r4
100092e4:	e016      	b.n	10009314 <mpu_init+0x2e8>
    delay_ms(100);

    /* Wake up chip. */
    data[0] = 0x00;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
        return -1;
100092e6:	2401      	movs	r4, #1
100092e8:	4264      	negs	r4, r4
100092ea:	e013      	b.n	10009314 <mpu_init+0x2e8>
    /* MPU6500 shares 4kB of memory between the DMP and the FIFO. Since the
     * first 3kB are needed by the DMP, we'll use the last 1kB for the FIFO.
     */
    data[0] = BIT_FIFO_SIZE_1024;
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
100092ec:	2401      	movs	r4, #1
100092ee:	4264      	negs	r4, r4
100092f0:	e010      	b.n	10009314 <mpu_init+0x2e8>
    st.chip_cfg.dmp_on = 0;
    st.chip_cfg.dmp_loaded = 0;
    st.chip_cfg.dmp_sample_rate = 0;

    if (mpu_set_gyro_fsr(2000))
        return -1;
100092f2:	2401      	movs	r4, #1
100092f4:	4264      	negs	r4, r4
100092f6:	e00d      	b.n	10009314 <mpu_init+0x2e8>
    if (mpu_set_accel_fsr(2))
        return -1;
100092f8:	2401      	movs	r4, #1
100092fa:	4264      	negs	r4, r4
100092fc:	e00a      	b.n	10009314 <mpu_init+0x2e8>
    if (mpu_set_lpf(42))
        return -1;
100092fe:	2401      	movs	r4, #1
10009300:	4264      	negs	r4, r4
10009302:	e007      	b.n	10009314 <mpu_init+0x2e8>
    if (mpu_set_sample_rate(50))
        return -1;
10009304:	2401      	movs	r4, #1
10009306:	4264      	negs	r4, r4
10009308:	e004      	b.n	10009314 <mpu_init+0x2e8>
    if (mpu_configure_fifo(0))
        return -1;
1000930a:	2401      	movs	r4, #1
1000930c:	4264      	negs	r4, r4
1000930e:	e001      	b.n	10009314 <mpu_init+0x2e8>
        //reg_int_cb(int_param);

#ifdef AK89xx_SECONDARY
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
10009310:	2401      	movs	r4, #1
10009312:	4264      	negs	r4, r4
        return -1;
#endif

    mpu_set_sensors(0);
    return 0;
}
10009314:	0020      	movs	r0, r4
10009316:	b005      	add	sp, #20
10009318:	bd30      	pop	{r4, r5, pc}
1000931a:	46c0      	nop			; (mov r8, r8)
1000931c:	10017cf8 	.word	0x10017cf8
10009320:	1000a76d 	.word	0x1000a76d
10009324:	10008129 	.word	0x10008129
10009328:	1001498d 	.word	0x1001498d
1000932c:	100086fd 	.word	0x100086fd
10009330:	100087e9 	.word	0x100087e9
10009334:	1000887d 	.word	0x1000887d
10009338:	10008d71 	.word	0x10008d71
1000933c:	100089cd 	.word	0x100089cd
10009340:	10008a39 	.word	0x10008a39
10009344:	1000a7c9 	.word	0x1000a7c9
10009348:	10015d9c 	.word	0x10015d9c
1000934c:	10014bf5 	.word	0x10014bf5
10009350:	10015c0c 	.word	0x10015c0c
10009354:	10008955 	.word	0x10008955
10009358:	10008e45 	.word	0x10008e45

1000935c <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
1000935c:	b570      	push	{r4, r5, r6, lr}
1000935e:	b082      	sub	sp, #8
10009360:	000c      	movs	r4, r1
10009362:	1e15      	subs	r5, r2, #0
    unsigned char tmp[2];

    if (!data)
10009364:	d025      	beq.n	100093b2 <mpu_write_mem+0x56>
        return -1;
    if (!st.chip_cfg.sensors)
10009366:	4b19      	ldr	r3, [pc, #100]	; (100093cc <mpu_write_mem+0x70>)
10009368:	7a9b      	ldrb	r3, [r3, #10]
1000936a:	2b00      	cmp	r3, #0
1000936c:	d024      	beq.n	100093b8 <mpu_write_mem+0x5c>
        return -1;

    tmp[0] = (unsigned char)(mem_addr >> 8);
1000936e:	ab01      	add	r3, sp, #4
10009370:	0a02      	lsrs	r2, r0, #8
10009372:	701a      	strb	r2, [r3, #0]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
10009374:	b2c0      	uxtb	r0, r0
10009376:	7058      	strb	r0, [r3, #1]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
10009378:	4b14      	ldr	r3, [pc, #80]	; (100093cc <mpu_write_mem+0x70>)
1000937a:	685b      	ldr	r3, [r3, #4]
1000937c:	1840      	adds	r0, r0, r1
1000937e:	895a      	ldrh	r2, [r3, #10]
10009380:	4290      	cmp	r0, r2
10009382:	dc1c      	bgt.n	100093be <mpu_write_mem+0x62>
        return -1;

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
10009384:	4a11      	ldr	r2, [pc, #68]	; (100093cc <mpu_write_mem+0x70>)
10009386:	6812      	ldr	r2, [r2, #0]
10009388:	7ed1      	ldrb	r1, [r2, #27]
1000938a:	7818      	ldrb	r0, [r3, #0]
1000938c:	ab01      	add	r3, sp, #4
1000938e:	2202      	movs	r2, #2
10009390:	4e0f      	ldr	r6, [pc, #60]	; (100093d0 <mpu_write_mem+0x74>)
10009392:	47b0      	blx	r6
10009394:	2800      	cmp	r0, #0
10009396:	d115      	bne.n	100093c4 <mpu_write_mem+0x68>
        return -1;
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
10009398:	b2e2      	uxtb	r2, r4
1000939a:	4b0c      	ldr	r3, [pc, #48]	; (100093cc <mpu_write_mem+0x70>)
1000939c:	6819      	ldr	r1, [r3, #0]
1000939e:	7e09      	ldrb	r1, [r1, #24]
100093a0:	685b      	ldr	r3, [r3, #4]
100093a2:	7818      	ldrb	r0, [r3, #0]
100093a4:	002b      	movs	r3, r5
100093a6:	4c0a      	ldr	r4, [pc, #40]	; (100093d0 <mpu_write_mem+0x74>)
100093a8:	47a0      	blx	r4
100093aa:	1e43      	subs	r3, r0, #1
100093ac:	4198      	sbcs	r0, r3
100093ae:	4240      	negs	r0, r0
100093b0:	e00a      	b.n	100093c8 <mpu_write_mem+0x6c>
        unsigned char *data)
{
    unsigned char tmp[2];

    if (!data)
        return -1;
100093b2:	2001      	movs	r0, #1
100093b4:	4240      	negs	r0, r0
100093b6:	e007      	b.n	100093c8 <mpu_write_mem+0x6c>
    if (!st.chip_cfg.sensors)
        return -1;
100093b8:	2001      	movs	r0, #1
100093ba:	4240      	negs	r0, r0
100093bc:	e004      	b.n	100093c8 <mpu_write_mem+0x6c>
    tmp[0] = (unsigned char)(mem_addr >> 8);
    tmp[1] = (unsigned char)(mem_addr & 0xFF);

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
        return -1;
100093be:	2001      	movs	r0, #1
100093c0:	4240      	negs	r0, r0
100093c2:	e001      	b.n	100093c8 <mpu_write_mem+0x6c>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
        return -1;
100093c4:	2001      	movs	r0, #1
100093c6:	4240      	negs	r0, r0
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
        return -1;
    return 0;
}
100093c8:	b002      	add	sp, #8
100093ca:	bd70      	pop	{r4, r5, r6, pc}
100093cc:	10017cf8 	.word	0x10017cf8
100093d0:	1000a76d 	.word	0x1000a76d

100093d4 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
100093d4:	b570      	push	{r4, r5, r6, lr}
100093d6:	b082      	sub	sp, #8
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
100093d8:	2324      	movs	r3, #36	; 0x24
100093da:	4a21      	ldr	r2, [pc, #132]	; (10009460 <mpu_set_dmp_state+0x8c>)
100093dc:	5cd3      	ldrb	r3, [r2, r3]
100093de:	4283      	cmp	r3, r0
100093e0:	d037      	beq.n	10009452 <mpu_set_dmp_state+0x7e>
        return 0;

    if (enable) {
100093e2:	2800      	cmp	r0, #0
100093e4:	d020      	beq.n	10009428 <mpu_set_dmp_state+0x54>
        if (!st.chip_cfg.dmp_loaded)
100093e6:	2325      	movs	r3, #37	; 0x25
100093e8:	5cd3      	ldrb	r3, [r2, r3]
100093ea:	2b00      	cmp	r3, #0
100093ec:	d033      	beq.n	10009456 <mpu_set_dmp_state+0x82>
            return -1;
        /* Disable data ready interrupt. */
        set_int_enable(0);
100093ee:	2000      	movs	r0, #0
100093f0:	4d1c      	ldr	r5, [pc, #112]	; (10009464 <mpu_set_dmp_state+0x90>)
100093f2:	47a8      	blx	r5
        /* Disable bypass mode. */
        mpu_set_bypass(0);
100093f4:	2000      	movs	r0, #0
100093f6:	4b1c      	ldr	r3, [pc, #112]	; (10009468 <mpu_set_dmp_state+0x94>)
100093f8:	4798      	blx	r3
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
100093fa:	4c19      	ldr	r4, [pc, #100]	; (10009460 <mpu_set_dmp_state+0x8c>)
100093fc:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
100093fe:	4b1b      	ldr	r3, [pc, #108]	; (1000946c <mpu_set_dmp_state+0x98>)
10009400:	4798      	blx	r3
        /* Remove FIFO elements. */
        tmp = 0;
10009402:	466b      	mov	r3, sp
10009404:	3307      	adds	r3, #7
10009406:	2200      	movs	r2, #0
10009408:	701a      	strb	r2, [r3, #0]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
1000940a:	6862      	ldr	r2, [r4, #4]
1000940c:	7810      	ldrb	r0, [r2, #0]
1000940e:	2201      	movs	r2, #1
10009410:	2123      	movs	r1, #35	; 0x23
10009412:	4e17      	ldr	r6, [pc, #92]	; (10009470 <mpu_set_dmp_state+0x9c>)
10009414:	47b0      	blx	r6
        st.chip_cfg.dmp_on = 1;
10009416:	2201      	movs	r2, #1
10009418:	2324      	movs	r3, #36	; 0x24
1000941a:	54e2      	strb	r2, [r4, r3]
        /* Enable DMP interrupt. */
        set_int_enable(1);
1000941c:	2001      	movs	r0, #1
1000941e:	47a8      	blx	r5
        mpu_reset_fifo();
10009420:	4b14      	ldr	r3, [pc, #80]	; (10009474 <mpu_set_dmp_state+0xa0>)
10009422:	4798      	blx	r3
        tmp = st.chip_cfg.fifo_enable;
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
        st.chip_cfg.dmp_on = 0;
        mpu_reset_fifo();
    }
    return 0;
10009424:	2000      	movs	r0, #0
10009426:	e018      	b.n	1000945a <mpu_set_dmp_state+0x86>
        /* Enable DMP interrupt. */
        set_int_enable(1);
        mpu_reset_fifo();
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
10009428:	2000      	movs	r0, #0
1000942a:	4b0e      	ldr	r3, [pc, #56]	; (10009464 <mpu_set_dmp_state+0x90>)
1000942c:	4798      	blx	r3
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
1000942e:	466b      	mov	r3, sp
10009430:	3307      	adds	r3, #7
10009432:	4c0b      	ldr	r4, [pc, #44]	; (10009460 <mpu_set_dmp_state+0x8c>)
10009434:	7c22      	ldrb	r2, [r4, #16]
10009436:	701a      	strb	r2, [r3, #0]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
10009438:	6862      	ldr	r2, [r4, #4]
1000943a:	7810      	ldrb	r0, [r2, #0]
1000943c:	2201      	movs	r2, #1
1000943e:	2123      	movs	r1, #35	; 0x23
10009440:	4d0b      	ldr	r5, [pc, #44]	; (10009470 <mpu_set_dmp_state+0x9c>)
10009442:	47a8      	blx	r5
        st.chip_cfg.dmp_on = 0;
10009444:	2200      	movs	r2, #0
10009446:	2324      	movs	r3, #36	; 0x24
10009448:	54e2      	strb	r2, [r4, r3]
        mpu_reset_fifo();
1000944a:	4b0a      	ldr	r3, [pc, #40]	; (10009474 <mpu_set_dmp_state+0xa0>)
1000944c:	4798      	blx	r3
    }
    return 0;
1000944e:	2000      	movs	r0, #0
10009450:	e003      	b.n	1000945a <mpu_set_dmp_state+0x86>
 */
int mpu_set_dmp_state(unsigned char enable)
{
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
        return 0;
10009452:	2000      	movs	r0, #0
10009454:	e001      	b.n	1000945a <mpu_set_dmp_state+0x86>

    if (enable) {
        if (!st.chip_cfg.dmp_loaded)
            return -1;
10009456:	2001      	movs	r0, #1
10009458:	4240      	negs	r0, r0
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
        st.chip_cfg.dmp_on = 0;
        mpu_reset_fifo();
    }
    return 0;
}
1000945a:	b002      	add	sp, #8
1000945c:	bd70      	pop	{r4, r5, r6, pc}
1000945e:	46c0      	nop			; (mov r8, r8)
10009460:	10017cf8 	.word	0x10017cf8
10009464:	10008461 	.word	0x10008461
10009468:	10008a39 	.word	0x10008a39
1000946c:	10008d71 	.word	0x10008d71
10009470:	1000a76d 	.word	0x1000a76d
10009474:	10008505 	.word	0x10008505

10009478 <mpu_get_compass_fsr>:
 *  @return     0 if successful.
 */
int mpu_get_compass_fsr(unsigned short *fsr)
{
#ifdef AK89xx_SECONDARY
    fsr[0] = st.hw->compass_fsr;
10009478:	4b02      	ldr	r3, [pc, #8]	; (10009484 <mpu_get_compass_fsr+0xc>)
1000947a:	685b      	ldr	r3, [r3, #4]
1000947c:	899b      	ldrh	r3, [r3, #12]
1000947e:	8003      	strh	r3, [r0, #0]
    return 0;
#else
    return -1;
#endif
}
10009480:	2000      	movs	r0, #0
10009482:	4770      	bx	lr
10009484:	10017cf8 	.word	0x10017cf8

10009488 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
10009488:	b510      	push	{r4, lr}
1000948a:	b086      	sub	sp, #24
1000948c:	0004      	movs	r4, r0
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
1000948e:	220c      	movs	r2, #12
10009490:	4915      	ldr	r1, [pc, #84]	; (100094e8 <dmp_set_fifo_rate+0x60>)
10009492:	3110      	adds	r1, #16
10009494:	a803      	add	r0, sp, #12
10009496:	4b15      	ldr	r3, [pc, #84]	; (100094ec <dmp_set_fifo_rate+0x64>)
10009498:	4798      	blx	r3
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
1000949a:	2cc8      	cmp	r4, #200	; 0xc8
1000949c:	d819      	bhi.n	100094d2 <dmp_set_fifo_rate+0x4a>
        return -1;
    div = DMP_SAMPLE_RATE / rate - 1;
1000949e:	0021      	movs	r1, r4
100094a0:	20c8      	movs	r0, #200	; 0xc8
100094a2:	4b13      	ldr	r3, [pc, #76]	; (100094f0 <dmp_set_fifo_rate+0x68>)
100094a4:	4798      	blx	r3
100094a6:	3801      	subs	r0, #1
100094a8:	b280      	uxth	r0, r0
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
100094aa:	aa01      	add	r2, sp, #4
100094ac:	0a03      	lsrs	r3, r0, #8
100094ae:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(div & 0xFF);
100094b0:	7050      	strb	r0, [r2, #1]
    if (mpu_write_mem(D_0_22, 2, tmp))
100094b2:	2102      	movs	r1, #2
100094b4:	480f      	ldr	r0, [pc, #60]	; (100094f4 <dmp_set_fifo_rate+0x6c>)
100094b6:	4b10      	ldr	r3, [pc, #64]	; (100094f8 <dmp_set_fifo_rate+0x70>)
100094b8:	4798      	blx	r3
100094ba:	2800      	cmp	r0, #0
100094bc:	d10c      	bne.n	100094d8 <dmp_set_fifo_rate+0x50>
        return -1;
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
100094be:	aa03      	add	r2, sp, #12
100094c0:	210c      	movs	r1, #12
100094c2:	480e      	ldr	r0, [pc, #56]	; (100094fc <dmp_set_fifo_rate+0x74>)
100094c4:	4b0c      	ldr	r3, [pc, #48]	; (100094f8 <dmp_set_fifo_rate+0x70>)
100094c6:	4798      	blx	r3
100094c8:	2800      	cmp	r0, #0
100094ca:	d108      	bne.n	100094de <dmp_set_fifo_rate+0x56>
        return -1;

    dmp.fifo_rate = rate;
100094cc:	4b0c      	ldr	r3, [pc, #48]	; (10009500 <dmp_set_fifo_rate+0x78>)
100094ce:	819c      	strh	r4, [r3, #12]
    return 0;
100094d0:	e007      	b.n	100094e2 <dmp_set_fifo_rate+0x5a>
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
        return -1;
100094d2:	2001      	movs	r0, #1
100094d4:	4240      	negs	r0, r0
100094d6:	e004      	b.n	100094e2 <dmp_set_fifo_rate+0x5a>
    div = DMP_SAMPLE_RATE / rate - 1;
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
    tmp[1] = (unsigned char)(div & 0xFF);
    if (mpu_write_mem(D_0_22, 2, tmp))
        return -1;
100094d8:	2001      	movs	r0, #1
100094da:	4240      	negs	r0, r0
100094dc:	e001      	b.n	100094e2 <dmp_set_fifo_rate+0x5a>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
        return -1;
100094de:	2001      	movs	r0, #1
100094e0:	4240      	negs	r0, r0

    dmp.fifo_rate = rate;
    return 0;
}
100094e2:	b006      	add	sp, #24
100094e4:	bd10      	pop	{r4, pc}
100094e6:	46c0      	nop			; (mov r8, r8)
100094e8:	10015fe8 	.word	0x10015fe8
100094ec:	1001497b 	.word	0x1001497b
100094f0:	10012d19 	.word	0x10012d19
100094f4:	00000216 	.word	0x00000216
100094f8:	1000935d 	.word	0x1000935d
100094fc:	00000ac1 	.word	0x00000ac1
10009500:	10017dbc 	.word	0x10017dbc

10009504 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
10009504:	b5f0      	push	{r4, r5, r6, r7, lr}
10009506:	4647      	mov	r7, r8
10009508:	b480      	push	{r7}
1000950a:	b082      	sub	sp, #8
1000950c:	0004      	movs	r4, r0
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
1000950e:	0743      	lsls	r3, r0, #29
10009510:	d100      	bne.n	10009514 <dmp_set_tap_thresh+0x10>
10009512:	e09c      	b.n	1000964e <dmp_set_tap_thresh+0x14a>
10009514:	23c8      	movs	r3, #200	; 0xc8
10009516:	00db      	lsls	r3, r3, #3
10009518:	4299      	cmp	r1, r3
1000951a:	d900      	bls.n	1000951e <dmp_set_tap_thresh+0x1a>
1000951c:	e09a      	b.n	10009654 <dmp_set_tap_thresh+0x150>
        return -1;

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
1000951e:	0008      	movs	r0, r1
10009520:	4b58      	ldr	r3, [pc, #352]	; (10009684 <dmp_set_tap_thresh+0x180>)
10009522:	4798      	blx	r3
10009524:	4958      	ldr	r1, [pc, #352]	; (10009688 <dmp_set_tap_thresh+0x184>)
10009526:	4b59      	ldr	r3, [pc, #356]	; (1000968c <dmp_set_tap_thresh+0x188>)
10009528:	4798      	blx	r3
1000952a:	1c06      	adds	r6, r0, #0

    mpu_get_accel_fsr(&accel_fsr);
1000952c:	466b      	mov	r3, sp
1000952e:	1cdd      	adds	r5, r3, #3
10009530:	0028      	movs	r0, r5
10009532:	4b57      	ldr	r3, [pc, #348]	; (10009690 <dmp_set_tap_thresh+0x18c>)
10009534:	4798      	blx	r3
    switch (accel_fsr) {
10009536:	782b      	ldrb	r3, [r5, #0]
10009538:	2b04      	cmp	r3, #4
1000953a:	d019      	beq.n	10009570 <dmp_set_tap_thresh+0x6c>
1000953c:	b2da      	uxtb	r2, r3
1000953e:	2a04      	cmp	r2, #4
10009540:	d802      	bhi.n	10009548 <dmp_set_tap_thresh+0x44>
10009542:	2b02      	cmp	r3, #2
10009544:	d005      	beq.n	10009552 <dmp_set_tap_thresh+0x4e>
10009546:	e088      	b.n	1000965a <dmp_set_tap_thresh+0x156>
10009548:	2b08      	cmp	r3, #8
1000954a:	d020      	beq.n	1000958e <dmp_set_tap_thresh+0x8a>
1000954c:	2b10      	cmp	r3, #16
1000954e:	d02d      	beq.n	100095ac <dmp_set_tap_thresh+0xa8>
10009550:	e083      	b.n	1000965a <dmp_set_tap_thresh+0x156>
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
10009552:	4b50      	ldr	r3, [pc, #320]	; (10009694 <dmp_set_tap_thresh+0x190>)
10009554:	4698      	mov	r8, r3
10009556:	218d      	movs	r1, #141	; 0x8d
10009558:	05c9      	lsls	r1, r1, #23
1000955a:	1c30      	adds	r0, r6, #0
1000955c:	4798      	blx	r3
1000955e:	4f4e      	ldr	r7, [pc, #312]	; (10009698 <dmp_set_tap_thresh+0x194>)
10009560:	47b8      	blx	r7
10009562:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
10009564:	494d      	ldr	r1, [pc, #308]	; (1000969c <dmp_set_tap_thresh+0x198>)
10009566:	1c30      	adds	r0, r6, #0
10009568:	47c0      	blx	r8
1000956a:	47b8      	blx	r7
1000956c:	b280      	uxth	r0, r0
        break;
1000956e:	e02b      	b.n	100095c8 <dmp_set_tap_thresh+0xc4>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
10009570:	4b48      	ldr	r3, [pc, #288]	; (10009694 <dmp_set_tap_thresh+0x190>)
10009572:	4698      	mov	r8, r3
10009574:	218c      	movs	r1, #140	; 0x8c
10009576:	05c9      	lsls	r1, r1, #23
10009578:	1c30      	adds	r0, r6, #0
1000957a:	4798      	blx	r3
1000957c:	4f46      	ldr	r7, [pc, #280]	; (10009698 <dmp_set_tap_thresh+0x194>)
1000957e:	47b8      	blx	r7
10009580:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
10009582:	4947      	ldr	r1, [pc, #284]	; (100096a0 <dmp_set_tap_thresh+0x19c>)
10009584:	1c30      	adds	r0, r6, #0
10009586:	47c0      	blx	r8
10009588:	47b8      	blx	r7
1000958a:	b280      	uxth	r0, r0
        break;
1000958c:	e01c      	b.n	100095c8 <dmp_set_tap_thresh+0xc4>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
1000958e:	4b41      	ldr	r3, [pc, #260]	; (10009694 <dmp_set_tap_thresh+0x190>)
10009590:	4698      	mov	r8, r3
10009592:	218b      	movs	r1, #139	; 0x8b
10009594:	05c9      	lsls	r1, r1, #23
10009596:	1c30      	adds	r0, r6, #0
10009598:	4798      	blx	r3
1000959a:	4f3f      	ldr	r7, [pc, #252]	; (10009698 <dmp_set_tap_thresh+0x194>)
1000959c:	47b8      	blx	r7
1000959e:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
100095a0:	4940      	ldr	r1, [pc, #256]	; (100096a4 <dmp_set_tap_thresh+0x1a0>)
100095a2:	1c30      	adds	r0, r6, #0
100095a4:	47c0      	blx	r8
100095a6:	47b8      	blx	r7
100095a8:	b280      	uxth	r0, r0
        break;
100095aa:	e00d      	b.n	100095c8 <dmp_set_tap_thresh+0xc4>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
100095ac:	4b39      	ldr	r3, [pc, #228]	; (10009694 <dmp_set_tap_thresh+0x190>)
100095ae:	4698      	mov	r8, r3
100095b0:	218a      	movs	r1, #138	; 0x8a
100095b2:	05c9      	lsls	r1, r1, #23
100095b4:	1c30      	adds	r0, r6, #0
100095b6:	4798      	blx	r3
100095b8:	4f37      	ldr	r7, [pc, #220]	; (10009698 <dmp_set_tap_thresh+0x194>)
100095ba:	47b8      	blx	r7
100095bc:	b285      	uxth	r5, r0
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
100095be:	493a      	ldr	r1, [pc, #232]	; (100096a8 <dmp_set_tap_thresh+0x1a4>)
100095c0:	1c30      	adds	r0, r6, #0
100095c2:	47c0      	blx	r8
100095c4:	47b8      	blx	r7
100095c6:	b280      	uxth	r0, r0
        break;
    default:
        return -1;
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
100095c8:	ab01      	add	r3, sp, #4
100095ca:	0a2a      	lsrs	r2, r5, #8
100095cc:	701a      	strb	r2, [r3, #0]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
100095ce:	705d      	strb	r5, [r3, #1]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
100095d0:	0a02      	lsrs	r2, r0, #8
100095d2:	709a      	strb	r2, [r3, #2]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
100095d4:	70d8      	strb	r0, [r3, #3]

    if (axis & TAP_X) {
100095d6:	07e3      	lsls	r3, r4, #31
100095d8:	d510      	bpl.n	100095fc <dmp_set_tap_thresh+0xf8>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
100095da:	aa01      	add	r2, sp, #4
100095dc:	2102      	movs	r1, #2
100095de:	20ea      	movs	r0, #234	; 0xea
100095e0:	0040      	lsls	r0, r0, #1
100095e2:	4b32      	ldr	r3, [pc, #200]	; (100096ac <dmp_set_tap_thresh+0x1a8>)
100095e4:	4798      	blx	r3
100095e6:	2800      	cmp	r0, #0
100095e8:	d13a      	bne.n	10009660 <dmp_set_tap_thresh+0x15c>
            return -1;
        if (mpu_write_mem(D_1_36, 2, tmp+2))
100095ea:	466b      	mov	r3, sp
100095ec:	1d9a      	adds	r2, r3, #6
100095ee:	2102      	movs	r1, #2
100095f0:	3025      	adds	r0, #37	; 0x25
100095f2:	30ff      	adds	r0, #255	; 0xff
100095f4:	4b2d      	ldr	r3, [pc, #180]	; (100096ac <dmp_set_tap_thresh+0x1a8>)
100095f6:	4798      	blx	r3
100095f8:	2800      	cmp	r0, #0
100095fa:	d134      	bne.n	10009666 <dmp_set_tap_thresh+0x162>
            return -1;
    }
    if (axis & TAP_Y) {
100095fc:	07a3      	lsls	r3, r4, #30
100095fe:	d510      	bpl.n	10009622 <dmp_set_tap_thresh+0x11e>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
10009600:	aa01      	add	r2, sp, #4
10009602:	2102      	movs	r1, #2
10009604:	20ec      	movs	r0, #236	; 0xec
10009606:	0040      	lsls	r0, r0, #1
10009608:	4b28      	ldr	r3, [pc, #160]	; (100096ac <dmp_set_tap_thresh+0x1a8>)
1000960a:	4798      	blx	r3
1000960c:	2800      	cmp	r0, #0
1000960e:	d12d      	bne.n	1000966c <dmp_set_tap_thresh+0x168>
            return -1;
        if (mpu_write_mem(D_1_40, 2, tmp+2))
10009610:	466b      	mov	r3, sp
10009612:	1d9a      	adds	r2, r3, #6
10009614:	2102      	movs	r1, #2
10009616:	3029      	adds	r0, #41	; 0x29
10009618:	30ff      	adds	r0, #255	; 0xff
1000961a:	4b24      	ldr	r3, [pc, #144]	; (100096ac <dmp_set_tap_thresh+0x1a8>)
1000961c:	4798      	blx	r3
1000961e:	2800      	cmp	r0, #0
10009620:	d127      	bne.n	10009672 <dmp_set_tap_thresh+0x16e>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
            return -1;
        if (mpu_write_mem(D_1_44, 2, tmp+2))
            return -1;
    }
    return 0;
10009622:	2000      	movs	r0, #0
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
            return -1;
        if (mpu_write_mem(D_1_40, 2, tmp+2))
            return -1;
    }
    if (axis & TAP_Z) {
10009624:	0763      	lsls	r3, r4, #29
10009626:	d529      	bpl.n	1000967c <dmp_set_tap_thresh+0x178>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
10009628:	aa01      	add	r2, sp, #4
1000962a:	2102      	movs	r1, #2
1000962c:	30dd      	adds	r0, #221	; 0xdd
1000962e:	30ff      	adds	r0, #255	; 0xff
10009630:	4b1e      	ldr	r3, [pc, #120]	; (100096ac <dmp_set_tap_thresh+0x1a8>)
10009632:	4798      	blx	r3
10009634:	2800      	cmp	r0, #0
10009636:	d11f      	bne.n	10009678 <dmp_set_tap_thresh+0x174>
            return -1;
        if (mpu_write_mem(D_1_44, 2, tmp+2))
10009638:	466b      	mov	r3, sp
1000963a:	1d9a      	adds	r2, r3, #6
1000963c:	2102      	movs	r1, #2
1000963e:	302d      	adds	r0, #45	; 0x2d
10009640:	30ff      	adds	r0, #255	; 0xff
10009642:	4b1a      	ldr	r3, [pc, #104]	; (100096ac <dmp_set_tap_thresh+0x1a8>)
10009644:	4798      	blx	r3
10009646:	1e43      	subs	r3, r0, #1
10009648:	4198      	sbcs	r0, r3
1000964a:	4240      	negs	r0, r0
1000964c:	e016      	b.n	1000967c <dmp_set_tap_thresh+0x178>
{
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
        return -1;
1000964e:	2001      	movs	r0, #1
10009650:	4240      	negs	r0, r0
10009652:	e013      	b.n	1000967c <dmp_set_tap_thresh+0x178>
10009654:	2001      	movs	r0, #1
10009656:	4240      	negs	r0, r0
10009658:	e010      	b.n	1000967c <dmp_set_tap_thresh+0x178>
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
        break;
    default:
        return -1;
1000965a:	2001      	movs	r0, #1
1000965c:	4240      	negs	r0, r0
1000965e:	e00d      	b.n	1000967c <dmp_set_tap_thresh+0x178>
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);

    if (axis & TAP_X) {
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
            return -1;
10009660:	2001      	movs	r0, #1
10009662:	4240      	negs	r0, r0
10009664:	e00a      	b.n	1000967c <dmp_set_tap_thresh+0x178>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
            return -1;
10009666:	2001      	movs	r0, #1
10009668:	4240      	negs	r0, r0
1000966a:	e007      	b.n	1000967c <dmp_set_tap_thresh+0x178>
    }
    if (axis & TAP_Y) {
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
            return -1;
1000966c:	2001      	movs	r0, #1
1000966e:	4240      	negs	r0, r0
10009670:	e004      	b.n	1000967c <dmp_set_tap_thresh+0x178>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
            return -1;
10009672:	2001      	movs	r0, #1
10009674:	4240      	negs	r0, r0
10009676:	e001      	b.n	1000967c <dmp_set_tap_thresh+0x178>
    }
    if (axis & TAP_Z) {
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
            return -1;
10009678:	2001      	movs	r0, #1
1000967a:	4240      	negs	r0, r0
        if (mpu_write_mem(D_1_44, 2, tmp+2))
            return -1;
    }
    return 0;
}
1000967c:	b002      	add	sp, #8
1000967e:	bc04      	pop	{r2}
10009680:	4690      	mov	r8, r2
10009682:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009684:	100139b1 	.word	0x100139b1
10009688:	43480000 	.word	0x43480000
1000968c:	100130a5 	.word	0x100130a5
10009690:	1000879d 	.word	0x1000879d
10009694:	10013439 	.word	0x10013439
10009698:	10013039 	.word	0x10013039
1000969c:	46400000 	.word	0x46400000
100096a0:	45c00000 	.word	0x45c00000
100096a4:	45400000 	.word	0x45400000
100096a8:	44c00000 	.word	0x44c00000
100096ac:	1000935d 	.word	0x1000935d

100096b0 <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
100096b0:	b500      	push	{lr}
100096b2:	b083      	sub	sp, #12
    unsigned char tmp = 0;

    if (axis & TAP_X)
100096b4:	07c3      	lsls	r3, r0, #31
100096b6:	d403      	bmi.n	100096c0 <dmp_set_tap_axes+0x10>
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
    unsigned char tmp = 0;
100096b8:	2200      	movs	r2, #0
100096ba:	466b      	mov	r3, sp
100096bc:	71da      	strb	r2, [r3, #7]
100096be:	e002      	b.n	100096c6 <dmp_set_tap_axes+0x16>

    if (axis & TAP_X)
        tmp |= 0x30;
100096c0:	2230      	movs	r2, #48	; 0x30
100096c2:	466b      	mov	r3, sp
100096c4:	71da      	strb	r2, [r3, #7]
    if (axis & TAP_Y)
100096c6:	0783      	lsls	r3, r0, #30
100096c8:	d505      	bpl.n	100096d6 <dmp_set_tap_axes+0x26>
        tmp |= 0x0C;
100096ca:	466b      	mov	r3, sp
100096cc:	1dda      	adds	r2, r3, #7
100096ce:	79d9      	ldrb	r1, [r3, #7]
100096d0:	230c      	movs	r3, #12
100096d2:	430b      	orrs	r3, r1
100096d4:	7013      	strb	r3, [r2, #0]
    if (axis & TAP_Z)
100096d6:	0743      	lsls	r3, r0, #29
100096d8:	d505      	bpl.n	100096e6 <dmp_set_tap_axes+0x36>
        tmp |= 0x03;
100096da:	466b      	mov	r3, sp
100096dc:	1dda      	adds	r2, r3, #7
100096de:	79d9      	ldrb	r1, [r3, #7]
100096e0:	2303      	movs	r3, #3
100096e2:	430b      	orrs	r3, r1
100096e4:	7013      	strb	r3, [r2, #0]
    return mpu_write_mem(D_1_72, 1, &tmp);
100096e6:	466b      	mov	r3, sp
100096e8:	1dda      	adds	r2, r3, #7
100096ea:	2101      	movs	r1, #1
100096ec:	20a4      	movs	r0, #164	; 0xa4
100096ee:	0040      	lsls	r0, r0, #1
100096f0:	4b01      	ldr	r3, [pc, #4]	; (100096f8 <dmp_set_tap_axes+0x48>)
100096f2:	4798      	blx	r3
}
100096f4:	b003      	add	sp, #12
100096f6:	bd00      	pop	{pc}
100096f8:	1000935d 	.word	0x1000935d

100096fc <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
100096fc:	b500      	push	{lr}
100096fe:	b083      	sub	sp, #12
    unsigned char tmp;

    if (min_taps < 1)
        min_taps = 1;
10009700:	2301      	movs	r3, #1
 */
int dmp_set_tap_count(unsigned char min_taps)
{
    unsigned char tmp;

    if (min_taps < 1)
10009702:	2800      	cmp	r0, #0
10009704:	d004      	beq.n	10009710 <dmp_set_tap_count+0x14>
10009706:	1c03      	adds	r3, r0, #0
10009708:	2804      	cmp	r0, #4
1000970a:	d900      	bls.n	1000970e <dmp_set_tap_count+0x12>
1000970c:	2304      	movs	r3, #4
1000970e:	b2db      	uxtb	r3, r3
        min_taps = 1;
    else if (min_taps > 4)
        min_taps = 4;

    tmp = min_taps - 1;
10009710:	466a      	mov	r2, sp
10009712:	3207      	adds	r2, #7
10009714:	3b01      	subs	r3, #1
10009716:	7013      	strb	r3, [r2, #0]
    return mpu_write_mem(D_1_79, 1, &tmp);
10009718:	2101      	movs	r1, #1
1000971a:	2050      	movs	r0, #80	; 0x50
1000971c:	30ff      	adds	r0, #255	; 0xff
1000971e:	4b02      	ldr	r3, [pc, #8]	; (10009728 <dmp_set_tap_count+0x2c>)
10009720:	4798      	blx	r3
}
10009722:	b003      	add	sp, #12
10009724:	bd00      	pop	{pc}
10009726:	46c0      	nop			; (mov r8, r8)
10009728:	1000935d 	.word	0x1000935d

1000972c <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
1000972c:	b500      	push	{lr}
1000972e:	b083      	sub	sp, #12
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
10009730:	2105      	movs	r1, #5
10009732:	4b07      	ldr	r3, [pc, #28]	; (10009750 <dmp_set_tap_time+0x24>)
10009734:	4798      	blx	r3
10009736:	b280      	uxth	r0, r0
    tmp[0] = (unsigned char)(dmp_time >> 8);
10009738:	aa01      	add	r2, sp, #4
1000973a:	0a03      	lsrs	r3, r0, #8
1000973c:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
1000973e:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
10009740:	2102      	movs	r1, #2
10009742:	20ef      	movs	r0, #239	; 0xef
10009744:	0040      	lsls	r0, r0, #1
10009746:	4b03      	ldr	r3, [pc, #12]	; (10009754 <dmp_set_tap_time+0x28>)
10009748:	4798      	blx	r3
}
1000974a:	b003      	add	sp, #12
1000974c:	bd00      	pop	{pc}
1000974e:	46c0      	nop			; (mov r8, r8)
10009750:	10012c05 	.word	0x10012c05
10009754:	1000935d 	.word	0x1000935d

10009758 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
10009758:	b500      	push	{lr}
1000975a:	b083      	sub	sp, #12
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
1000975c:	2105      	movs	r1, #5
1000975e:	4b07      	ldr	r3, [pc, #28]	; (1000977c <dmp_set_tap_time_multi+0x24>)
10009760:	4798      	blx	r3
10009762:	b280      	uxth	r0, r0
    tmp[0] = (unsigned char)(dmp_time >> 8);
10009764:	aa01      	add	r2, sp, #4
10009766:	0a03      	lsrs	r3, r0, #8
10009768:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
1000976a:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(D_1_218, 2, tmp);
1000976c:	2102      	movs	r1, #2
1000976e:	20ed      	movs	r0, #237	; 0xed
10009770:	0040      	lsls	r0, r0, #1
10009772:	4b03      	ldr	r3, [pc, #12]	; (10009780 <dmp_set_tap_time_multi+0x28>)
10009774:	4798      	blx	r3
}
10009776:	b003      	add	sp, #12
10009778:	bd00      	pop	{pc}
1000977a:	46c0      	nop			; (mov r8, r8)
1000977c:	10012c05 	.word	0x10012c05
10009780:	1000935d 	.word	0x1000935d

10009784 <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
10009784:	b510      	push	{r4, lr}
10009786:	b082      	sub	sp, #8
10009788:	000c      	movs	r4, r1
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
1000978a:	21fa      	movs	r1, #250	; 0xfa
1000978c:	0089      	lsls	r1, r1, #2
1000978e:	4b09      	ldr	r3, [pc, #36]	; (100097b4 <dmp_set_shake_reject_thresh+0x30>)
10009790:	4798      	blx	r3
10009792:	4360      	muls	r0, r4
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
10009794:	aa01      	add	r2, sp, #4
10009796:	1603      	asrs	r3, r0, #24
10009798:	7013      	strb	r3, [r2, #0]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
1000979a:	1403      	asrs	r3, r0, #16
1000979c:	7053      	strb	r3, [r2, #1]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
1000979e:	1203      	asrs	r3, r0, #8
100097a0:	7093      	strb	r3, [r2, #2]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
100097a2:	70d0      	strb	r0, [r2, #3]
    return mpu_write_mem(D_1_92, 4, tmp);
100097a4:	2104      	movs	r1, #4
100097a6:	20ae      	movs	r0, #174	; 0xae
100097a8:	0040      	lsls	r0, r0, #1
100097aa:	4b03      	ldr	r3, [pc, #12]	; (100097b8 <dmp_set_shake_reject_thresh+0x34>)
100097ac:	4798      	blx	r3
}
100097ae:	b002      	add	sp, #8
100097b0:	bd10      	pop	{r4, pc}
100097b2:	46c0      	nop			; (mov r8, r8)
100097b4:	10012d19 	.word	0x10012d19
100097b8:	1000935d 	.word	0x1000935d

100097bc <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
100097bc:	b500      	push	{lr}
100097be:	b083      	sub	sp, #12
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
100097c0:	2105      	movs	r1, #5
100097c2:	4b07      	ldr	r3, [pc, #28]	; (100097e0 <dmp_set_shake_reject_time+0x24>)
100097c4:	4798      	blx	r3
100097c6:	b280      	uxth	r0, r0
    tmp[0] = time >> 8;
100097c8:	aa01      	add	r2, sp, #4
100097ca:	0a03      	lsrs	r3, r0, #8
100097cc:	7013      	strb	r3, [r2, #0]
    tmp[1] = time & 0xFF;
100097ce:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(D_1_90,2,tmp);
100097d0:	2102      	movs	r1, #2
100097d2:	20ad      	movs	r0, #173	; 0xad
100097d4:	0040      	lsls	r0, r0, #1
100097d6:	4b03      	ldr	r3, [pc, #12]	; (100097e4 <dmp_set_shake_reject_time+0x28>)
100097d8:	4798      	blx	r3
}
100097da:	b003      	add	sp, #12
100097dc:	bd00      	pop	{pc}
100097de:	46c0      	nop			; (mov r8, r8)
100097e0:	10012c05 	.word	0x10012c05
100097e4:	1000935d 	.word	0x1000935d

100097e8 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
100097e8:	b500      	push	{lr}
100097ea:	b083      	sub	sp, #12
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
100097ec:	2105      	movs	r1, #5
100097ee:	4b07      	ldr	r3, [pc, #28]	; (1000980c <dmp_set_shake_reject_timeout+0x24>)
100097f0:	4798      	blx	r3
100097f2:	b280      	uxth	r0, r0
    tmp[0] = time >> 8;
100097f4:	aa01      	add	r2, sp, #4
100097f6:	0a03      	lsrs	r3, r0, #8
100097f8:	7013      	strb	r3, [r2, #0]
    tmp[1] = time & 0xFF;
100097fa:	7050      	strb	r0, [r2, #1]
    return mpu_write_mem(D_1_88,2,tmp);
100097fc:	2102      	movs	r1, #2
100097fe:	20ac      	movs	r0, #172	; 0xac
10009800:	0040      	lsls	r0, r0, #1
10009802:	4b03      	ldr	r3, [pc, #12]	; (10009810 <dmp_set_shake_reject_timeout+0x28>)
10009804:	4798      	blx	r3
}
10009806:	b003      	add	sp, #12
10009808:	bd00      	pop	{pc}
1000980a:	46c0      	nop			; (mov r8, r8)
1000980c:	10012c05 	.word	0x10012c05
10009810:	1000935d 	.word	0x1000935d

10009814 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
10009814:	b500      	push	{lr}
10009816:	b085      	sub	sp, #20
    if (enable) {
10009818:	2800      	cmp	r0, #0
1000981a:	d00c      	beq.n	10009836 <dmp_enable_gyro_cal+0x22>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
1000981c:	2209      	movs	r2, #9
1000981e:	490d      	ldr	r1, [pc, #52]	; (10009854 <dmp_enable_gyro_cal+0x40>)
10009820:	311c      	adds	r1, #28
10009822:	a801      	add	r0, sp, #4
10009824:	4b0c      	ldr	r3, [pc, #48]	; (10009858 <dmp_enable_gyro_cal+0x44>)
10009826:	4798      	blx	r3
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
10009828:	aa01      	add	r2, sp, #4
1000982a:	2109      	movs	r1, #9
1000982c:	2097      	movs	r0, #151	; 0x97
1000982e:	00c0      	lsls	r0, r0, #3
10009830:	4b0a      	ldr	r3, [pc, #40]	; (1000985c <dmp_enable_gyro_cal+0x48>)
10009832:	4798      	blx	r3
10009834:	e00b      	b.n	1000984e <dmp_enable_gyro_cal+0x3a>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
10009836:	2209      	movs	r2, #9
10009838:	4906      	ldr	r1, [pc, #24]	; (10009854 <dmp_enable_gyro_cal+0x40>)
1000983a:	3128      	adds	r1, #40	; 0x28
1000983c:	a801      	add	r0, sp, #4
1000983e:	4b06      	ldr	r3, [pc, #24]	; (10009858 <dmp_enable_gyro_cal+0x44>)
10009840:	4798      	blx	r3
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
10009842:	aa01      	add	r2, sp, #4
10009844:	2109      	movs	r1, #9
10009846:	2097      	movs	r0, #151	; 0x97
10009848:	00c0      	lsls	r0, r0, #3
1000984a:	4b04      	ldr	r3, [pc, #16]	; (1000985c <dmp_enable_gyro_cal+0x48>)
1000984c:	4798      	blx	r3
    }
}
1000984e:	b005      	add	sp, #20
10009850:	bd00      	pop	{pc}
10009852:	46c0      	nop			; (mov r8, r8)
10009854:	10015fe8 	.word	0x10015fe8
10009858:	1001497b 	.word	0x1001497b
1000985c:	1000935d 	.word	0x1000935d

10009860 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
10009860:	b500      	push	{lr}
10009862:	b083      	sub	sp, #12
    unsigned char regs[4];
    if (enable) {
10009864:	2800      	cmp	r0, #0
10009866:	d009      	beq.n	1000987c <dmp_enable_lp_quat+0x1c>
        regs[0] = DINBC0;
10009868:	ab01      	add	r3, sp, #4
1000986a:	22c0      	movs	r2, #192	; 0xc0
1000986c:	701a      	strb	r2, [r3, #0]
        regs[1] = DINBC2;
1000986e:	3202      	adds	r2, #2
10009870:	705a      	strb	r2, [r3, #1]
        regs[2] = DINBC4;
10009872:	3202      	adds	r2, #2
10009874:	709a      	strb	r2, [r3, #2]
        regs[3] = DINBC6;
10009876:	3202      	adds	r2, #2
10009878:	70da      	strb	r2, [r3, #3]
1000987a:	e001      	b.n	10009880 <dmp_enable_lp_quat+0x20>
    }
    else
        memset(regs, 0x8B, 4);
1000987c:	4b05      	ldr	r3, [pc, #20]	; (10009894 <dmp_enable_lp_quat+0x34>)
1000987e:	9301      	str	r3, [sp, #4]

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
10009880:	aa01      	add	r2, sp, #4
10009882:	2104      	movs	r1, #4
10009884:	4804      	ldr	r0, [pc, #16]	; (10009898 <dmp_enable_lp_quat+0x38>)
10009886:	4b05      	ldr	r3, [pc, #20]	; (1000989c <dmp_enable_lp_quat+0x3c>)
10009888:	4798      	blx	r3

    return mpu_reset_fifo();
1000988a:	4b05      	ldr	r3, [pc, #20]	; (100098a0 <dmp_enable_lp_quat+0x40>)
1000988c:	4798      	blx	r3
}
1000988e:	b003      	add	sp, #12
10009890:	bd00      	pop	{pc}
10009892:	46c0      	nop			; (mov r8, r8)
10009894:	8b8b8b8b 	.word	0x8b8b8b8b
10009898:	00000a98 	.word	0x00000a98
1000989c:	1000935d 	.word	0x1000935d
100098a0:	10008505 	.word	0x10008505

100098a4 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
100098a4:	b500      	push	{lr}
100098a6:	b083      	sub	sp, #12
    unsigned char regs[4];
    if (enable) {
100098a8:	2800      	cmp	r0, #0
100098aa:	d009      	beq.n	100098c0 <dmp_enable_6x_lp_quat+0x1c>
        regs[0] = DINA20;
100098ac:	ab01      	add	r3, sp, #4
100098ae:	2220      	movs	r2, #32
100098b0:	701a      	strb	r2, [r3, #0]
        regs[1] = DINA28;
100098b2:	3208      	adds	r2, #8
100098b4:	705a      	strb	r2, [r3, #1]
        regs[2] = DINA30;
100098b6:	3208      	adds	r2, #8
100098b8:	709a      	strb	r2, [r3, #2]
        regs[3] = DINA38;
100098ba:	3208      	adds	r2, #8
100098bc:	70da      	strb	r2, [r3, #3]
100098be:	e001      	b.n	100098c4 <dmp_enable_6x_lp_quat+0x20>
    } else
        memset(regs, 0xA3, 4);
100098c0:	4b05      	ldr	r3, [pc, #20]	; (100098d8 <dmp_enable_6x_lp_quat+0x34>)
100098c2:	9301      	str	r3, [sp, #4]

    mpu_write_mem(CFG_8, 4, regs);
100098c4:	aa01      	add	r2, sp, #4
100098c6:	2104      	movs	r1, #4
100098c8:	4804      	ldr	r0, [pc, #16]	; (100098dc <dmp_enable_6x_lp_quat+0x38>)
100098ca:	4b05      	ldr	r3, [pc, #20]	; (100098e0 <dmp_enable_6x_lp_quat+0x3c>)
100098cc:	4798      	blx	r3

    return mpu_reset_fifo();
100098ce:	4b05      	ldr	r3, [pc, #20]	; (100098e4 <dmp_enable_6x_lp_quat+0x40>)
100098d0:	4798      	blx	r3
}
100098d2:	b003      	add	sp, #12
100098d4:	bd00      	pop	{pc}
100098d6:	46c0      	nop			; (mov r8, r8)
100098d8:	a3a3a3a3 	.word	0xa3a3a3a3
100098dc:	00000a9e 	.word	0x00000a9e
100098e0:	1000935d 	.word	0x1000935d
100098e4:	10008505 	.word	0x10008505

100098e8 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
100098e8:	b5f0      	push	{r4, r5, r6, r7, lr}
100098ea:	b085      	sub	sp, #20
100098ec:	0004      	movs	r4, r0

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
100098ee:	ad01      	add	r5, sp, #4
100098f0:	2302      	movs	r3, #2
100098f2:	702b      	strb	r3, [r5, #0]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
100098f4:	33c8      	adds	r3, #200	; 0xc8
100098f6:	706b      	strb	r3, [r5, #1]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
100098f8:	3319      	adds	r3, #25
100098fa:	70ab      	strb	r3, [r5, #2]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
100098fc:	3bda      	subs	r3, #218	; 0xda
100098fe:	70eb      	strb	r3, [r5, #3]
    mpu_write_mem(D_0_104, 4, tmp);
10009900:	002a      	movs	r2, r5
10009902:	2104      	movs	r1, #4
10009904:	2068      	movs	r0, #104	; 0x68
10009906:	4b6a      	ldr	r3, [pc, #424]	; (10009ab0 <dmp_enable_feature+0x1c8>)
10009908:	4798      	blx	r3

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
1000990a:	23a3      	movs	r3, #163	; 0xa3
1000990c:	702b      	strb	r3, [r5, #0]
1000990e:	2740      	movs	r7, #64	; 0x40
10009910:	4027      	ands	r7, r4
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
10009912:	d007      	beq.n	10009924 <dmp_enable_feature+0x3c>
        tmp[1] = 0xC0;
10009914:	ab01      	add	r3, sp, #4
10009916:	22c0      	movs	r2, #192	; 0xc0
10009918:	705a      	strb	r2, [r3, #1]
        tmp[2] = 0xC8;
1000991a:	3208      	adds	r2, #8
1000991c:	709a      	strb	r2, [r3, #2]
        tmp[3] = 0xC2;
1000991e:	3a06      	subs	r2, #6
10009920:	70da      	strb	r2, [r3, #3]
10009922:	e004      	b.n	1000992e <dmp_enable_feature+0x46>
    } else {
        tmp[1] = 0xA3;
10009924:	ab01      	add	r3, sp, #4
10009926:	22a3      	movs	r2, #163	; 0xa3
10009928:	705a      	strb	r2, [r3, #1]
        tmp[2] = 0xA3;
1000992a:	709a      	strb	r2, [r3, #2]
        tmp[3] = 0xA3;
1000992c:	70da      	strb	r2, [r3, #3]
1000992e:	25c0      	movs	r5, #192	; 0xc0
10009930:	006d      	lsls	r5, r5, #1
10009932:	4025      	ands	r5, r4
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
10009934:	d007      	beq.n	10009946 <dmp_enable_feature+0x5e>
        tmp[4] = 0xC4;
10009936:	ab01      	add	r3, sp, #4
10009938:	22c4      	movs	r2, #196	; 0xc4
1000993a:	711a      	strb	r2, [r3, #4]
        tmp[5] = 0xCC;
1000993c:	3208      	adds	r2, #8
1000993e:	715a      	strb	r2, [r3, #5]
        tmp[6] = 0xC6;
10009940:	3a06      	subs	r2, #6
10009942:	719a      	strb	r2, [r3, #6]
10009944:	e004      	b.n	10009950 <dmp_enable_feature+0x68>
    } else {
        tmp[4] = 0xA3;
10009946:	ab01      	add	r3, sp, #4
10009948:	22a3      	movs	r2, #163	; 0xa3
1000994a:	711a      	strb	r2, [r3, #4]
        tmp[5] = 0xA3;
1000994c:	715a      	strb	r2, [r3, #5]
        tmp[6] = 0xA3;
1000994e:	719a      	strb	r2, [r3, #6]
    }
    tmp[7] = 0xA3;
10009950:	aa01      	add	r2, sp, #4
10009952:	23a3      	movs	r3, #163	; 0xa3
10009954:	71d3      	strb	r3, [r2, #7]
    tmp[8] = 0xA3;
10009956:	7213      	strb	r3, [r2, #8]
    tmp[9] = 0xA3;
10009958:	7253      	strb	r3, [r2, #9]
    mpu_write_mem(CFG_15,10,tmp);
1000995a:	210a      	movs	r1, #10
1000995c:	4855      	ldr	r0, [pc, #340]	; (10009ab4 <dmp_enable_feature+0x1cc>)
1000995e:	4b54      	ldr	r3, [pc, #336]	; (10009ab0 <dmp_enable_feature+0x1c8>)
10009960:	4798      	blx	r3
10009962:	2603      	movs	r6, #3
10009964:	4026      	ands	r6, r4

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
10009966:	d003      	beq.n	10009970 <dmp_enable_feature+0x88>
        tmp[0] = DINA20;
10009968:	2220      	movs	r2, #32
1000996a:	ab01      	add	r3, sp, #4
1000996c:	701a      	strb	r2, [r3, #0]
1000996e:	e002      	b.n	10009976 <dmp_enable_feature+0x8e>
    else
        tmp[0] = 0xD8;
10009970:	22d8      	movs	r2, #216	; 0xd8
10009972:	ab01      	add	r3, sp, #4
10009974:	701a      	strb	r2, [r3, #0]
    mpu_write_mem(CFG_27,1,tmp);
10009976:	aa01      	add	r2, sp, #4
10009978:	2101      	movs	r1, #1
1000997a:	484f      	ldr	r0, [pc, #316]	; (10009ab8 <dmp_enable_feature+0x1d0>)
1000997c:	4b4c      	ldr	r3, [pc, #304]	; (10009ab0 <dmp_enable_feature+0x1c8>)
1000997e:	4798      	blx	r3

    if (mask & DMP_FEATURE_GYRO_CAL)
10009980:	06a3      	lsls	r3, r4, #26
10009982:	d503      	bpl.n	1000998c <dmp_enable_feature+0xa4>
        dmp_enable_gyro_cal(1);
10009984:	2001      	movs	r0, #1
10009986:	4b4d      	ldr	r3, [pc, #308]	; (10009abc <dmp_enable_feature+0x1d4>)
10009988:	4798      	blx	r3
1000998a:	e002      	b.n	10009992 <dmp_enable_feature+0xaa>
    else
        dmp_enable_gyro_cal(0);
1000998c:	2000      	movs	r0, #0
1000998e:	4b4b      	ldr	r3, [pc, #300]	; (10009abc <dmp_enable_feature+0x1d4>)
10009990:	4798      	blx	r3

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
10009992:	2d00      	cmp	r5, #0
10009994:	d019      	beq.n	100099ca <dmp_enable_feature+0xe2>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
10009996:	05e3      	lsls	r3, r4, #23
10009998:	d509      	bpl.n	100099ae <dmp_enable_feature+0xc6>
            tmp[0] = 0xB2;
1000999a:	ab01      	add	r3, sp, #4
1000999c:	22b2      	movs	r2, #178	; 0xb2
1000999e:	701a      	strb	r2, [r3, #0]
            tmp[1] = 0x8B;
100099a0:	3a27      	subs	r2, #39	; 0x27
100099a2:	705a      	strb	r2, [r3, #1]
            tmp[2] = 0xB6;
100099a4:	322b      	adds	r2, #43	; 0x2b
100099a6:	709a      	strb	r2, [r3, #2]
            tmp[3] = 0x9B;
100099a8:	3a1b      	subs	r2, #27
100099aa:	70da      	strb	r2, [r3, #3]
100099ac:	e008      	b.n	100099c0 <dmp_enable_feature+0xd8>
        } else {
            tmp[0] = DINAC0;
100099ae:	ab01      	add	r3, sp, #4
100099b0:	22b0      	movs	r2, #176	; 0xb0
100099b2:	701a      	strb	r2, [r3, #0]
            tmp[1] = DINA80;
100099b4:	3a30      	subs	r2, #48	; 0x30
100099b6:	705a      	strb	r2, [r3, #1]
            tmp[2] = DINAC2;
100099b8:	3234      	adds	r2, #52	; 0x34
100099ba:	709a      	strb	r2, [r3, #2]
            tmp[3] = DINA90;
100099bc:	3a24      	subs	r2, #36	; 0x24
100099be:	70da      	strb	r2, [r3, #3]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
100099c0:	aa01      	add	r2, sp, #4
100099c2:	2104      	movs	r1, #4
100099c4:	483e      	ldr	r0, [pc, #248]	; (10009ac0 <dmp_enable_feature+0x1d8>)
100099c6:	4b3a      	ldr	r3, [pc, #232]	; (10009ab0 <dmp_enable_feature+0x1c8>)
100099c8:	4798      	blx	r3
    }

    if (mask & DMP_FEATURE_TAP) {
100099ca:	07e3      	lsls	r3, r4, #31
100099cc:	d523      	bpl.n	10009a16 <dmp_enable_feature+0x12e>
        /* Enable tap. */
        tmp[0] = 0xF8;
100099ce:	aa01      	add	r2, sp, #4
100099d0:	23f8      	movs	r3, #248	; 0xf8
100099d2:	7013      	strb	r3, [r2, #0]
        mpu_write_mem(CFG_20, 1, tmp);
100099d4:	2101      	movs	r1, #1
100099d6:	208b      	movs	r0, #139	; 0x8b
100099d8:	0100      	lsls	r0, r0, #4
100099da:	4b35      	ldr	r3, [pc, #212]	; (10009ab0 <dmp_enable_feature+0x1c8>)
100099dc:	4798      	blx	r3
        dmp_set_tap_thresh(TAP_XYZ, 250);
100099de:	21fa      	movs	r1, #250	; 0xfa
100099e0:	2007      	movs	r0, #7
100099e2:	4b38      	ldr	r3, [pc, #224]	; (10009ac4 <dmp_enable_feature+0x1dc>)
100099e4:	4798      	blx	r3
        dmp_set_tap_axes(TAP_XYZ);
100099e6:	2007      	movs	r0, #7
100099e8:	4b37      	ldr	r3, [pc, #220]	; (10009ac8 <dmp_enable_feature+0x1e0>)
100099ea:	4798      	blx	r3
        dmp_set_tap_count(1);
100099ec:	2001      	movs	r0, #1
100099ee:	4b37      	ldr	r3, [pc, #220]	; (10009acc <dmp_enable_feature+0x1e4>)
100099f0:	4798      	blx	r3
        dmp_set_tap_time(100);
100099f2:	2064      	movs	r0, #100	; 0x64
100099f4:	4b36      	ldr	r3, [pc, #216]	; (10009ad0 <dmp_enable_feature+0x1e8>)
100099f6:	4798      	blx	r3
        dmp_set_tap_time_multi(500);
100099f8:	20fa      	movs	r0, #250	; 0xfa
100099fa:	0040      	lsls	r0, r0, #1
100099fc:	4b35      	ldr	r3, [pc, #212]	; (10009ad4 <dmp_enable_feature+0x1ec>)
100099fe:	4798      	blx	r3

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
10009a00:	21c8      	movs	r1, #200	; 0xc8
10009a02:	4835      	ldr	r0, [pc, #212]	; (10009ad8 <dmp_enable_feature+0x1f0>)
10009a04:	4b35      	ldr	r3, [pc, #212]	; (10009adc <dmp_enable_feature+0x1f4>)
10009a06:	4798      	blx	r3
        dmp_set_shake_reject_time(40);
10009a08:	2028      	movs	r0, #40	; 0x28
10009a0a:	4b35      	ldr	r3, [pc, #212]	; (10009ae0 <dmp_enable_feature+0x1f8>)
10009a0c:	4798      	blx	r3
        dmp_set_shake_reject_timeout(10);
10009a0e:	200a      	movs	r0, #10
10009a10:	4b34      	ldr	r3, [pc, #208]	; (10009ae4 <dmp_enable_feature+0x1fc>)
10009a12:	4798      	blx	r3
10009a14:	e007      	b.n	10009a26 <dmp_enable_feature+0x13e>
    } else {
        tmp[0] = 0xD8;
10009a16:	aa01      	add	r2, sp, #4
10009a18:	23d8      	movs	r3, #216	; 0xd8
10009a1a:	7013      	strb	r3, [r2, #0]
        mpu_write_mem(CFG_20, 1, tmp);
10009a1c:	2101      	movs	r1, #1
10009a1e:	208b      	movs	r0, #139	; 0x8b
10009a20:	0100      	lsls	r0, r0, #4
10009a22:	4b23      	ldr	r3, [pc, #140]	; (10009ab0 <dmp_enable_feature+0x1c8>)
10009a24:	4798      	blx	r3
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
10009a26:	07a3      	lsls	r3, r4, #30
10009a28:	d503      	bpl.n	10009a32 <dmp_enable_feature+0x14a>
        tmp[0] = 0xD9;
10009a2a:	22d9      	movs	r2, #217	; 0xd9
10009a2c:	ab01      	add	r3, sp, #4
10009a2e:	701a      	strb	r2, [r3, #0]
10009a30:	e002      	b.n	10009a38 <dmp_enable_feature+0x150>
    } else
        tmp[0] = 0xD8;
10009a32:	22d8      	movs	r2, #216	; 0xd8
10009a34:	ab01      	add	r3, sp, #4
10009a36:	701a      	strb	r2, [r3, #0]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
10009a38:	aa01      	add	r2, sp, #4
10009a3a:	2101      	movs	r1, #1
10009a3c:	482a      	ldr	r0, [pc, #168]	; (10009ae8 <dmp_enable_feature+0x200>)
10009a3e:	4b1c      	ldr	r3, [pc, #112]	; (10009ab0 <dmp_enable_feature+0x1c8>)
10009a40:	4798      	blx	r3

    if (mask & DMP_FEATURE_LP_QUAT)
10009a42:	0763      	lsls	r3, r4, #29
10009a44:	d503      	bpl.n	10009a4e <dmp_enable_feature+0x166>
        dmp_enable_lp_quat(1);
10009a46:	2001      	movs	r0, #1
10009a48:	4b28      	ldr	r3, [pc, #160]	; (10009aec <dmp_enable_feature+0x204>)
10009a4a:	4798      	blx	r3
10009a4c:	e002      	b.n	10009a54 <dmp_enable_feature+0x16c>
    else
        dmp_enable_lp_quat(0);
10009a4e:	2000      	movs	r0, #0
10009a50:	4b26      	ldr	r3, [pc, #152]	; (10009aec <dmp_enable_feature+0x204>)
10009a52:	4798      	blx	r3

    if (mask & DMP_FEATURE_6X_LP_QUAT)
10009a54:	06e3      	lsls	r3, r4, #27
10009a56:	d503      	bpl.n	10009a60 <dmp_enable_feature+0x178>
        dmp_enable_6x_lp_quat(1);
10009a58:	2001      	movs	r0, #1
10009a5a:	4b25      	ldr	r3, [pc, #148]	; (10009af0 <dmp_enable_feature+0x208>)
10009a5c:	4798      	blx	r3
10009a5e:	e002      	b.n	10009a66 <dmp_enable_feature+0x17e>
    else
        dmp_enable_6x_lp_quat(0);
10009a60:	2000      	movs	r0, #0
10009a62:	4b23      	ldr	r3, [pc, #140]	; (10009af0 <dmp_enable_feature+0x208>)
10009a64:	4798      	blx	r3

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
10009a66:	2308      	movs	r3, #8
10009a68:	4323      	orrs	r3, r4
10009a6a:	4a22      	ldr	r2, [pc, #136]	; (10009af4 <dmp_enable_feature+0x20c>)
10009a6c:	8153      	strh	r3, [r2, #10]
    mpu_reset_fifo();
10009a6e:	4b22      	ldr	r3, [pc, #136]	; (10009af8 <dmp_enable_feature+0x210>)
10009a70:	4798      	blx	r3

    dmp.packet_length = 0;
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
10009a72:	2f00      	cmp	r7, #0
10009a74:	d103      	bne.n	10009a7e <dmp_enable_feature+0x196>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
    mpu_reset_fifo();

    dmp.packet_length = 0;
10009a76:	2200      	movs	r2, #0
10009a78:	4b1e      	ldr	r3, [pc, #120]	; (10009af4 <dmp_enable_feature+0x20c>)
10009a7a:	739a      	strb	r2, [r3, #14]
10009a7c:	e002      	b.n	10009a84 <dmp_enable_feature+0x19c>
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
        dmp.packet_length += 6;
10009a7e:	2206      	movs	r2, #6
10009a80:	4b1c      	ldr	r3, [pc, #112]	; (10009af4 <dmp_enable_feature+0x20c>)
10009a82:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
10009a84:	2d00      	cmp	r5, #0
10009a86:	d003      	beq.n	10009a90 <dmp_enable_feature+0x1a8>
        dmp.packet_length += 6;
10009a88:	4a1a      	ldr	r2, [pc, #104]	; (10009af4 <dmp_enable_feature+0x20c>)
10009a8a:	7b93      	ldrb	r3, [r2, #14]
10009a8c:	3306      	adds	r3, #6
10009a8e:	7393      	strb	r3, [r2, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
10009a90:	2314      	movs	r3, #20
10009a92:	4223      	tst	r3, r4
10009a94:	d003      	beq.n	10009a9e <dmp_enable_feature+0x1b6>
        dmp.packet_length += 16;
10009a96:	4a17      	ldr	r2, [pc, #92]	; (10009af4 <dmp_enable_feature+0x20c>)
10009a98:	7b93      	ldrb	r3, [r2, #14]
10009a9a:	3310      	adds	r3, #16
10009a9c:	7393      	strb	r3, [r2, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
10009a9e:	2e00      	cmp	r6, #0
10009aa0:	d003      	beq.n	10009aaa <dmp_enable_feature+0x1c2>
        dmp.packet_length += 4;
10009aa2:	4a14      	ldr	r2, [pc, #80]	; (10009af4 <dmp_enable_feature+0x20c>)
10009aa4:	7b93      	ldrb	r3, [r2, #14]
10009aa6:	3304      	adds	r3, #4
10009aa8:	7393      	strb	r3, [r2, #14]

    return 0;
}
10009aaa:	2000      	movs	r0, #0
10009aac:	b005      	add	sp, #20
10009aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009ab0:	1000935d 	.word	0x1000935d
10009ab4:	00000aa7 	.word	0x00000aa7
10009ab8:	00000ab6 	.word	0x00000ab6
10009abc:	10009815 	.word	0x10009815
10009ac0:	00000aa2 	.word	0x00000aa2
10009ac4:	10009505 	.word	0x10009505
10009ac8:	100096b1 	.word	0x100096b1
10009acc:	100096fd 	.word	0x100096fd
10009ad0:	1000972d 	.word	0x1000972d
10009ad4:	10009759 	.word	0x10009759
10009ad8:	02cae309 	.word	0x02cae309
10009adc:	10009785 	.word	0x10009785
10009ae0:	100097bd 	.word	0x100097bd
10009ae4:	100097e9 	.word	0x100097e9
10009ae8:	0000073d 	.word	0x0000073d
10009aec:	10009861 	.word	0x10009861
10009af0:	100098a5 	.word	0x100098a5
10009af4:	10017dbc 	.word	0x10017dbc
10009af8:	10008505 	.word	0x10008505

10009afc <sms_ble_pair_request_fn>:
    return AT_BLE_SUCCESS;
}

/* AT_BLE_PAIR_REQUEST (#10) */
at_ble_status_t sms_ble_pair_request_fn(void *params)
{
10009afc:	b510      	push	{r4, lr}
10009afe:	b082      	sub	sp, #8
    at_ble_pair_request_t *request = (at_ble_pair_request_t *)params;
    DBG_LOG_DEV("[sms_ble_pair_request_fn]\tPairing request... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
10009b00:	4809      	ldr	r0, [pc, #36]	; (10009b28 <sms_ble_pair_request_fn+0x2c>)
10009b02:	4b0a      	ldr	r3, [pc, #40]	; (10009b2c <sms_ble_pair_request_fn+0x30>)
10009b04:	4798      	blx	r3
10009b06:	4b0a      	ldr	r3, [pc, #40]	; (10009b30 <sms_ble_pair_request_fn+0x34>)
10009b08:	781a      	ldrb	r2, [r3, #0]
10009b0a:	b2d2      	uxtb	r2, r2
10009b0c:	4b09      	ldr	r3, [pc, #36]	; (10009b34 <sms_ble_pair_request_fn+0x38>)
10009b0e:	781b      	ldrb	r3, [r3, #0]
10009b10:	b2db      	uxtb	r3, r3
10009b12:	4909      	ldr	r1, [pc, #36]	; (10009b38 <sms_ble_pair_request_fn+0x3c>)
10009b14:	7808      	ldrb	r0, [r1, #0]
10009b16:	4909      	ldr	r1, [pc, #36]	; (10009b3c <sms_ble_pair_request_fn+0x40>)
10009b18:	7849      	ldrb	r1, [r1, #1]
10009b1a:	9000      	str	r0, [sp, #0]
10009b1c:	4808      	ldr	r0, [pc, #32]	; (10009b40 <sms_ble_pair_request_fn+0x44>)
10009b1e:	4c09      	ldr	r4, [pc, #36]	; (10009b44 <sms_ble_pair_request_fn+0x48>)
10009b20:	47a0      	blx	r4
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- peer features: 0x%02x", request->handle, request->peer_features);
    return AT_BLE_SUCCESS;
}
10009b22:	2000      	movs	r0, #0
10009b24:	b002      	add	sp, #8
10009b26:	bd10      	pop	{r4, pc}
10009b28:	10015d9c 	.word	0x10015d9c
10009b2c:	10014bf5 	.word	0x10014bf5
10009b30:	10019a0c 	.word	0x10019a0c
10009b34:	10019874 	.word	0x10019874
10009b38:	10019a0d 	.word	0x10019a0d
10009b3c:	100198fc 	.word	0x100198fc
10009b40:	10016034 	.word	0x10016034
10009b44:	10014ad5 	.word	0x10014ad5

10009b48 <sms_ble_notification_confirmed_fn>:

/* AT_BLE_NOTIFICATION_CONFIRMED (#29) */
at_ble_status_t sms_ble_notification_confirmed_fn(void *params)
{
10009b48:	b510      	push	{r4, lr}
    
    at_ble_cmd_complete_event_t *notification_status = (at_ble_cmd_complete_event_t *)params;
    //button_instance.current_state = sms_button_get_state();
    //DBG_LOG_DEV("[sms_ble_notification_confirmed_fn]\tNotification sent... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- operation: 0x%02x\r\n- status: 0x%02x", notification_status->conn_handle, notification_status->operation, notification_status->status);
    sms_dualtimer_stop(DUALTIMER_TIMER2);
10009b4a:	2001      	movs	r0, #1
10009b4c:	4b0c      	ldr	r3, [pc, #48]	; (10009b80 <sms_ble_notification_confirmed_fn+0x38>)
10009b4e:	4798      	blx	r3
    timer2_current_mode = TIMER2_MODE_NONE;
10009b50:	2200      	movs	r2, #0
10009b52:	4b0c      	ldr	r3, [pc, #48]	; (10009b84 <sms_ble_notification_confirmed_fn+0x3c>)
10009b54:	701a      	strb	r2, [r3, #0]
    ble_current_state = BLE_STATE_PAIRED;
10009b56:	3222      	adds	r2, #34	; 0x22
10009b58:	4b0b      	ldr	r3, [pc, #44]	; (10009b88 <sms_ble_notification_confirmed_fn+0x40>)
10009b5a:	701a      	strb	r2, [r3, #0]
    //sms_sensors_toggle_interrupt(SMS_EXTINT_ENABLE);
    //DBG_LOG_CONT_DEV(" done!");

    //gpio_pin_set_output_level(dbg_pin, DBG_PIN_LOW);
    
    DBG_LOG_DEV("Timer1 current mode: %d", timer1_current_mode);
10009b5c:	480b      	ldr	r0, [pc, #44]	; (10009b8c <sms_ble_notification_confirmed_fn+0x44>)
10009b5e:	4b0c      	ldr	r3, [pc, #48]	; (10009b90 <sms_ble_notification_confirmed_fn+0x48>)
10009b60:	4798      	blx	r3
10009b62:	4c0c      	ldr	r4, [pc, #48]	; (10009b94 <sms_ble_notification_confirmed_fn+0x4c>)
10009b64:	7821      	ldrb	r1, [r4, #0]
10009b66:	b2c9      	uxtb	r1, r1
10009b68:	480b      	ldr	r0, [pc, #44]	; (10009b98 <sms_ble_notification_confirmed_fn+0x50>)
10009b6a:	4b0c      	ldr	r3, [pc, #48]	; (10009b9c <sms_ble_notification_confirmed_fn+0x54>)
10009b6c:	4798      	blx	r3
    if(timer1_current_mode == TIMER1_MODE_NONE) {
10009b6e:	7823      	ldrb	r3, [r4, #0]
10009b70:	2b00      	cmp	r3, #0
10009b72:	d102      	bne.n	10009b7a <sms_ble_notification_confirmed_fn+0x32>
        ulp_ready = true;
10009b74:	2201      	movs	r2, #1
10009b76:	4b0a      	ldr	r3, [pc, #40]	; (10009ba0 <sms_ble_notification_confirmed_fn+0x58>)
10009b78:	701a      	strb	r2, [r3, #0]
    }
    return AT_BLE_SUCCESS;
}
10009b7a:	2000      	movs	r0, #0
10009b7c:	bd10      	pop	{r4, pc}
10009b7e:	46c0      	nop			; (mov r8, r8)
10009b80:	1000b0d1 	.word	0x1000b0d1
10009b84:	10019a0d 	.word	0x10019a0d
10009b88:	10019a0c 	.word	0x10019a0c
10009b8c:	10015d9c 	.word	0x10015d9c
10009b90:	10014bf5 	.word	0x10014bf5
10009b94:	10019874 	.word	0x10019874
10009b98:	10016084 	.word	0x10016084
10009b9c:	10014ad5 	.word	0x10014ad5
10009ba0:	100198f5 	.word	0x100198f5

10009ba4 <sms_ble_indication_confirmed_fn>:

/* AT_BLE_INDICATION_CONFIRMED (#30) */
at_ble_status_t sms_ble_indication_confirmed_fn(void *params)
{
10009ba4:	b510      	push	{r4, lr}
    
    at_ble_indication_confirmed_t *indication_status = (at_ble_indication_confirmed_t *)params;
    //button_instance.current_state = sms_button_get_state();
    //DBG_LOG_DEV("[sms_ble_indication_confirmed]\tIndication confirmed... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- char handle: 0x%04x\r\n- status: 0x%02x", indication_status->conn_handle, indication_status->char_handle, indication_status->status);
    sms_dualtimer_stop(DUALTIMER_TIMER2);
10009ba6:	2001      	movs	r0, #1
10009ba8:	4b08      	ldr	r3, [pc, #32]	; (10009bcc <sms_ble_indication_confirmed_fn+0x28>)
10009baa:	4798      	blx	r3
    timer2_current_mode = TIMER2_MODE_NONE;
10009bac:	2200      	movs	r2, #0
10009bae:	4b08      	ldr	r3, [pc, #32]	; (10009bd0 <sms_ble_indication_confirmed_fn+0x2c>)
10009bb0:	701a      	strb	r2, [r3, #0]
    ble_current_state = BLE_STATE_PAIRED;
10009bb2:	3222      	adds	r2, #34	; 0x22
10009bb4:	4b07      	ldr	r3, [pc, #28]	; (10009bd4 <sms_ble_indication_confirmed_fn+0x30>)
10009bb6:	701a      	strb	r2, [r3, #0]
    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
    //sms_sensors_toggle_interrupt(SMS_EXTINT_ENABLE);
    
    //gpio_pin_set_output_level(dbg_pin, DBG_PIN_LOW);
    
    if(timer1_current_mode == TIMER1_MODE_NONE) {
10009bb8:	4b07      	ldr	r3, [pc, #28]	; (10009bd8 <sms_ble_indication_confirmed_fn+0x34>)
10009bba:	781b      	ldrb	r3, [r3, #0]
10009bbc:	2b00      	cmp	r3, #0
10009bbe:	d102      	bne.n	10009bc6 <sms_ble_indication_confirmed_fn+0x22>
        ulp_ready = true;
10009bc0:	3a21      	subs	r2, #33	; 0x21
10009bc2:	4b06      	ldr	r3, [pc, #24]	; (10009bdc <sms_ble_indication_confirmed_fn+0x38>)
10009bc4:	701a      	strb	r2, [r3, #0]
    }        
    return AT_BLE_SUCCESS;
}
10009bc6:	2000      	movs	r0, #0
10009bc8:	bd10      	pop	{r4, pc}
10009bca:	46c0      	nop			; (mov r8, r8)
10009bcc:	1000b0d1 	.word	0x1000b0d1
10009bd0:	10019a0d 	.word	0x10019a0d
10009bd4:	10019a0c 	.word	0x10019a0c
10009bd8:	10019874 	.word	0x10019874
10009bdc:	100198f5 	.word	0x100198f5

10009be0 <sms_ble_startup>:
#include <stdio.h>
//#include <stdlib.h>
#include "sms_peripheral1.h"

void sms_ble_startup(void)
{
10009be0:	b510      	push	{r4, lr}
    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
    timer2_current_mode = TIMER2_MODE_LED_STARTUP;
10009be2:	2202      	movs	r2, #2
10009be4:	4b02      	ldr	r3, [pc, #8]	; (10009bf0 <sms_ble_startup+0x10>)
10009be6:	701a      	strb	r2, [r3, #0]
    sms_led_blink_start(SMS_LED_0_PIN);
10009be8:	2016      	movs	r0, #22
10009bea:	4b02      	ldr	r3, [pc, #8]	; (10009bf4 <sms_ble_startup+0x14>)
10009bec:	4798      	blx	r3
}
10009bee:	bd10      	pop	{r4, pc}
10009bf0:	10019a0d 	.word	0x10019a0d
10009bf4:	1000aa79 	.word	0x1000aa79

10009bf8 <sms_ble_power_down>:

void sms_ble_power_down(void)
{
10009bf8:	b510      	push	{r4, lr}
    sms_monitor_get_states("[sms_ble_power_down]");
10009bfa:	482c      	ldr	r0, [pc, #176]	; (10009cac <sms_ble_power_down+0xb4>)
10009bfc:	4b2c      	ldr	r3, [pc, #176]	; (10009cb0 <sms_ble_power_down+0xb8>)
10009bfe:	4798      	blx	r3
    if(ble_current_state == BLE_STATE_POWEROFF) {
10009c00:	4b2c      	ldr	r3, [pc, #176]	; (10009cb4 <sms_ble_power_down+0xbc>)
10009c02:	781b      	ldrb	r3, [r3, #0]
10009c04:	2b00      	cmp	r3, #0
10009c06:	d105      	bne.n	10009c14 <sms_ble_power_down+0x1c>
        /* If already power off state, then go back sleeping */
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        ulp_ready = true;
10009c08:	2201      	movs	r2, #1
10009c0a:	4b2b      	ldr	r3, [pc, #172]	; (10009cb8 <sms_ble_power_down+0xc0>)
10009c0c:	701a      	strb	r2, [r3, #0]
        release_sleep_lock();
10009c0e:	4b2b      	ldr	r3, [pc, #172]	; (10009cbc <sms_ble_power_down+0xc4>)
10009c10:	4798      	blx	r3
10009c12:	e049      	b.n	10009ca8 <sms_ble_power_down+0xb0>
    }
    else {
        /* Disable button interrupts */
        //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);        
        /* Disconnect if necessary from BLE network */
        switch(ble_current_state) {
10009c14:	4b27      	ldr	r3, [pc, #156]	; (10009cb4 <sms_ble_power_down+0xbc>)
10009c16:	781b      	ldrb	r3, [r3, #0]
10009c18:	b2db      	uxtb	r3, r3
10009c1a:	2b21      	cmp	r3, #33	; 0x21
10009c1c:	d030      	beq.n	10009c80 <sms_ble_power_down+0x88>
10009c1e:	d802      	bhi.n	10009c26 <sms_ble_power_down+0x2e>
10009c20:	2b20      	cmp	r3, #32
10009c22:	d005      	beq.n	10009c30 <sms_ble_power_down+0x38>
10009c24:	e037      	b.n	10009c96 <sms_ble_power_down+0x9e>
10009c26:	2b22      	cmp	r3, #34	; 0x22
10009c28:	d017      	beq.n	10009c5a <sms_ble_power_down+0x62>
10009c2a:	2b23      	cmp	r3, #35	; 0x23
10009c2c:	d01b      	beq.n	10009c66 <sms_ble_power_down+0x6e>
10009c2e:	e032      	b.n	10009c96 <sms_ble_power_down+0x9e>
            case BLE_STATE_ADVERTISING:
            DBG_LOG_DEV("[sms_ble_power_down]\tStopping command received during advertisement. Stopping... ");
10009c30:	4823      	ldr	r0, [pc, #140]	; (10009cc0 <sms_ble_power_down+0xc8>)
10009c32:	4b24      	ldr	r3, [pc, #144]	; (10009cc4 <sms_ble_power_down+0xcc>)
10009c34:	4798      	blx	r3
10009c36:	4824      	ldr	r0, [pc, #144]	; (10009cc8 <sms_ble_power_down+0xd0>)
10009c38:	4b24      	ldr	r3, [pc, #144]	; (10009ccc <sms_ble_power_down+0xd4>)
10009c3a:	4798      	blx	r3
            if(at_ble_adv_stop() != AT_BLE_SUCCESS) {
10009c3c:	4b24      	ldr	r3, [pc, #144]	; (10009cd0 <sms_ble_power_down+0xd8>)
10009c3e:	4798      	blx	r3
10009c40:	2800      	cmp	r0, #0
10009c42:	d003      	beq.n	10009c4c <sms_ble_power_down+0x54>
                DBG_LOG_CONT_DEV("failed!!!");
10009c44:	4823      	ldr	r0, [pc, #140]	; (10009cd4 <sms_ble_power_down+0xdc>)
10009c46:	4b21      	ldr	r3, [pc, #132]	; (10009ccc <sms_ble_power_down+0xd4>)
10009c48:	4798      	blx	r3
10009c4a:	e024      	b.n	10009c96 <sms_ble_power_down+0x9e>
                //#pragma TBD: manage adv_stop failure
            }
            else {
                DBG_LOG_CONT_DEV("done!");
10009c4c:	4822      	ldr	r0, [pc, #136]	; (10009cd8 <sms_ble_power_down+0xe0>)
10009c4e:	4b1f      	ldr	r3, [pc, #124]	; (10009ccc <sms_ble_power_down+0xd4>)
10009c50:	4798      	blx	r3
                ble_current_state = BLE_STATE_DISCONNECTED;
10009c52:	2211      	movs	r2, #17
10009c54:	4b17      	ldr	r3, [pc, #92]	; (10009cb4 <sms_ble_power_down+0xbc>)
10009c56:	701a      	strb	r2, [r3, #0]
10009c58:	e01d      	b.n	10009c96 <sms_ble_power_down+0x9e>
            }
            break;
            
            case BLE_STATE_PAIRED:
            DBG_LOG_DEV("[sms_ble_power_down]\t\tDevice paired... disabling interrupts & switching down sensors");
10009c5a:	4819      	ldr	r0, [pc, #100]	; (10009cc0 <sms_ble_power_down+0xc8>)
10009c5c:	4b19      	ldr	r3, [pc, #100]	; (10009cc4 <sms_ble_power_down+0xcc>)
10009c5e:	4798      	blx	r3
10009c60:	481e      	ldr	r0, [pc, #120]	; (10009cdc <sms_ble_power_down+0xe4>)
10009c62:	4b1a      	ldr	r3, [pc, #104]	; (10009ccc <sms_ble_power_down+0xd4>)
10009c64:	4798      	blx	r3
            
            case BLE_STATE_INDICATING:
            DBG_LOG_DEV("[sms_ble_power_down]\t\tCurrently indicating");
10009c66:	4816      	ldr	r0, [pc, #88]	; (10009cc0 <sms_ble_power_down+0xc8>)
10009c68:	4b16      	ldr	r3, [pc, #88]	; (10009cc4 <sms_ble_power_down+0xcc>)
10009c6a:	4798      	blx	r3
10009c6c:	481c      	ldr	r0, [pc, #112]	; (10009ce0 <sms_ble_power_down+0xe8>)
10009c6e:	4b17      	ldr	r3, [pc, #92]	; (10009ccc <sms_ble_power_down+0xd4>)
10009c70:	4798      	blx	r3
            pressure_device.state = PRESSURE_STATE_OFF;
10009c72:	2100      	movs	r1, #0
10009c74:	2328      	movs	r3, #40	; 0x28
10009c76:	4a1b      	ldr	r2, [pc, #108]	; (10009ce4 <sms_ble_power_down+0xec>)
10009c78:	54d1      	strb	r1, [r2, r3]
            sms_sensors_interrupt_toggle(false, false);
10009c7a:	2000      	movs	r0, #0
10009c7c:	4b1a      	ldr	r3, [pc, #104]	; (10009ce8 <sms_ble_power_down+0xf0>)
10009c7e:	4798      	blx	r3
            //#pragma TBD: switch-off sensors to save current
            //sms_sensors_switch(false);
            
            case BLE_STATE_CONNECTED:
            DBG_LOG_DEV("[sms_ble_power_down]\t\tDevice connected... disconnecting");
10009c80:	480f      	ldr	r0, [pc, #60]	; (10009cc0 <sms_ble_power_down+0xc8>)
10009c82:	4b10      	ldr	r3, [pc, #64]	; (10009cc4 <sms_ble_power_down+0xcc>)
10009c84:	4798      	blx	r3
10009c86:	4819      	ldr	r0, [pc, #100]	; (10009cec <sms_ble_power_down+0xf4>)
10009c88:	4b10      	ldr	r3, [pc, #64]	; (10009ccc <sms_ble_power_down+0xd4>)
10009c8a:	4798      	blx	r3
            at_ble_disconnect(sms_connection_handle, AT_BLE_TERMINATED_BY_USER);
10009c8c:	4b18      	ldr	r3, [pc, #96]	; (10009cf0 <sms_ble_power_down+0xf8>)
10009c8e:	8818      	ldrh	r0, [r3, #0]
10009c90:	2113      	movs	r1, #19
10009c92:	4b18      	ldr	r3, [pc, #96]	; (10009cf4 <sms_ble_power_down+0xfc>)
10009c94:	4798      	blx	r3
            
            default:
            break;
        }
        
        ble_current_state = BLE_STATE_DISCONNECTED;
10009c96:	2211      	movs	r2, #17
10009c98:	4b06      	ldr	r3, [pc, #24]	; (10009cb4 <sms_ble_power_down+0xbc>)
10009c9a:	701a      	strb	r2, [r3, #0]
        timer2_current_mode = TIMER2_MODE_LED_SHUTDOWN;
10009c9c:	3a0e      	subs	r2, #14
10009c9e:	4b16      	ldr	r3, [pc, #88]	; (10009cf8 <sms_ble_power_down+0x100>)
10009ca0:	701a      	strb	r2, [r3, #0]
        sms_led_blink_start(SMS_LED_0_PIN);
10009ca2:	2016      	movs	r0, #22
10009ca4:	4b15      	ldr	r3, [pc, #84]	; (10009cfc <sms_ble_power_down+0x104>)
10009ca6:	4798      	blx	r3
    }
}
10009ca8:	bd10      	pop	{r4, pc}
10009caa:	46c0      	nop			; (mov r8, r8)
10009cac:	1001609c 	.word	0x1001609c
10009cb0:	1000a5d5 	.word	0x1000a5d5
10009cb4:	10019a0c 	.word	0x10019a0c
10009cb8:	100198f5 	.word	0x100198f5
10009cbc:	1000f17d 	.word	0x1000f17d
10009cc0:	10015d9c 	.word	0x10015d9c
10009cc4:	10014bf5 	.word	0x10014bf5
10009cc8:	100160b4 	.word	0x100160b4
10009ccc:	10014ad5 	.word	0x10014ad5
10009cd0:	1001050d 	.word	0x1001050d
10009cd4:	10016108 	.word	0x10016108
10009cd8:	10016114 	.word	0x10016114
10009cdc:	1001611c 	.word	0x1001611c
10009ce0:	10016174 	.word	0x10016174
10009ce4:	10019970 	.word	0x10019970
10009ce8:	1000a631 	.word	0x1000a631
10009cec:	100161a0 	.word	0x100161a0
10009cf0:	100198f6 	.word	0x100198f6
10009cf4:	10010539 	.word	0x10010539
10009cf8:	10019a0d 	.word	0x10019a0d
10009cfc:	1000aa79 	.word	0x1000aa79

10009d00 <sms_ble_adv_report_fn>:
    return AT_BLE_FAILURE;
}

/* AT_BLE_ADV_REPORT (#3) */
at_ble_status_t sms_ble_adv_report_fn(void *params)
{
10009d00:	b510      	push	{r4, lr}
    at_ble_adv_report_t *adv_report = (at_ble_adv_report_t *)params;
    ble_current_state = BLE_STATE_DISCONNECTED;
10009d02:	2211      	movs	r2, #17
10009d04:	4b05      	ldr	r3, [pc, #20]	; (10009d1c <sms_ble_adv_report_fn+0x1c>)
10009d06:	701a      	strb	r2, [r3, #0]
    DBG_LOG_DEV("[sms_ble_adv_report_fn]\tAdvertisement timeout...");
10009d08:	4805      	ldr	r0, [pc, #20]	; (10009d20 <sms_ble_adv_report_fn+0x20>)
10009d0a:	4b06      	ldr	r3, [pc, #24]	; (10009d24 <sms_ble_adv_report_fn+0x24>)
10009d0c:	4798      	blx	r3
10009d0e:	4806      	ldr	r0, [pc, #24]	; (10009d28 <sms_ble_adv_report_fn+0x28>)
10009d10:	4b06      	ldr	r3, [pc, #24]	; (10009d2c <sms_ble_adv_report_fn+0x2c>)
10009d12:	4798      	blx	r3
    //DBG_LOG_DEV("- status: 0x%02x", adv_report->status);
    sms_ble_power_down();
10009d14:	4b06      	ldr	r3, [pc, #24]	; (10009d30 <sms_ble_adv_report_fn+0x30>)
10009d16:	4798      	blx	r3
    return AT_BLE_SUCCESS;
}
10009d18:	2000      	movs	r0, #0
10009d1a:	bd10      	pop	{r4, pc}
10009d1c:	10019a0c 	.word	0x10019a0c
10009d20:	10015d9c 	.word	0x10015d9c
10009d24:	10014bf5 	.word	0x10014bf5
10009d28:	100161d8 	.word	0x100161d8
10009d2c:	10014ad5 	.word	0x10014ad5
10009d30:	10009bf9 	.word	0x10009bf9

10009d34 <sms_ble_connected_fn>:

/* AT_BLE_CONNECTED (#5) */
at_ble_status_t sms_ble_connected_fn(void *params)
{
10009d34:	b510      	push	{r4, lr}
    if(ble_current_state == BLE_STATE_ADVERTISING) {
10009d36:	4b0a      	ldr	r3, [pc, #40]	; (10009d60 <sms_ble_connected_fn+0x2c>)
10009d38:	781b      	ldrb	r3, [r3, #0]
10009d3a:	2b20      	cmp	r3, #32
10009d3c:	d10c      	bne.n	10009d58 <sms_ble_connected_fn+0x24>
        at_ble_connected_t *connected = (at_ble_connected_t *)params;
        sms_ble_conn_handle = connected->handle;
10009d3e:	8902      	ldrh	r2, [r0, #8]
10009d40:	4b08      	ldr	r3, [pc, #32]	; (10009d64 <sms_ble_connected_fn+0x30>)
10009d42:	801a      	strh	r2, [r3, #0]
        ble_current_state = BLE_STATE_CONNECTED;
10009d44:	2221      	movs	r2, #33	; 0x21
10009d46:	4b06      	ldr	r3, [pc, #24]	; (10009d60 <sms_ble_connected_fn+0x2c>)
10009d48:	701a      	strb	r2, [r3, #0]
        DBG_LOG_DEV("[sms_ble_connected_fn]\t\tDevices connected...");
10009d4a:	4807      	ldr	r0, [pc, #28]	; (10009d68 <sms_ble_connected_fn+0x34>)
10009d4c:	4b07      	ldr	r3, [pc, #28]	; (10009d6c <sms_ble_connected_fn+0x38>)
10009d4e:	4798      	blx	r3
10009d50:	4807      	ldr	r0, [pc, #28]	; (10009d70 <sms_ble_connected_fn+0x3c>)
10009d52:	4b08      	ldr	r3, [pc, #32]	; (10009d74 <sms_ble_connected_fn+0x40>)
10009d54:	4798      	blx	r3
10009d56:	e001      	b.n	10009d5c <sms_ble_connected_fn+0x28>
        //for(uint8_t i = 0; i < AT_BLE_ADDR_LEN; i++) {
            //DBG_LOG_CONT_DEV("%02x",connected->peer_addr.addr[AT_BLE_ADDR_LEN - (i+1)]);
        //}            
    }
    else {
        sms_ble_power_down();
10009d58:	4b07      	ldr	r3, [pc, #28]	; (10009d78 <sms_ble_connected_fn+0x44>)
10009d5a:	4798      	blx	r3
    }    
    return AT_BLE_SUCCESS;
}
10009d5c:	2000      	movs	r0, #0
10009d5e:	bd10      	pop	{r4, pc}
10009d60:	10019a0c 	.word	0x10019a0c
10009d64:	10019a02 	.word	0x10019a02
10009d68:	10015d9c 	.word	0x10015d9c
10009d6c:	10014bf5 	.word	0x10014bf5
10009d70:	1001620c 	.word	0x1001620c
10009d74:	10014ad5 	.word	0x10014ad5
10009d78:	10009bf9 	.word	0x10009bf9

10009d7c <sms_ble_paired_fn>:
    return AT_BLE_SUCCESS;
}

/* AT_BLE_PAIR_DONE (#9) */
at_ble_status_t sms_ble_paired_fn(void *params)
{
10009d7c:	b510      	push	{r4, lr}
    if(ble_current_state == BLE_STATE_CONNECTED) {
10009d7e:	4b09      	ldr	r3, [pc, #36]	; (10009da4 <sms_ble_paired_fn+0x28>)
10009d80:	781b      	ldrb	r3, [r3, #0]
10009d82:	2b21      	cmp	r3, #33	; 0x21
10009d84:	d10a      	bne.n	10009d9c <sms_ble_paired_fn+0x20>
        ble_current_state = BLE_STATE_PAIRED;
10009d86:	2222      	movs	r2, #34	; 0x22
10009d88:	4b06      	ldr	r3, [pc, #24]	; (10009da4 <sms_ble_paired_fn+0x28>)
10009d8a:	701a      	strb	r2, [r3, #0]
        at_ble_pair_done_t *pair_status = (at_ble_pair_done_t *)params;
        sms_monitor_get_states("[sms_ble_paired_fn]");
10009d8c:	4806      	ldr	r0, [pc, #24]	; (10009da8 <sms_ble_paired_fn+0x2c>)
10009d8e:	4b07      	ldr	r3, [pc, #28]	; (10009dac <sms_ble_paired_fn+0x30>)
10009d90:	4798      	blx	r3
        //DBG_LOG_DEV("[sms_ble_paired_fn]\t\tDevices paired... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
        //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- authorization: 0x%02x\r\n- status: 0x%02x", pair_status->handle, pair_status->auth, pair_status->status);
        sms_sensors_switch(true, true); // ! Release sleep lock & enable buttons interrupt after reset done!
10009d92:	2101      	movs	r1, #1
10009d94:	2001      	movs	r0, #1
10009d96:	4b06      	ldr	r3, [pc, #24]	; (10009db0 <sms_ble_paired_fn+0x34>)
10009d98:	4798      	blx	r3
10009d9a:	e001      	b.n	10009da0 <sms_ble_paired_fn+0x24>
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
    }
    else {
        sms_ble_power_down();
10009d9c:	4b05      	ldr	r3, [pc, #20]	; (10009db4 <sms_ble_paired_fn+0x38>)
10009d9e:	4798      	blx	r3
    }        
    return AT_BLE_SUCCESS;
}
10009da0:	2000      	movs	r0, #0
10009da2:	bd10      	pop	{r4, pc}
10009da4:	10019a0c 	.word	0x10019a0c
10009da8:	1001623c 	.word	0x1001623c
10009dac:	1000a5d5 	.word	0x1000a5d5
10009db0:	1000a6b9 	.word	0x1000a6b9
10009db4:	10009bf9 	.word	0x10009bf9

10009db8 <sms_ble_advertise>:
        sms_led_blink_start(SMS_LED_0_PIN);
    }
}

at_ble_status_t sms_ble_advertise(void)
{
10009db8:	b510      	push	{r4, lr}
10009dba:	b084      	sub	sp, #16
    at_ble_status_t status = AT_BLE_FAILURE;
    ble_current_state = BLE_STATE_ADVERTISING;
10009dbc:	2220      	movs	r2, #32
10009dbe:	4b17      	ldr	r3, [pc, #92]	; (10009e1c <sms_ble_advertise+0x64>)
10009dc0:	701a      	strb	r2, [r3, #0]

    /* Set the advertisement data */
    if((status = ble_advertisement_data_set()) != AT_BLE_SUCCESS) {
10009dc2:	4b17      	ldr	r3, [pc, #92]	; (10009e20 <sms_ble_advertise+0x68>)
10009dc4:	4798      	blx	r3
10009dc6:	1e04      	subs	r4, r0, #0
10009dc8:	d007      	beq.n	10009dda <sms_ble_advertise+0x22>
        DBG_LOG("[sms_ble_advertise]\tAdvertisement data set failed!");
10009dca:	4816      	ldr	r0, [pc, #88]	; (10009e24 <sms_ble_advertise+0x6c>)
10009dcc:	4b16      	ldr	r3, [pc, #88]	; (10009e28 <sms_ble_advertise+0x70>)
10009dce:	4798      	blx	r3
10009dd0:	4816      	ldr	r0, [pc, #88]	; (10009e2c <sms_ble_advertise+0x74>)
10009dd2:	4b17      	ldr	r3, [pc, #92]	; (10009e30 <sms_ble_advertise+0x78>)
10009dd4:	4798      	blx	r3
        return status;
10009dd6:	0020      	movs	r0, r4
10009dd8:	e01e      	b.n	10009e18 <sms_ble_advertise+0x60>
    }

    /* Start of advertisement */
    if((status = at_ble_adv_start(AT_BLE_ADV_TYPE_UNDIRECTED, AT_BLE_ADV_GEN_DISCOVERABLE, NULL, AT_BLE_ADV_FP_ANY, APP_FAST_ADV, APP_ADV_TIMEOUT, 0)) == AT_BLE_SUCCESS)
10009dda:	2300      	movs	r3, #0
10009ddc:	9302      	str	r3, [sp, #8]
10009dde:	4b15      	ldr	r3, [pc, #84]	; (10009e34 <sms_ble_advertise+0x7c>)
10009de0:	9301      	str	r3, [sp, #4]
10009de2:	23c8      	movs	r3, #200	; 0xc8
10009de4:	00db      	lsls	r3, r3, #3
10009de6:	9300      	str	r3, [sp, #0]
10009de8:	2300      	movs	r3, #0
10009dea:	2200      	movs	r2, #0
10009dec:	2101      	movs	r1, #1
10009dee:	2000      	movs	r0, #0
10009df0:	4c11      	ldr	r4, [pc, #68]	; (10009e38 <sms_ble_advertise+0x80>)
10009df2:	47a0      	blx	r4
10009df4:	1e04      	subs	r4, r0, #0
10009df6:	d107      	bne.n	10009e08 <sms_ble_advertise+0x50>
    {
        DBG_LOG_DEV("[sms_ble_advertise]\t\tBLE Started Advertisement");
10009df8:	480a      	ldr	r0, [pc, #40]	; (10009e24 <sms_ble_advertise+0x6c>)
10009dfa:	4b0b      	ldr	r3, [pc, #44]	; (10009e28 <sms_ble_advertise+0x70>)
10009dfc:	4798      	blx	r3
10009dfe:	480f      	ldr	r0, [pc, #60]	; (10009e3c <sms_ble_advertise+0x84>)
10009e00:	4b0b      	ldr	r3, [pc, #44]	; (10009e30 <sms_ble_advertise+0x78>)
10009e02:	4798      	blx	r3
        return AT_BLE_SUCCESS;
10009e04:	2000      	movs	r0, #0
10009e06:	e007      	b.n	10009e18 <sms_ble_advertise+0x60>
    } 
    else {
        DBG_LOG("[sms_service_advertise]\tBLE Advertisement start failed: reason 0x%x", status);
10009e08:	4806      	ldr	r0, [pc, #24]	; (10009e24 <sms_ble_advertise+0x6c>)
10009e0a:	4b07      	ldr	r3, [pc, #28]	; (10009e28 <sms_ble_advertise+0x70>)
10009e0c:	4798      	blx	r3
10009e0e:	0021      	movs	r1, r4
10009e10:	480b      	ldr	r0, [pc, #44]	; (10009e40 <sms_ble_advertise+0x88>)
10009e12:	4b07      	ldr	r3, [pc, #28]	; (10009e30 <sms_ble_advertise+0x78>)
10009e14:	4798      	blx	r3
    }
    return AT_BLE_FAILURE;
10009e16:	20e2      	movs	r0, #226	; 0xe2
}
10009e18:	b004      	add	sp, #16
10009e1a:	bd10      	pop	{r4, pc}
10009e1c:	10019a0c 	.word	0x10019a0c
10009e20:	1000e7b9 	.word	0x1000e7b9
10009e24:	10015d9c 	.word	0x10015d9c
10009e28:	10014bf5 	.word	0x10014bf5
10009e2c:	10016250 	.word	0x10016250
10009e30:	10014ad5 	.word	0x10014ad5
10009e34:	0000028f 	.word	0x0000028f
10009e38:	100103d1 	.word	0x100103d1
10009e3c:	10016284 	.word	0x10016284
10009e40:	100162b4 	.word	0x100162b4

10009e44 <sms_ble_disconnected_fn>:
    return AT_BLE_SUCCESS;
}

/* AT_BLE_DISCONNECTED (#6) */
at_ble_status_t sms_ble_disconnected_fn(void *params)
{
10009e44:	b530      	push	{r4, r5, lr}
10009e46:	b083      	sub	sp, #12
10009e48:	0005      	movs	r5, r0
    at_ble_disconnected_t *disconnect = (at_ble_disconnected_t *)params;
    if(ble_current_state == BLE_STATE_PAIRED) {
10009e4a:	4b1c      	ldr	r3, [pc, #112]	; (10009ebc <sms_ble_disconnected_fn+0x78>)
10009e4c:	781b      	ldrb	r3, [r3, #0]
10009e4e:	2b22      	cmp	r3, #34	; 0x22
10009e50:	d10a      	bne.n	10009e68 <sms_ble_disconnected_fn+0x24>
        pressure_device.state = PRESSURE_STATE_OFF;
10009e52:	2100      	movs	r1, #0
10009e54:	3306      	adds	r3, #6
10009e56:	4a1a      	ldr	r2, [pc, #104]	; (10009ec0 <sms_ble_disconnected_fn+0x7c>)
10009e58:	54d1      	strb	r1, [r2, r3]
        sms_sensors_interrupt_toggle(false, false);
10009e5a:	2000      	movs	r0, #0
10009e5c:	4b19      	ldr	r3, [pc, #100]	; (10009ec4 <sms_ble_disconnected_fn+0x80>)
10009e5e:	4798      	blx	r3
        sms_sensors_switch(false, false);
10009e60:	2100      	movs	r1, #0
10009e62:	2000      	movs	r0, #0
10009e64:	4b18      	ldr	r3, [pc, #96]	; (10009ec8 <sms_ble_disconnected_fn+0x84>)
10009e66:	4798      	blx	r3
    }
    ble_current_state = BLE_STATE_DISCONNECTED;
10009e68:	4c14      	ldr	r4, [pc, #80]	; (10009ebc <sms_ble_disconnected_fn+0x78>)
10009e6a:	2311      	movs	r3, #17
10009e6c:	7023      	strb	r3, [r4, #0]
    DBG_LOG_DEV("[sms_ble_disconnected_fn]\tPeer disconnected... Bnew %d, BLE 0x%02x, T1 %d, T2 %d", button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode);
10009e6e:	4817      	ldr	r0, [pc, #92]	; (10009ecc <sms_ble_disconnected_fn+0x88>)
10009e70:	4b17      	ldr	r3, [pc, #92]	; (10009ed0 <sms_ble_disconnected_fn+0x8c>)
10009e72:	4798      	blx	r3
10009e74:	7822      	ldrb	r2, [r4, #0]
10009e76:	b2d2      	uxtb	r2, r2
10009e78:	4b16      	ldr	r3, [pc, #88]	; (10009ed4 <sms_ble_disconnected_fn+0x90>)
10009e7a:	781b      	ldrb	r3, [r3, #0]
10009e7c:	b2db      	uxtb	r3, r3
10009e7e:	4916      	ldr	r1, [pc, #88]	; (10009ed8 <sms_ble_disconnected_fn+0x94>)
10009e80:	7808      	ldrb	r0, [r1, #0]
10009e82:	4916      	ldr	r1, [pc, #88]	; (10009edc <sms_ble_disconnected_fn+0x98>)
10009e84:	7849      	ldrb	r1, [r1, #1]
10009e86:	9000      	str	r0, [sp, #0]
10009e88:	4815      	ldr	r0, [pc, #84]	; (10009ee0 <sms_ble_disconnected_fn+0x9c>)
10009e8a:	4c16      	ldr	r4, [pc, #88]	; (10009ee4 <sms_ble_disconnected_fn+0xa0>)
10009e8c:	47a0      	blx	r4
    //DBG_LOG_DEV("- conn handle: 0x%04x\r\n- reason: 0x%02x", disconnect->handle, disconnect->reason);
    switch(disconnect->reason) {
10009e8e:	78ab      	ldrb	r3, [r5, #2]
10009e90:	2b1a      	cmp	r3, #26
10009e92:	d00b      	beq.n	10009eac <sms_ble_disconnected_fn+0x68>
10009e94:	b2da      	uxtb	r2, r3
10009e96:	2a1a      	cmp	r2, #26
10009e98:	d804      	bhi.n	10009ea4 <sms_ble_disconnected_fn+0x60>
10009e9a:	2b05      	cmp	r3, #5
10009e9c:	d006      	beq.n	10009eac <sms_ble_disconnected_fn+0x68>
10009e9e:	2b08      	cmp	r3, #8
10009ea0:	d107      	bne.n	10009eb2 <sms_ble_disconnected_fn+0x6e>
10009ea2:	e003      	b.n	10009eac <sms_ble_disconnected_fn+0x68>
10009ea4:	2b29      	cmp	r3, #41	; 0x29
10009ea6:	d001      	beq.n	10009eac <sms_ble_disconnected_fn+0x68>
10009ea8:	2b3b      	cmp	r3, #59	; 0x3b
10009eaa:	d102      	bne.n	10009eb2 <sms_ble_disconnected_fn+0x6e>
        case AT_BLE_AUTH_FAILURE: //0x05
        case AT_BLE_SUPERVISION_TIMEOUT: //0x08
        case AT_BLE_UNSUPPORTED_REMOTE_FEATURE: // 0x1A
        case AT_BLE_PAIRING_WITH_UNIT_KEY_NOT_SUP: // 0x29
        case AT_BLE_UNACCEPTABLE_INTERVAL: // 0x3B
        sms_ble_advertise();
10009eac:	4b0e      	ldr	r3, [pc, #56]	; (10009ee8 <sms_ble_disconnected_fn+0xa4>)
10009eae:	4798      	blx	r3
        break;
10009eb0:	e001      	b.n	10009eb6 <sms_ble_disconnected_fn+0x72>
        case AT_BLE_TERMINATED_BY_USER: // 0x13
        case AT_BLE_REMOTE_DEV_TERM_LOW_RESOURCES: //0x14
        case AT_BLE_REMOTE_DEV_POWER_OFF: //0x15
        case AT_BLE_CON_TERM_BY_LOCAL_HOST: //0x16
        default:
        sms_ble_power_down();
10009eb2:	4b0e      	ldr	r3, [pc, #56]	; (10009eec <sms_ble_disconnected_fn+0xa8>)
10009eb4:	4798      	blx	r3
        break;
    }
    
    return AT_BLE_SUCCESS;
}
10009eb6:	2000      	movs	r0, #0
10009eb8:	b003      	add	sp, #12
10009eba:	bd30      	pop	{r4, r5, pc}
10009ebc:	10019a0c 	.word	0x10019a0c
10009ec0:	10019970 	.word	0x10019970
10009ec4:	1000a631 	.word	0x1000a631
10009ec8:	1000a6b9 	.word	0x1000a6b9
10009ecc:	10015d9c 	.word	0x10015d9c
10009ed0:	10014bf5 	.word	0x10014bf5
10009ed4:	10019874 	.word	0x10019874
10009ed8:	10019a0d 	.word	0x10019a0d
10009edc:	100198fc 	.word	0x100198fc
10009ee0:	100162f8 	.word	0x100162f8
10009ee4:	10014ad5 	.word	0x10014ad5
10009ee8:	10009db9 	.word	0x10009db9
10009eec:	10009bf9 	.word	0x10009bf9

10009ef0 <sms_ble_send_characteristic>:
    NULL, //ble_characteristic_write_cmd_cmp
    NULL //ble_read_authorize_request_handler
};

at_ble_status_t sms_ble_send_characteristic(enum sms_ble_char_type ch)
{
10009ef0:	b570      	push	{r4, r5, r6, lr}
10009ef2:	b084      	sub	sp, #16
    at_ble_status_t status = AT_BLE_SUCCESS;
    at_ble_handle_t val_handle = 0;
    uint8_t length = 0;
    uint8_t char_size = 0;
    uint8_t send_val[BLE_CHAR_SIZE_MAX];
    ble_current_state = BLE_STATE_INDICATING;
10009ef4:	2223      	movs	r2, #35	; 0x23
10009ef6:	4b36      	ldr	r3, [pc, #216]	; (10009fd0 <sms_ble_send_characteristic+0xe0>)
10009ef8:	701a      	strb	r2, [r3, #0]

    
    sms_ble_send_cnt++;
10009efa:	4a36      	ldr	r2, [pc, #216]	; (10009fd4 <sms_ble_send_characteristic+0xe4>)
10009efc:	8813      	ldrh	r3, [r2, #0]
10009efe:	3301      	adds	r3, #1
10009f00:	8013      	strh	r3, [r2, #0]
    
    switch(ch) {
10009f02:	2801      	cmp	r0, #1
10009f04:	d013      	beq.n	10009f2e <sms_ble_send_characteristic+0x3e>
10009f06:	2800      	cmp	r0, #0
10009f08:	d002      	beq.n	10009f10 <sms_ble_send_characteristic+0x20>
10009f0a:	2802      	cmp	r0, #2
10009f0c:	d020      	beq.n	10009f50 <sms_ble_send_characteristic+0x60>
10009f0e:	e035      	b.n	10009f7c <sms_ble_send_characteristic+0x8c>
        case BLE_CHAR_BTN0:
        btn0_instance.char_value = ((btn0_instance.char_value >= 0x7f) ? 0 : (btn0_instance.char_value + 1));
10009f10:	4b31      	ldr	r3, [pc, #196]	; (10009fd8 <sms_ble_send_characteristic+0xe8>)
10009f12:	78da      	ldrb	r2, [r3, #3]
10009f14:	2300      	movs	r3, #0
10009f16:	2a7e      	cmp	r2, #126	; 0x7e
10009f18:	d801      	bhi.n	10009f1e <sms_ble_send_characteristic+0x2e>
10009f1a:	3201      	adds	r2, #1
10009f1c:	b2d3      	uxtb	r3, r2
10009f1e:	4a2e      	ldr	r2, [pc, #184]	; (10009fd8 <sms_ble_send_characteristic+0xe8>)
10009f20:	70d3      	strb	r3, [r2, #3]
        send_val[0] = btn0_instance.char_value;
10009f22:	aa01      	add	r2, sp, #4
10009f24:	7013      	strb	r3, [r2, #0]
        val_handle = button_instance.service_handler.serv_chars.char_val_handle;
10009f26:	4b2d      	ldr	r3, [pc, #180]	; (10009fdc <sms_ble_send_characteristic+0xec>)
10009f28:	8b1d      	ldrh	r5, [r3, #24]
        length = 1;
10009f2a:	2201      	movs	r2, #1
        break;
10009f2c:	e028      	b.n	10009f80 <sms_ble_send_characteristic+0x90>
        
        case BLE_CHAR_BTN1:
        btn1_instance.char_value = ((btn1_instance.char_value >= 0xff) ? 0 : (btn1_instance.char_value + 1));
10009f2e:	4b2c      	ldr	r3, [pc, #176]	; (10009fe0 <sms_ble_send_characteristic+0xf0>)
10009f30:	78db      	ldrb	r3, [r3, #3]
10009f32:	2bff      	cmp	r3, #255	; 0xff
10009f34:	d002      	beq.n	10009f3c <sms_ble_send_characteristic+0x4c>
10009f36:	3301      	adds	r3, #1
10009f38:	b2db      	uxtb	r3, r3
10009f3a:	e000      	b.n	10009f3e <sms_ble_send_characteristic+0x4e>
10009f3c:	2300      	movs	r3, #0
10009f3e:	4a28      	ldr	r2, [pc, #160]	; (10009fe0 <sms_ble_send_characteristic+0xf0>)
10009f40:	70d3      	strb	r3, [r2, #3]
        send_val[0] = btn1_instance.char_value + 0x80;
10009f42:	3b80      	subs	r3, #128	; 0x80
10009f44:	aa01      	add	r2, sp, #4
10009f46:	7013      	strb	r3, [r2, #0]
        val_handle = button_instance.service_handler.serv_chars.char_val_handle;
10009f48:	4b24      	ldr	r3, [pc, #144]	; (10009fdc <sms_ble_send_characteristic+0xec>)
10009f4a:	8b1d      	ldrh	r5, [r3, #24]
        length = 1;
10009f4c:	2201      	movs	r2, #1
        break;
10009f4e:	e017      	b.n	10009f80 <sms_ble_send_characteristic+0x90>
        
        case BLE_CHAR_PRESS:
        send_val[0] = (uint8_t)(pressure_device.ms58_device.temperature & 0xff);
10009f50:	4a24      	ldr	r2, [pc, #144]	; (10009fe4 <sms_ble_send_characteristic+0xf4>)
10009f52:	6a13      	ldr	r3, [r2, #32]
10009f54:	a901      	add	r1, sp, #4
10009f56:	700b      	strb	r3, [r1, #0]
        send_val[1] = (uint8_t)((pressure_device.ms58_device.temperature >> 8) & 0xff);
10009f58:	1218      	asrs	r0, r3, #8
10009f5a:	7048      	strb	r0, [r1, #1]
        send_val[2] = (uint8_t)((pressure_device.ms58_device.temperature >> 16) & 0xff);
10009f5c:	1418      	asrs	r0, r3, #16
10009f5e:	7088      	strb	r0, [r1, #2]
        send_val[3] = (uint8_t)((pressure_device.ms58_device.temperature >> 24) & 0xff);
10009f60:	161b      	asrs	r3, r3, #24
10009f62:	70cb      	strb	r3, [r1, #3]
        send_val[4] = (uint8_t)(pressure_device.ms58_device.pressure & 0xff);
10009f64:	69d3      	ldr	r3, [r2, #28]
10009f66:	710b      	strb	r3, [r1, #4]
        send_val[5] = (uint8_t)((pressure_device.ms58_device.pressure >> 8) & 0xff);
10009f68:	1218      	asrs	r0, r3, #8
10009f6a:	7148      	strb	r0, [r1, #5]
        send_val[6] = (uint8_t)((pressure_device.ms58_device.pressure >> 16) & 0xff);
10009f6c:	1418      	asrs	r0, r3, #16
10009f6e:	7188      	strb	r0, [r1, #6]
        send_val[7] = (uint8_t)((pressure_device.ms58_device.pressure >> 24) & 0xff);
10009f70:	161b      	asrs	r3, r3, #24
10009f72:	71cb      	strb	r3, [r1, #7]
        val_handle = pressure_device.service_handler.serv_chars.char_val_handle;
10009f74:	2340      	movs	r3, #64	; 0x40
10009f76:	5ad5      	ldrh	r5, [r2, r3]
        length = 8;
10009f78:	2208      	movs	r2, #8
        break;
10009f7a:	e001      	b.n	10009f80 <sms_ble_send_characteristic+0x90>

at_ble_status_t sms_ble_send_characteristic(enum sms_ble_char_type ch)
{
    at_ble_status_t status = AT_BLE_SUCCESS;
    at_ble_handle_t val_handle = 0;
    uint8_t length = 0;
10009f7c:	2200      	movs	r2, #0
};

at_ble_status_t sms_ble_send_characteristic(enum sms_ble_char_type ch)
{
    at_ble_status_t status = AT_BLE_SUCCESS;
    at_ble_handle_t val_handle = 0;
10009f7e:	2500      	movs	r5, #0
        
        case BLE_CHAR_IMU:
        break;
    }
    
    status = at_ble_characteristic_value_set(val_handle, send_val, (length * sizeof(uint8_t)));
10009f80:	b292      	uxth	r2, r2
10009f82:	a901      	add	r1, sp, #4
10009f84:	0028      	movs	r0, r5
10009f86:	4b18      	ldr	r3, [pc, #96]	; (10009fe8 <sms_ble_send_characteristic+0xf8>)
10009f88:	4798      	blx	r3
10009f8a:	1e04      	subs	r4, r0, #0
    if(status == AT_BLE_SUCCESS) {
10009f8c:	d11d      	bne.n	10009fca <sms_ble_send_characteristic+0xda>
        //for(uint8_t i = 0; i < AT_BLE_UUID_128_LEN; i++) {
        //DBG_LOG_CONT_DEV("%02x", sms_button_service_handler.serv_uuid.uuid[(i)]);
        //}
        //DBG_LOG_DEV("- char value handle: 0x%04x\r\n- char value: 0x%02x", sms_button_service_handler.serv_chars.char_val_handle, send_val);
        
        printf("\r\ncnt: %d", sms_ble_send_cnt);
10009f8e:	4b11      	ldr	r3, [pc, #68]	; (10009fd4 <sms_ble_send_characteristic+0xe4>)
10009f90:	8819      	ldrh	r1, [r3, #0]
10009f92:	4816      	ldr	r0, [pc, #88]	; (10009fec <sms_ble_send_characteristic+0xfc>)
10009f94:	4b16      	ldr	r3, [pc, #88]	; (10009ff0 <sms_ble_send_characteristic+0x100>)
10009f96:	4798      	blx	r3
        gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_HIGH);
10009f98:	2101      	movs	r1, #1
10009f9a:	2002      	movs	r0, #2
10009f9c:	4e15      	ldr	r6, [pc, #84]	; (10009ff4 <sms_ble_send_characteristic+0x104>)
10009f9e:	47b0      	blx	r6
#   if SMS_SENDING_WITH_ACK == true
        sms_ble_ind_retry = 0;
10009fa0:	2200      	movs	r2, #0
10009fa2:	4b15      	ldr	r3, [pc, #84]	; (10009ff8 <sms_ble_send_characteristic+0x108>)
10009fa4:	701a      	strb	r2, [r3, #0]
        status = at_ble_indication_send(sms_connection_handle, val_handle);
10009fa6:	4b15      	ldr	r3, [pc, #84]	; (10009ffc <sms_ble_send_characteristic+0x10c>)
10009fa8:	8818      	ldrh	r0, [r3, #0]
10009faa:	0029      	movs	r1, r5
10009fac:	4b14      	ldr	r3, [pc, #80]	; (1000a000 <sms_ble_send_characteristic+0x110>)
10009fae:	4798      	blx	r3
10009fb0:	0004      	movs	r4, r0
#   else
        status = at_ble_notification_send(sms_connection_handle, val_handle);
#   endif
        gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_LOW);
10009fb2:	2100      	movs	r1, #0
10009fb4:	2002      	movs	r0, #2
10009fb6:	47b0      	blx	r6
        //register int n41 asm("sp");
        //register int n42 asm("lr");
        //register int n43 asm("r15");
        //printf("\r\n\@ sending: sp 0x%x, lr 0x%x", n41, n42);
        
        if(status == AT_BLE_SUCCESS) {
10009fb8:	2c00      	cmp	r4, #0
10009fba:	d106      	bne.n	10009fca <sms_ble_send_characteristic+0xda>
            timer2_current_mode = TIMER2_MODE_INDICATION_TOUT;
10009fbc:	2201      	movs	r2, #1
10009fbe:	4b11      	ldr	r3, [pc, #68]	; (1000a004 <sms_ble_send_characteristic+0x114>)
10009fc0:	701a      	strb	r2, [r3, #0]
            sms_dualtimer_start(TIMER_UNIT_MS, BLE_INDICATION_TOUT_MS, DUALTIMER_TIMER2);
10009fc2:	2164      	movs	r1, #100	; 0x64
10009fc4:	2001      	movs	r0, #1
10009fc6:	4b10      	ldr	r3, [pc, #64]	; (1000a008 <sms_ble_send_characteristic+0x118>)
10009fc8:	4798      	blx	r3
        else {
            //#pragma TBD: handle sending error...
        }
    }
    return status;
}
10009fca:	0020      	movs	r0, r4
10009fcc:	b004      	add	sp, #16
10009fce:	bd70      	pop	{r4, r5, r6, pc}
10009fd0:	10019a0c 	.word	0x10019a0c
10009fd4:	10019a28 	.word	0x10019a28
10009fd8:	10019870 	.word	0x10019870
10009fdc:	100198fc 	.word	0x100198fc
10009fe0:	100198f8 	.word	0x100198f8
10009fe4:	10019970 	.word	0x10019970
10009fe8:	10010cb5 	.word	0x10010cb5
10009fec:	1001634c 	.word	0x1001634c
10009ff0:	10014ad5 	.word	0x10014ad5
10009ff4:	1000be49 	.word	0x1000be49
10009ff8:	10019a01 	.word	0x10019a01
10009ffc:	100198f6 	.word	0x100198f6
1000a000:	10010e55 	.word	0x10010e55
1000a004:	10019a0d 	.word	0x10019a0d
1000a008:	1000b071 	.word	0x1000b071

1000a00c <sms_ble_primary_service_define>:


at_ble_status_t sms_ble_primary_service_define(gatt_service_handler_t *service)
{
1000a00c:	b510      	push	{r4, lr}
1000a00e:	b082      	sub	sp, #8
    //DBG_LOG_DEV("[sms_ble_primary_service_define]\n\r  defining primary service\r\n- uuid: 0x%02x\r\n- handle: 0x%02x\r\n- char uuid: 0x%02x%02x\r\n- char init value: %d", (unsigned int)service->serv_uuid.uuid, service->serv_handle, service->serv_chars.uuid.uuid[1], service->serv_chars.uuid.uuid[0], service->serv_chars.value_init_len);
    return(at_ble_primary_service_define(&service->serv_uuid, &service->serv_handle, NULL, 0, &service->serv_chars, 1));
1000a010:	0001      	movs	r1, r0
1000a012:	3112      	adds	r1, #18
1000a014:	2301      	movs	r3, #1
1000a016:	9301      	str	r3, [sp, #4]
1000a018:	0003      	movs	r3, r0
1000a01a:	3314      	adds	r3, #20
1000a01c:	9300      	str	r3, [sp, #0]
1000a01e:	2300      	movs	r3, #0
1000a020:	2200      	movs	r2, #0
1000a022:	4c02      	ldr	r4, [pc, #8]	; (1000a02c <sms_ble_primary_service_define+0x20>)
1000a024:	47a0      	blx	r4
}
1000a026:	b002      	add	sp, #8
1000a028:	bd10      	pop	{r4, pc}
1000a02a:	46c0      	nop			; (mov r8, r8)
1000a02c:	10010c95 	.word	0x10010c95

1000a030 <sms_ble_service_init>:


void sms_ble_service_init(enum sms_ble_serv_type type, gatt_service_handler_t *service, uint8_t *value)
{
1000a030:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a032:	464f      	mov	r7, r9
1000a034:	4646      	mov	r6, r8
1000a036:	b4c0      	push	{r6, r7}
1000a038:	b083      	sub	sp, #12
1000a03a:	4694      	mov	ip, r2
    at_ble_handle_t handle = 0;
    uint8_t uuid[16] = {0};
    uint8_t char_size = 0;
    switch(type) {
1000a03c:	2801      	cmp	r0, #1
1000a03e:	d010      	beq.n	1000a062 <sms_ble_service_init+0x32>
1000a040:	2800      	cmp	r0, #0
1000a042:	d002      	beq.n	1000a04a <sms_ble_service_init+0x1a>
1000a044:	2802      	cmp	r0, #2
1000a046:	d019      	beq.n	1000a07c <sms_ble_service_init+0x4c>
1000a048:	e023      	b.n	1000a092 <sms_ble_service_init+0x62>
        uuid[9] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3 >> 8) & 0xFF);
        uuid[10] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3 >> 16) & 0xFF);
        uuid[11] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3 >> 24) & 0xFF);
        uuid[12] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 16) & 0xFF);
1000a04a:	24bb      	movs	r4, #187	; 0xbb
        uuid[6] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[7] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[8] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3) & 0xFF);
        uuid[9] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3 >> 8) & 0xFF);
        uuid[10] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3 >> 16) & 0xFF);
        uuid[11] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3 >> 24) & 0xFF);
1000a04c:	2550      	movs	r5, #80	; 0x50
        uuid[5] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 8) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[7] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[8] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3) & 0xFF);
        uuid[9] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3 >> 8) & 0xFF);
        uuid[10] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3 >> 16) & 0xFF);
1000a04e:	2630      	movs	r6, #48	; 0x30
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 8) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[7] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 24) & 0xFF);
1000a050:	275a      	movs	r7, #90	; 0x5a
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 8) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_2 >> 16) & 0xFF);
1000a052:	20be      	movs	r0, #190	; 0xbe
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 24) & 0xFF);
1000a054:	231c      	movs	r3, #28
1000a056:	4698      	mov	r8, r3
    switch(type) {
        case BLE_SERV_BUTTON:
        handle = 1;
        uuid[0] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_1 >> 16) & 0xFF);
1000a058:	333b      	adds	r3, #59	; 0x3b
1000a05a:	4699      	mov	r9, r3
        uuid[11] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_3 >> 24) & 0xFF);
        uuid[12] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 24) & 0xFF);
        char_size = 1;
1000a05c:	3b56      	subs	r3, #86	; 0x56
1000a05e:	9301      	str	r3, [sp, #4]
1000a060:	e020      	b.n	1000a0a4 <sms_ble_service_init+0x74>
        uuid[9] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3 >> 8) & 0xFF);
        uuid[10] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3 >> 16) & 0xFF);
        uuid[11] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3 >> 24) & 0xFF);
        uuid[12] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 16) & 0xFF);
1000a062:	24ee      	movs	r4, #238	; 0xee
        uuid[6] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[7] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[8] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3) & 0xFF);
        uuid[9] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3 >> 8) & 0xFF);
        uuid[10] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3 >> 16) & 0xFF);
        uuid[11] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3 >> 24) & 0xFF);
1000a064:	2550      	movs	r5, #80	; 0x50
        uuid[5] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 8) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[7] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 24) & 0xFF);
        uuid[8] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3) & 0xFF);
        uuid[9] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3 >> 8) & 0xFF);
        uuid[10] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3 >> 16) & 0xFF);
1000a066:	2630      	movs	r6, #48	; 0x30
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 8) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 16) & 0xFF);
        uuid[7] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 24) & 0xFF);
1000a068:	275a      	movs	r7, #90	; 0x5a
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
        uuid[4] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2) & 0xFF);
        uuid[5] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 8) & 0xFF);
        uuid[6] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_2 >> 16) & 0xFF);
1000a06a:	20be      	movs	r0, #190	; 0xbe
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
        uuid[3] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 24) & 0xFF);
1000a06c:	231c      	movs	r3, #28
1000a06e:	4698      	mov	r8, r3
        
        case BLE_SERV_PRESSURE:
        handle = 2;
        uuid[0] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1) & 0xFF);
        uuid[1] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 8) & 0xFF);
        uuid[2] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_1 >> 16) & 0xFF);
1000a070:	333b      	adds	r3, #59	; 0x3b
1000a072:	4699      	mov	r9, r3
        uuid[11] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_3 >> 24) & 0xFF);
        uuid[12] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 24) & 0xFF);
        char_size = 8;
1000a074:	3b4f      	subs	r3, #79	; 0x4f
1000a076:	9301      	str	r3, [sp, #4]
        uuid[15] = (uint8_t) ((SMS_BUTTON_SERVICE_UUID_4 >> 24) & 0xFF);
        char_size = 1;
        break;
        
        case BLE_SERV_PRESSURE:
        handle = 2;
1000a078:	3b06      	subs	r3, #6
        uuid[12] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4) & 0xFF);
        uuid[13] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 8) & 0xFF);
        uuid[14] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 16) & 0xFF);
        uuid[15] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 24) & 0xFF);
        char_size = 8;
        break;
1000a07a:	e013      	b.n	1000a0a4 <sms_ble_service_init+0x74>


void sms_ble_service_init(enum sms_ble_serv_type type, gatt_service_handler_t *service, uint8_t *value)
{
    at_ble_handle_t handle = 0;
    uint8_t uuid[16] = {0};
1000a07c:	2400      	movs	r4, #0
1000a07e:	2500      	movs	r5, #0
1000a080:	2600      	movs	r6, #0
1000a082:	2700      	movs	r7, #0
1000a084:	2000      	movs	r0, #0
1000a086:	2300      	movs	r3, #0
1000a088:	4698      	mov	r8, r3
1000a08a:	4699      	mov	r9, r3
    uint8_t char_size = 0;
1000a08c:	9301      	str	r3, [sp, #4]
        uuid[15] = (uint8_t) ((SMS_PRESSURE_SERVICE_UUID_4 >> 24) & 0xFF);
        char_size = 8;
        break;
        
        case BLE_SERV_IMU:
        handle = 3;
1000a08e:	3303      	adds	r3, #3
        break;
1000a090:	e008      	b.n	1000a0a4 <sms_ble_service_init+0x74>


void sms_ble_service_init(enum sms_ble_serv_type type, gatt_service_handler_t *service, uint8_t *value)
{
    at_ble_handle_t handle = 0;
    uint8_t uuid[16] = {0};
1000a092:	2400      	movs	r4, #0
1000a094:	2500      	movs	r5, #0
1000a096:	2600      	movs	r6, #0
1000a098:	2700      	movs	r7, #0
1000a09a:	2000      	movs	r0, #0
1000a09c:	2300      	movs	r3, #0
1000a09e:	4698      	mov	r8, r3
1000a0a0:	4699      	mov	r9, r3
    uint8_t char_size = 0;
1000a0a2:	9301      	str	r3, [sp, #4]
        
        default:
        break;
    }
    //SMS button service characteristic
    service->serv_handle = handle;
1000a0a4:	824b      	strh	r3, [r1, #18]
    service->serv_uuid.type = AT_BLE_UUID_128;
1000a0a6:	2302      	movs	r3, #2
1000a0a8:	700b      	strb	r3, [r1, #0]
    service->serv_uuid.uuid[0] = uuid[0];
1000a0aa:	2300      	movs	r3, #0
1000a0ac:	704b      	strb	r3, [r1, #1]
    service->serv_uuid.uuid[1] = uuid[1];
1000a0ae:	708b      	strb	r3, [r1, #2]
    service->serv_uuid.uuid[2] = uuid[2];
1000a0b0:	464a      	mov	r2, r9
1000a0b2:	70ca      	strb	r2, [r1, #3]
    service->serv_uuid.uuid[3] = uuid[3];
1000a0b4:	4642      	mov	r2, r8
1000a0b6:	710a      	strb	r2, [r1, #4]
    service->serv_uuid.uuid[4] = uuid[4];
1000a0b8:	714b      	strb	r3, [r1, #5]
    service->serv_uuid.uuid[5] = uuid[5];
1000a0ba:	718b      	strb	r3, [r1, #6]
    service->serv_uuid.uuid[6] = uuid[6];
1000a0bc:	71c8      	strb	r0, [r1, #7]
    service->serv_uuid.uuid[7] = uuid[7];
1000a0be:	720f      	strb	r7, [r1, #8]
    service->serv_uuid.uuid[8] = uuid[8];
1000a0c0:	724b      	strb	r3, [r1, #9]
    service->serv_uuid.uuid[9] = uuid[9];
1000a0c2:	728b      	strb	r3, [r1, #10]
    service->serv_uuid.uuid[10] = uuid[10];
1000a0c4:	72ce      	strb	r6, [r1, #11]
    service->serv_uuid.uuid[11] = uuid[11];
1000a0c6:	730d      	strb	r5, [r1, #12]
    service->serv_uuid.uuid[12] = uuid[12];
1000a0c8:	734b      	strb	r3, [r1, #13]
    service->serv_uuid.uuid[13] = uuid[13];
1000a0ca:	738b      	strb	r3, [r1, #14]
    service->serv_uuid.uuid[14] = uuid[14];
1000a0cc:	73cc      	strb	r4, [r1, #15]
    service->serv_uuid.uuid[15] = uuid[15];
1000a0ce:	740c      	strb	r4, [r1, #16]
    
    #   if SMS_SENDING_WITH_ACK == true
    service->serv_chars.properties = (AT_BLE_CHAR_READ | AT_BLE_CHAR_INDICATE); // properties
1000a0d0:	2422      	movs	r4, #34	; 0x22
1000a0d2:	850c      	strh	r4, [r1, #40]	; 0x28
    #   else
    service->serv_chars.properties = (AT_BLE_CHAR_READ | AT_BLE_CHAR_NOTIFY); // properties
    #   endif
    service->serv_chars.init_value = value; // value
1000a0d4:	4662      	mov	r2, ip
1000a0d6:	62ca      	str	r2, [r1, #44]	; 0x2c
    service->serv_chars.value_init_len = char_size * sizeof(uint8_t);
1000a0d8:	466a      	mov	r2, sp
1000a0da:	8892      	ldrh	r2, [r2, #4]
1000a0dc:	860a      	strh	r2, [r1, #48]	; 0x30
    service->serv_chars.value_max_len = char_size * sizeof(uint8_t);
1000a0de:	864a      	strh	r2, [r1, #50]	; 0x32
    service->serv_chars.value_permissions = (AT_BLE_ATTR_READABLE_NO_AUTHN_NO_AUTHR | AT_BLE_ATTR_WRITABLE_NO_AUTHN_NO_AUTHR); // permissions
1000a0e0:	2011      	movs	r0, #17
1000a0e2:	2234      	movs	r2, #52	; 0x34
1000a0e4:	5488      	strb	r0, [r1, r2]
    service->serv_chars.user_desc = NULL; //user defined name
1000a0e6:	638b      	str	r3, [r1, #56]	; 0x38
    service->serv_chars.user_desc_len = 0;
1000a0e8:	2200      	movs	r2, #0
1000a0ea:	878b      	strh	r3, [r1, #60]	; 0x3c
    service->serv_chars.user_desc_max_len = 0;
1000a0ec:	87cb      	strh	r3, [r1, #62]	; 0x3e
    service->serv_chars.user_desc_permissions = AT_BLE_ATTR_NO_PERMISSIONS; // user description permissions
1000a0ee:	3033      	adds	r0, #51	; 0x33
1000a0f0:	540a      	strb	r2, [r1, r0]
    service->serv_chars.client_config_permissions = AT_BLE_ATTR_NO_PERMISSIONS; // client config permissions
1000a0f2:	3001      	adds	r0, #1
1000a0f4:	540a      	strb	r2, [r1, r0]
    service->serv_chars.server_config_permissions = AT_BLE_ATTR_NO_PERMISSIONS; // server config permissions
1000a0f6:	3001      	adds	r0, #1
1000a0f8:	540a      	strb	r2, [r1, r0]
    service->serv_chars.user_desc_handle = 0; // user description handles
1000a0fa:	2248      	movs	r2, #72	; 0x48
1000a0fc:	528b      	strh	r3, [r1, r2]
    service->serv_chars.client_config_handle = 0; // client config handles
1000a0fe:	3202      	adds	r2, #2
1000a100:	528b      	strh	r3, [r1, r2]
    service->serv_chars.server_config_handle = 0; // server config handles
1000a102:	3202      	adds	r2, #2
1000a104:	528b      	strh	r3, [r1, r2]
    
    service->serv_chars.presentation_format = NULL; //presentation format
1000a106:	640b      	str	r3, [r1, #64]	; 0x40
1000a108:	b003      	add	sp, #12
1000a10a:	bc0c      	pop	{r2, r3}
1000a10c:	4690      	mov	r8, r2
1000a10e:	4699      	mov	r9, r3
1000a110:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a112:	46c0      	nop			; (mov r8, r8)

1000a114 <sms_button_bt0_callback>:
        gpio_disable_callback(btn1_instance.gpio_pin);
    }
}
/* Callbacks --> sending interrupt message to platform */
void sms_button_bt0_callback(void)
{
1000a114:	b510      	push	{r4, lr}
    //gpio_disable_callback(SMS_BTN_0_PIN);
    sms_current_interrupt.source = INT_BTN0;
1000a116:	2201      	movs	r2, #1
1000a118:	4b04      	ldr	r3, [pc, #16]	; (1000a12c <sms_button_bt0_callback+0x18>)
1000a11a:	701a      	strb	r2, [r3, #0]
    send_plf_int_msg_ind(btn0_instance.gpio_pin, GPIO_CALLBACK_RISING, NULL, 0);
1000a11c:	4b04      	ldr	r3, [pc, #16]	; (1000a130 <sms_button_bt0_callback+0x1c>)
1000a11e:	7858      	ldrb	r0, [r3, #1]
1000a120:	2300      	movs	r3, #0
1000a122:	2200      	movs	r2, #0
1000a124:	2102      	movs	r1, #2
1000a126:	4c03      	ldr	r4, [pc, #12]	; (1000a134 <sms_button_bt0_callback+0x20>)
1000a128:	47a0      	blx	r4
}
1000a12a:	bd10      	pop	{r4, pc}
1000a12c:	100199f4 	.word	0x100199f4
1000a130:	10019870 	.word	0x10019870
1000a134:	1000eeb1 	.word	0x1000eeb1

1000a138 <sms_button_bt1_callback>:
void sms_button_bt1_callback(void)
{
1000a138:	b510      	push	{r4, lr}
    //gpio_disable_callback(SMS_BTN_1_PIN);
    sms_current_interrupt.source = INT_BTN1;
1000a13a:	2202      	movs	r2, #2
1000a13c:	4b04      	ldr	r3, [pc, #16]	; (1000a150 <sms_button_bt1_callback+0x18>)
1000a13e:	701a      	strb	r2, [r3, #0]
    send_plf_int_msg_ind(btn1_instance.gpio_pin, GPIO_CALLBACK_RISING, NULL, 0);
1000a140:	4b04      	ldr	r3, [pc, #16]	; (1000a154 <sms_button_bt1_callback+0x1c>)
1000a142:	7858      	ldrb	r0, [r3, #1]
1000a144:	2300      	movs	r3, #0
1000a146:	2200      	movs	r2, #0
1000a148:	2102      	movs	r1, #2
1000a14a:	4c03      	ldr	r4, [pc, #12]	; (1000a158 <sms_button_bt1_callback+0x20>)
1000a14c:	47a0      	blx	r4
}
1000a14e:	bd10      	pop	{r4, pc}
1000a150:	100199f4 	.word	0x100199f4
1000a154:	100198f8 	.word	0x100198f8
1000a158:	1000eeb1 	.word	0x1000eeb1

1000a15c <sms_button_configure_gpio>:
/* Callback functions --> doing things                                  */
/************************************************************************/

/* Initialize gpio for button inputs */
void sms_button_configure_gpio(void)
{
1000a15c:	b510      	push	{r4, lr}
1000a15e:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;

    /* Button0 @ PIN_AO_GPIO_0 */
    gpio_get_config_defaults(&config_gpio_pin);
1000a160:	ac01      	add	r4, sp, #4
1000a162:	0020      	movs	r0, r4
1000a164:	4b20      	ldr	r3, [pc, #128]	; (1000a1e8 <sms_button_configure_gpio+0x8c>)
1000a166:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000a168:	2300      	movs	r3, #0
1000a16a:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_DOWN;
1000a16c:	3302      	adds	r3, #2
1000a16e:	7063      	strb	r3, [r4, #1]
    config_gpio_pin.aon_wakeup = true;
1000a170:	3b01      	subs	r3, #1
1000a172:	70e3      	strb	r3, [r4, #3]
    if(gpio_pin_set_config(btn0_instance.gpio_pin, &config_gpio_pin) != STATUS_OK) {
1000a174:	4b1d      	ldr	r3, [pc, #116]	; (1000a1ec <sms_button_configure_gpio+0x90>)
1000a176:	7858      	ldrb	r0, [r3, #1]
1000a178:	0021      	movs	r1, r4
1000a17a:	4b1d      	ldr	r3, [pc, #116]	; (1000a1f0 <sms_button_configure_gpio+0x94>)
1000a17c:	4798      	blx	r3
1000a17e:	2800      	cmp	r0, #0
1000a180:	d005      	beq.n	1000a18e <sms_button_configure_gpio+0x32>
        DBG_LOG_DEV("[sms_button_configure]\tproblem while setting up button0");
1000a182:	481c      	ldr	r0, [pc, #112]	; (1000a1f4 <sms_button_configure_gpio+0x98>)
1000a184:	4b1c      	ldr	r3, [pc, #112]	; (1000a1f8 <sms_button_configure_gpio+0x9c>)
1000a186:	4798      	blx	r3
1000a188:	481c      	ldr	r0, [pc, #112]	; (1000a1fc <sms_button_configure_gpio+0xa0>)
1000a18a:	4b1d      	ldr	r3, [pc, #116]	; (1000a200 <sms_button_configure_gpio+0xa4>)
1000a18c:	4798      	blx	r3
    }
    
    /* Button1 @ PIN_AO_GPIO_2 */
    gpio_get_config_defaults(&config_gpio_pin);
1000a18e:	ac01      	add	r4, sp, #4
1000a190:	0020      	movs	r0, r4
1000a192:	4b15      	ldr	r3, [pc, #84]	; (1000a1e8 <sms_button_configure_gpio+0x8c>)
1000a194:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000a196:	2300      	movs	r3, #0
1000a198:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_DOWN;
1000a19a:	3302      	adds	r3, #2
1000a19c:	7063      	strb	r3, [r4, #1]
    config_gpio_pin.aon_wakeup = true;
1000a19e:	3b01      	subs	r3, #1
1000a1a0:	70e3      	strb	r3, [r4, #3]
    if(gpio_pin_set_config(btn1_instance.gpio_pin, &config_gpio_pin) != STATUS_OK) {
1000a1a2:	4b18      	ldr	r3, [pc, #96]	; (1000a204 <sms_button_configure_gpio+0xa8>)
1000a1a4:	7858      	ldrb	r0, [r3, #1]
1000a1a6:	0021      	movs	r1, r4
1000a1a8:	4b11      	ldr	r3, [pc, #68]	; (1000a1f0 <sms_button_configure_gpio+0x94>)
1000a1aa:	4798      	blx	r3
1000a1ac:	2800      	cmp	r0, #0
1000a1ae:	d005      	beq.n	1000a1bc <sms_button_configure_gpio+0x60>
        DBG_LOG("[sms_button_configure]\tProblem while setting up button1");
1000a1b0:	4810      	ldr	r0, [pc, #64]	; (1000a1f4 <sms_button_configure_gpio+0x98>)
1000a1b2:	4b11      	ldr	r3, [pc, #68]	; (1000a1f8 <sms_button_configure_gpio+0x9c>)
1000a1b4:	4798      	blx	r3
1000a1b6:	4814      	ldr	r0, [pc, #80]	; (1000a208 <sms_button_configure_gpio+0xac>)
1000a1b8:	4b11      	ldr	r3, [pc, #68]	; (1000a200 <sms_button_configure_gpio+0xa4>)
1000a1ba:	4798      	blx	r3
    }

    /* Button 0 on SAMB11 XPLAINED */
    gpio_get_config_defaults(&config_gpio_pin);
1000a1bc:	ac01      	add	r4, sp, #4
1000a1be:	0020      	movs	r0, r4
1000a1c0:	4b09      	ldr	r3, [pc, #36]	; (1000a1e8 <sms_button_configure_gpio+0x8c>)
1000a1c2:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000a1c4:	2300      	movs	r3, #0
1000a1c6:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_NONE;
1000a1c8:	7063      	strb	r3, [r4, #1]
    if(gpio_pin_set_config(BUTTON_0_PIN, &config_gpio_pin) != STATUS_OK) {
1000a1ca:	0021      	movs	r1, r4
1000a1cc:	2017      	movs	r0, #23
1000a1ce:	4b08      	ldr	r3, [pc, #32]	; (1000a1f0 <sms_button_configure_gpio+0x94>)
1000a1d0:	4798      	blx	r3
1000a1d2:	2800      	cmp	r0, #0
1000a1d4:	d005      	beq.n	1000a1e2 <sms_button_configure_gpio+0x86>
        DBG_LOG("[sms_button_configure]\tProblem while setting up XPLAINED user button");
1000a1d6:	4807      	ldr	r0, [pc, #28]	; (1000a1f4 <sms_button_configure_gpio+0x98>)
1000a1d8:	4b07      	ldr	r3, [pc, #28]	; (1000a1f8 <sms_button_configure_gpio+0x9c>)
1000a1da:	4798      	blx	r3
1000a1dc:	480b      	ldr	r0, [pc, #44]	; (1000a20c <sms_button_configure_gpio+0xb0>)
1000a1de:	4b08      	ldr	r3, [pc, #32]	; (1000a200 <sms_button_configure_gpio+0xa4>)
1000a1e0:	4798      	blx	r3
    }
}
1000a1e2:	b002      	add	sp, #8
1000a1e4:	bd10      	pop	{r4, pc}
1000a1e6:	46c0      	nop			; (mov r8, r8)
1000a1e8:	1000bbe1 	.word	0x1000bbe1
1000a1ec:	10019870 	.word	0x10019870
1000a1f0:	1000bbf1 	.word	0x1000bbf1
1000a1f4:	10015d9c 	.word	0x10015d9c
1000a1f8:	10014bf5 	.word	0x10014bf5
1000a1fc:	100163cc 	.word	0x100163cc
1000a200:	10014ad5 	.word	0x10014ad5
1000a204:	100198f8 	.word	0x100198f8
1000a208:	10016404 	.word	0x10016404
1000a20c:	1001643c 	.word	0x1001643c

1000a210 <sms_button_register_callbacks>:

/* Register button input callbacks */
void sms_button_register_callbacks(void)
{
1000a210:	b510      	push	{r4, lr}
    /* Button0 callback */
    gpio_register_callback(btn0_instance.gpio_pin, sms_button_bt0_callback, GPIO_CALLBACK_RISING);
1000a212:	4b06      	ldr	r3, [pc, #24]	; (1000a22c <sms_button_register_callbacks+0x1c>)
1000a214:	7858      	ldrb	r0, [r3, #1]
1000a216:	2202      	movs	r2, #2
1000a218:	4905      	ldr	r1, [pc, #20]	; (1000a230 <sms_button_register_callbacks+0x20>)
1000a21a:	4c06      	ldr	r4, [pc, #24]	; (1000a234 <sms_button_register_callbacks+0x24>)
1000a21c:	47a0      	blx	r4
    //gpio_enable_callback(SMS_BTN_0_PIN);
    
    /* Button1 callback */
    gpio_register_callback(btn1_instance.gpio_pin, sms_button_bt1_callback, GPIO_CALLBACK_RISING);
1000a21e:	4b06      	ldr	r3, [pc, #24]	; (1000a238 <sms_button_register_callbacks+0x28>)
1000a220:	7858      	ldrb	r0, [r3, #1]
1000a222:	2202      	movs	r2, #2
1000a224:	4905      	ldr	r1, [pc, #20]	; (1000a23c <sms_button_register_callbacks+0x2c>)
1000a226:	47a0      	blx	r4
    //gpio_enable_callback(SMS_BTN_1_PIN);
    
    /* User button callback */
}
1000a228:	bd10      	pop	{r4, pc}
1000a22a:	46c0      	nop			; (mov r8, r8)
1000a22c:	10019870 	.word	0x10019870
1000a230:	1000a115 	.word	0x1000a115
1000a234:	1000c021 	.word	0x1000c021
1000a238:	100198f8 	.word	0x100198f8
1000a23c:	1000a139 	.word	0x1000a139

1000a240 <sms_button_get_state>:
    gpio_disable_callback(SMS_BTN_1_PIN);
}

/* Get current buttons state */
enum sms_button_state sms_button_get_state(void)
{
1000a240:	b570      	push	{r4, r5, r6, lr}
    bool b0 = gpio_pin_get_input_level(SMS_BTN_0_PIN);
1000a242:	201f      	movs	r0, #31
1000a244:	4d0c      	ldr	r5, [pc, #48]	; (1000a278 <sms_button_get_state+0x38>)
1000a246:	47a8      	blx	r5
1000a248:	0004      	movs	r4, r0
    bool b1 = gpio_pin_get_input_level(SMS_BTN_1_PIN);
1000a24a:	201d      	movs	r0, #29
1000a24c:	47a8      	blx	r5
1000a24e:	0005      	movs	r5, r0
1000a250:	0006      	movs	r6, r0
    DBG_LOG("[sms_button_get_state]\t\tButton state: %d %d", b1, b0);
1000a252:	480a      	ldr	r0, [pc, #40]	; (1000a27c <sms_button_get_state+0x3c>)
1000a254:	4b0a      	ldr	r3, [pc, #40]	; (1000a280 <sms_button_get_state+0x40>)
1000a256:	4798      	blx	r3
1000a258:	0022      	movs	r2, r4
1000a25a:	0029      	movs	r1, r5
1000a25c:	4809      	ldr	r0, [pc, #36]	; (1000a284 <sms_button_get_state+0x44>)
1000a25e:	4b0a      	ldr	r3, [pc, #40]	; (1000a288 <sms_button_get_state+0x48>)
1000a260:	4798      	blx	r3
    if(b0 && b1) return BUTTON_STATE_BOTH;
1000a262:	2c00      	cmp	r4, #0
1000a264:	d004      	beq.n	1000a270 <sms_button_get_state+0x30>
1000a266:	2003      	movs	r0, #3
1000a268:	2d00      	cmp	r5, #0
1000a26a:	d104      	bne.n	1000a276 <sms_button_get_state+0x36>
    else if(b0 && !b1) return BUTTON_STATE_B0;
1000a26c:	3802      	subs	r0, #2
1000a26e:	e002      	b.n	1000a276 <sms_button_get_state+0x36>
    else if(!b0 && b1) return BUTTON_STATE_B1;
    else return BUTTON_STATE_NONE;
1000a270:	1e70      	subs	r0, r6, #1
1000a272:	4186      	sbcs	r6, r0
1000a274:	0070      	lsls	r0, r6, #1
}
1000a276:	bd70      	pop	{r4, r5, r6, pc}
1000a278:	1000bda9 	.word	0x1000bda9
1000a27c:	10015d9c 	.word	0x10015d9c
1000a280:	10014bf5 	.word	0x10014bf5
1000a284:	10016484 	.word	0x10016484
1000a288:	10014ad5 	.word	0x10014ad5

1000a28c <sms_button_fn>:
/************************************************************************/
/* Callback functions --> doing things                                  */
/************************************************************************/
/* BUTTON_0 */
int sms_button_fn(enum sms_btn_ids btn)
{
1000a28c:	b570      	push	{r4, r5, r6, lr}
1000a28e:	0005      	movs	r5, r0
    button_instance.previous_state = button_instance.current_state;
1000a290:	4c78      	ldr	r4, [pc, #480]	; (1000a474 <sms_button_fn+0x1e8>)
1000a292:	7863      	ldrb	r3, [r4, #1]
1000a294:	7023      	strb	r3, [r4, #0]
    button_instance.current_state = sms_button_get_state();
1000a296:	4b78      	ldr	r3, [pc, #480]	; (1000a478 <sms_button_fn+0x1ec>)
1000a298:	4798      	blx	r3
1000a29a:	7060      	strb	r0, [r4, #1]
    
    if(btn == SMS_BTN_0) sms_monitor_get_states("[sms_button_fn]-0");
1000a29c:	2d00      	cmp	r5, #0
1000a29e:	d103      	bne.n	1000a2a8 <sms_button_fn+0x1c>
1000a2a0:	4876      	ldr	r0, [pc, #472]	; (1000a47c <sms_button_fn+0x1f0>)
1000a2a2:	4b77      	ldr	r3, [pc, #476]	; (1000a480 <sms_button_fn+0x1f4>)
1000a2a4:	4798      	blx	r3
1000a2a6:	e005      	b.n	1000a2b4 <sms_button_fn+0x28>
    else if(btn == SMS_BTN_1) sms_monitor_get_states("[sms_button_fn]-1");
1000a2a8:	2d01      	cmp	r5, #1
1000a2aa:	d000      	beq.n	1000a2ae <sms_button_fn+0x22>
1000a2ac:	e0d4      	b.n	1000a458 <sms_button_fn+0x1cc>
1000a2ae:	4875      	ldr	r0, [pc, #468]	; (1000a484 <sms_button_fn+0x1f8>)
1000a2b0:	4b73      	ldr	r3, [pc, #460]	; (1000a480 <sms_button_fn+0x1f4>)
1000a2b2:	4798      	blx	r3
    else return -1;
    
    switch(button_instance.current_state) {
1000a2b4:	4b6f      	ldr	r3, [pc, #444]	; (1000a474 <sms_button_fn+0x1e8>)
1000a2b6:	785b      	ldrb	r3, [r3, #1]
1000a2b8:	2b01      	cmp	r3, #1
1000a2ba:	d008      	beq.n	1000a2ce <sms_button_fn+0x42>
1000a2bc:	2b00      	cmp	r3, #0
1000a2be:	d100      	bne.n	1000a2c2 <sms_button_fn+0x36>
1000a2c0:	e0c5      	b.n	1000a44e <sms_button_fn+0x1c2>
1000a2c2:	2b02      	cmp	r3, #2
1000a2c4:	d04b      	beq.n	1000a35e <sms_button_fn+0xd2>
1000a2c6:	2b03      	cmp	r3, #3
1000a2c8:	d100      	bne.n	1000a2cc <sms_button_fn+0x40>
1000a2ca:	e08f      	b.n	1000a3ec <sms_button_fn+0x160>
1000a2cc:	e0c7      	b.n	1000a45e <sms_button_fn+0x1d2>
        // --- current state ---
        case BUTTON_STATE_B0:
        switch(ble_current_state) {
1000a2ce:	4b6e      	ldr	r3, [pc, #440]	; (1000a488 <sms_button_fn+0x1fc>)
1000a2d0:	781b      	ldrb	r3, [r3, #0]
1000a2d2:	b2db      	uxtb	r3, r3
1000a2d4:	2b00      	cmp	r3, #0
1000a2d6:	d003      	beq.n	1000a2e0 <sms_button_fn+0x54>
1000a2d8:	3b22      	subs	r3, #34	; 0x22
1000a2da:	2b01      	cmp	r3, #1
1000a2dc:	d836      	bhi.n	1000a34c <sms_button_fn+0xc0>
1000a2de:	e00e      	b.n	1000a2fe <sms_button_fn+0x72>
            case BLE_STATE_POWEROFF:
            timer1_current_mode = TIMER1_MODE_STARTUP;
1000a2e0:	2201      	movs	r2, #1
1000a2e2:	4b6a      	ldr	r3, [pc, #424]	; (1000a48c <sms_button_fn+0x200>)
1000a2e4:	701a      	strb	r2, [r3, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a2e6:	2300      	movs	r3, #0
1000a2e8:	4a69      	ldr	r2, [pc, #420]	; (1000a490 <sms_button_fn+0x204>)
1000a2ea:	7013      	strb	r3, [r2, #0]
            sms_btn_cnt = 0;
1000a2ec:	4a69      	ldr	r2, [pc, #420]	; (1000a494 <sms_button_fn+0x208>)
1000a2ee:	7013      	strb	r3, [r2, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000a2f0:	2200      	movs	r2, #0
1000a2f2:	21fa      	movs	r1, #250	; 0xfa
1000a2f4:	2001      	movs	r0, #1
1000a2f6:	4b68      	ldr	r3, [pc, #416]	; (1000a498 <sms_button_fn+0x20c>)
1000a2f8:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a2fa:	2000      	movs	r0, #0
            timer1_current_mode = TIMER1_MODE_STARTUP;
            timer2_current_mode = TIMER2_MODE_NONE;
            sms_btn_cnt = 0;
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
            break;
1000a2fc:	e0b9      	b.n	1000a472 <sms_button_fn+0x1e6>
            
            case BLE_STATE_PAIRED:
            case BLE_STATE_INDICATING:
            if(pressure_device.state == PRESSURE_STATE_STDBY) {
1000a2fe:	2328      	movs	r3, #40	; 0x28
1000a300:	4a66      	ldr	r2, [pc, #408]	; (1000a49c <sms_button_fn+0x210>)
1000a302:	5cd3      	ldrb	r3, [r2, r3]
1000a304:	2b01      	cmp	r3, #1
1000a306:	d109      	bne.n	1000a31c <sms_button_fn+0x90>
                DBG_LOG_DEV("[sms_button_fn]\t\tStarting sensors (B0)");
1000a308:	4865      	ldr	r0, [pc, #404]	; (1000a4a0 <sms_button_fn+0x214>)
1000a30a:	4b66      	ldr	r3, [pc, #408]	; (1000a4a4 <sms_button_fn+0x218>)
1000a30c:	4798      	blx	r3
1000a30e:	4866      	ldr	r0, [pc, #408]	; (1000a4a8 <sms_button_fn+0x21c>)
1000a310:	4b66      	ldr	r3, [pc, #408]	; (1000a4ac <sms_button_fn+0x220>)
1000a312:	4798      	blx	r3
                sms_sensors_interrupt_toggle(false, true);
1000a314:	2101      	movs	r1, #1
1000a316:	2000      	movs	r0, #0
1000a318:	4b65      	ldr	r3, [pc, #404]	; (1000a4b0 <sms_button_fn+0x224>)
1000a31a:	4798      	blx	r3
            }
            timer1_current_mode = TIMER1_MODE_NONE;
1000a31c:	2300      	movs	r3, #0
1000a31e:	4a5b      	ldr	r2, [pc, #364]	; (1000a48c <sms_button_fn+0x200>)
1000a320:	7013      	strb	r3, [r2, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a322:	4a5b      	ldr	r2, [pc, #364]	; (1000a490 <sms_button_fn+0x204>)
1000a324:	7013      	strb	r3, [r2, #0]
            if(btn == btn0_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN0);
1000a326:	4b63      	ldr	r3, [pc, #396]	; (1000a4b4 <sms_button_fn+0x228>)
1000a328:	781b      	ldrb	r3, [r3, #0]
1000a32a:	42ab      	cmp	r3, r5
1000a32c:	d104      	bne.n	1000a338 <sms_button_fn+0xac>
1000a32e:	2000      	movs	r0, #0
1000a330:	4b61      	ldr	r3, [pc, #388]	; (1000a4b8 <sms_button_fn+0x22c>)
1000a332:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a334:	2000      	movs	r0, #0
1000a336:	e09c      	b.n	1000a472 <sms_button_fn+0x1e6>
                sms_sensors_interrupt_toggle(false, true);
            }
            timer1_current_mode = TIMER1_MODE_NONE;
            timer2_current_mode = TIMER2_MODE_NONE;
            if(btn == btn0_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN0);
            else if(btn == btn1_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN1);
1000a338:	4b60      	ldr	r3, [pc, #384]	; (1000a4bc <sms_button_fn+0x230>)
1000a33a:	781b      	ldrb	r3, [r3, #0]
1000a33c:	42ab      	cmp	r3, r5
1000a33e:	d000      	beq.n	1000a342 <sms_button_fn+0xb6>
1000a340:	e08f      	b.n	1000a462 <sms_button_fn+0x1d6>
1000a342:	2001      	movs	r0, #1
1000a344:	4b5c      	ldr	r3, [pc, #368]	; (1000a4b8 <sms_button_fn+0x22c>)
1000a346:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a348:	2000      	movs	r0, #0
1000a34a:	e092      	b.n	1000a472 <sms_button_fn+0x1e6>
            
            case BLE_STATE_DISCONNECTED:
            case BLE_STATE_ADVERTISING:
            case BLE_STATE_CONNECTED:
            default:
            DBG_LOG_DEV("[sms_button_fn]\t\t\tNot used states...");
1000a34c:	4854      	ldr	r0, [pc, #336]	; (1000a4a0 <sms_button_fn+0x214>)
1000a34e:	4b55      	ldr	r3, [pc, #340]	; (1000a4a4 <sms_button_fn+0x218>)
1000a350:	4798      	blx	r3
1000a352:	485b      	ldr	r0, [pc, #364]	; (1000a4c0 <sms_button_fn+0x234>)
1000a354:	4b55      	ldr	r3, [pc, #340]	; (1000a4ac <sms_button_fn+0x220>)
1000a356:	4798      	blx	r3
            return -1;
1000a358:	2001      	movs	r0, #1
1000a35a:	4240      	negs	r0, r0
1000a35c:	e089      	b.n	1000a472 <sms_button_fn+0x1e6>
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        break;
        
        // --- current state ---
        case BUTTON_STATE_B1:
        switch(ble_current_state) {
1000a35e:	4b4a      	ldr	r3, [pc, #296]	; (1000a488 <sms_button_fn+0x1fc>)
1000a360:	781b      	ldrb	r3, [r3, #0]
1000a362:	b2db      	uxtb	r3, r3
1000a364:	2b22      	cmp	r3, #34	; 0x22
1000a366:	d012      	beq.n	1000a38e <sms_button_fn+0x102>
1000a368:	2b23      	cmp	r3, #35	; 0x23
1000a36a:	d036      	beq.n	1000a3da <sms_button_fn+0x14e>
1000a36c:	2b00      	cmp	r3, #0
1000a36e:	d17b      	bne.n	1000a468 <sms_button_fn+0x1dc>
            case BLE_STATE_POWEROFF:
            timer1_current_mode = TIMER1_MODE_STARTUP;
1000a370:	2201      	movs	r2, #1
1000a372:	4b46      	ldr	r3, [pc, #280]	; (1000a48c <sms_button_fn+0x200>)
1000a374:	701a      	strb	r2, [r3, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a376:	2300      	movs	r3, #0
1000a378:	4a45      	ldr	r2, [pc, #276]	; (1000a490 <sms_button_fn+0x204>)
1000a37a:	7013      	strb	r3, [r2, #0]
            sms_btn_cnt = 0;
1000a37c:	4a45      	ldr	r2, [pc, #276]	; (1000a494 <sms_button_fn+0x208>)
1000a37e:	7013      	strb	r3, [r2, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000a380:	2200      	movs	r2, #0
1000a382:	21fa      	movs	r1, #250	; 0xfa
1000a384:	2001      	movs	r0, #1
1000a386:	4b44      	ldr	r3, [pc, #272]	; (1000a498 <sms_button_fn+0x20c>)
1000a388:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a38a:	2000      	movs	r0, #0
            timer1_current_mode = TIMER1_MODE_STARTUP;
            timer2_current_mode = TIMER2_MODE_NONE;
            sms_btn_cnt = 0;
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
            break;
1000a38c:	e071      	b.n	1000a472 <sms_button_fn+0x1e6>
            
            case BLE_STATE_PAIRED:
            if(pressure_device.state == PRESSURE_STATE_STDBY) {
1000a38e:	2328      	movs	r3, #40	; 0x28
1000a390:	4a42      	ldr	r2, [pc, #264]	; (1000a49c <sms_button_fn+0x210>)
1000a392:	5cd3      	ldrb	r3, [r2, r3]
1000a394:	2b01      	cmp	r3, #1
1000a396:	d109      	bne.n	1000a3ac <sms_button_fn+0x120>
                DBG_LOG_DEV("[sms_button_fn]\t\tStarting sensors (B1)");
1000a398:	4841      	ldr	r0, [pc, #260]	; (1000a4a0 <sms_button_fn+0x214>)
1000a39a:	4b42      	ldr	r3, [pc, #264]	; (1000a4a4 <sms_button_fn+0x218>)
1000a39c:	4798      	blx	r3
1000a39e:	4849      	ldr	r0, [pc, #292]	; (1000a4c4 <sms_button_fn+0x238>)
1000a3a0:	4b42      	ldr	r3, [pc, #264]	; (1000a4ac <sms_button_fn+0x220>)
1000a3a2:	4798      	blx	r3
                sms_sensors_interrupt_toggle(false, true);
1000a3a4:	2101      	movs	r1, #1
1000a3a6:	2000      	movs	r0, #0
1000a3a8:	4b41      	ldr	r3, [pc, #260]	; (1000a4b0 <sms_button_fn+0x224>)
1000a3aa:	4798      	blx	r3
            }
            timer1_current_mode = TIMER1_MODE_NONE;
1000a3ac:	2300      	movs	r3, #0
1000a3ae:	4a37      	ldr	r2, [pc, #220]	; (1000a48c <sms_button_fn+0x200>)
1000a3b0:	7013      	strb	r3, [r2, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a3b2:	4a37      	ldr	r2, [pc, #220]	; (1000a490 <sms_button_fn+0x204>)
1000a3b4:	7013      	strb	r3, [r2, #0]
            //sms_ble_ind_retry = 0;
            if(btn == btn0_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN0);
1000a3b6:	4b3f      	ldr	r3, [pc, #252]	; (1000a4b4 <sms_button_fn+0x228>)
1000a3b8:	781b      	ldrb	r3, [r3, #0]
1000a3ba:	42ab      	cmp	r3, r5
1000a3bc:	d104      	bne.n	1000a3c8 <sms_button_fn+0x13c>
1000a3be:	2000      	movs	r0, #0
1000a3c0:	4b3d      	ldr	r3, [pc, #244]	; (1000a4b8 <sms_button_fn+0x22c>)
1000a3c2:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a3c4:	2000      	movs	r0, #0
1000a3c6:	e054      	b.n	1000a472 <sms_button_fn+0x1e6>
            }
            timer1_current_mode = TIMER1_MODE_NONE;
            timer2_current_mode = TIMER2_MODE_NONE;
            //sms_ble_ind_retry = 0;
            if(btn == btn0_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN0);
            else if(btn == btn1_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN1);
1000a3c8:	4b3c      	ldr	r3, [pc, #240]	; (1000a4bc <sms_button_fn+0x230>)
1000a3ca:	781b      	ldrb	r3, [r3, #0]
1000a3cc:	42ab      	cmp	r3, r5
1000a3ce:	d14e      	bne.n	1000a46e <sms_button_fn+0x1e2>
1000a3d0:	2001      	movs	r0, #1
1000a3d2:	4b39      	ldr	r3, [pc, #228]	; (1000a4b8 <sms_button_fn+0x22c>)
1000a3d4:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a3d6:	2000      	movs	r0, #0
1000a3d8:	e04b      	b.n	1000a472 <sms_button_fn+0x1e6>
            else if(btn == btn1_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN1);
            else return -1;
            break;
            
            case BLE_STATE_INDICATING:
            DBG_LOG_DEV("[sms_button_fn]\tStill indicating...");
1000a3da:	4831      	ldr	r0, [pc, #196]	; (1000a4a0 <sms_button_fn+0x214>)
1000a3dc:	4b31      	ldr	r3, [pc, #196]	; (1000a4a4 <sms_button_fn+0x218>)
1000a3de:	4798      	blx	r3
1000a3e0:	4839      	ldr	r0, [pc, #228]	; (1000a4c8 <sms_button_fn+0x23c>)
1000a3e2:	4b32      	ldr	r3, [pc, #200]	; (1000a4ac <sms_button_fn+0x220>)
1000a3e4:	4798      	blx	r3
            return -1;
1000a3e6:	2001      	movs	r0, #1
1000a3e8:	4240      	negs	r0, r0
1000a3ea:	e042      	b.n	1000a472 <sms_button_fn+0x1e6>
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        break;
        
        // --- current state ---
        case BUTTON_STATE_BOTH:
        if(ble_current_state == BLE_STATE_POWEROFF) {
1000a3ec:	4b26      	ldr	r3, [pc, #152]	; (1000a488 <sms_button_fn+0x1fc>)
1000a3ee:	781b      	ldrb	r3, [r3, #0]
1000a3f0:	2b00      	cmp	r3, #0
1000a3f2:	d108      	bne.n	1000a406 <sms_button_fn+0x17a>
            timer1_current_mode = TIMER1_MODE_NONE;
1000a3f4:	4a25      	ldr	r2, [pc, #148]	; (1000a48c <sms_button_fn+0x200>)
1000a3f6:	7013      	strb	r3, [r2, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a3f8:	4a25      	ldr	r2, [pc, #148]	; (1000a490 <sms_button_fn+0x204>)
1000a3fa:	7013      	strb	r3, [r2, #0]
            ulp_ready = true;
1000a3fc:	2201      	movs	r2, #1
1000a3fe:	4b33      	ldr	r3, [pc, #204]	; (1000a4cc <sms_button_fn+0x240>)
1000a400:	701a      	strb	r2, [r3, #0]
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a402:	2000      	movs	r0, #0
1000a404:	e035      	b.n	1000a472 <sms_button_fn+0x1e6>
            ulp_ready = true;
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
            //release_sleep_lock();
        }
        else {
            if((ble_current_state == BLE_STATE_PAIRED) || (ble_current_state == BLE_STATE_INDICATING)) {
1000a406:	4b20      	ldr	r3, [pc, #128]	; (1000a488 <sms_button_fn+0x1fc>)
1000a408:	781b      	ldrb	r3, [r3, #0]
1000a40a:	2b22      	cmp	r3, #34	; 0x22
1000a40c:	d003      	beq.n	1000a416 <sms_button_fn+0x18a>
1000a40e:	4b1e      	ldr	r3, [pc, #120]	; (1000a488 <sms_button_fn+0x1fc>)
1000a410:	781b      	ldrb	r3, [r3, #0]
1000a412:	2b23      	cmp	r3, #35	; 0x23
1000a414:	d104      	bne.n	1000a420 <sms_button_fn+0x194>
                pressure_device.state = PRESSURE_STATE_STDBY;
1000a416:	2101      	movs	r1, #1
1000a418:	2328      	movs	r3, #40	; 0x28
1000a41a:	4a20      	ldr	r2, [pc, #128]	; (1000a49c <sms_button_fn+0x210>)
1000a41c:	54d1      	strb	r1, [r2, r3]
1000a41e:	e003      	b.n	1000a428 <sms_button_fn+0x19c>
            }
            else {
                pressure_device.state = PRESSURE_STATE_OFF;
1000a420:	2100      	movs	r1, #0
1000a422:	2328      	movs	r3, #40	; 0x28
1000a424:	4a1d      	ldr	r2, [pc, #116]	; (1000a49c <sms_button_fn+0x210>)
1000a426:	54d1      	strb	r1, [r2, r3]
            }
            sms_sensors_interrupt_toggle(false, false);
1000a428:	2100      	movs	r1, #0
1000a42a:	2000      	movs	r0, #0
1000a42c:	4b20      	ldr	r3, [pc, #128]	; (1000a4b0 <sms_button_fn+0x224>)
1000a42e:	4798      	blx	r3
            timer1_current_mode = TIMER1_MODE_SHUTDOWN;
1000a430:	2203      	movs	r2, #3
1000a432:	4b16      	ldr	r3, [pc, #88]	; (1000a48c <sms_button_fn+0x200>)
1000a434:	701a      	strb	r2, [r3, #0]
            timer2_current_mode = TIMER2_MODE_NONE;
1000a436:	2300      	movs	r3, #0
1000a438:	4a15      	ldr	r2, [pc, #84]	; (1000a490 <sms_button_fn+0x204>)
1000a43a:	7013      	strb	r3, [r2, #0]
            sms_btn_cnt = 0;
1000a43c:	4a15      	ldr	r2, [pc, #84]	; (1000a494 <sms_button_fn+0x208>)
1000a43e:	7013      	strb	r3, [r2, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_SHTDWN_MS, DUALTIMER_TIMER1);
1000a440:	2200      	movs	r2, #0
1000a442:	21fa      	movs	r1, #250	; 0xfa
1000a444:	2001      	movs	r0, #1
1000a446:	4b14      	ldr	r3, [pc, #80]	; (1000a498 <sms_button_fn+0x20c>)
1000a448:	4798      	blx	r3
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a44a:	2000      	movs	r0, #0
1000a44c:	e011      	b.n	1000a472 <sms_button_fn+0x1e6>
        }
        break;
        
        // --- current state ---
        case BUTTON_STATE_NONE:
        ulp_ready = true;
1000a44e:	2201      	movs	r2, #1
1000a450:	4b1e      	ldr	r3, [pc, #120]	; (1000a4cc <sms_button_fn+0x240>)
1000a452:	701a      	strb	r2, [r3, #0]
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a454:	2000      	movs	r0, #0
        // --- current state ---
        case BUTTON_STATE_NONE:
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
1000a456:	e00c      	b.n	1000a472 <sms_button_fn+0x1e6>
    button_instance.previous_state = button_instance.current_state;
    button_instance.current_state = sms_button_get_state();
    
    if(btn == SMS_BTN_0) sms_monitor_get_states("[sms_button_fn]-0");
    else if(btn == SMS_BTN_1) sms_monitor_get_states("[sms_button_fn]-1");
    else return -1;
1000a458:	2001      	movs	r0, #1
1000a45a:	4240      	negs	r0, r0
1000a45c:	e009      	b.n	1000a472 <sms_button_fn+0x1e6>
        ulp_ready = true;
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
1000a45e:	2000      	movs	r0, #0
1000a460:	e007      	b.n	1000a472 <sms_button_fn+0x1e6>
            }
            timer1_current_mode = TIMER1_MODE_NONE;
            timer2_current_mode = TIMER2_MODE_NONE;
            if(btn == btn0_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN0);
            else if(btn == btn1_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN1);
            else return -1;
1000a462:	2001      	movs	r0, #1
1000a464:	4240      	negs	r0, r0
1000a466:	e004      	b.n	1000a472 <sms_button_fn+0x1e6>
            
            case BLE_STATE_DISCONNECTED:
            case BLE_STATE_ADVERTISING:
            case BLE_STATE_CONNECTED:
            default:
            return -1;
1000a468:	2001      	movs	r0, #1
1000a46a:	4240      	negs	r0, r0
1000a46c:	e001      	b.n	1000a472 <sms_button_fn+0x1e6>
            timer1_current_mode = TIMER1_MODE_NONE;
            timer2_current_mode = TIMER2_MODE_NONE;
            //sms_ble_ind_retry = 0;
            if(btn == btn0_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN0);
            else if(btn == btn1_instance.id) sms_ble_send_characteristic(BLE_CHAR_BTN1);
            else return -1;
1000a46e:	2001      	movs	r0, #1
1000a470:	4240      	negs	r0, r0
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
        break;
    }
    return 0;
}
1000a472:	bd70      	pop	{r4, r5, r6, pc}
1000a474:	100198fc 	.word	0x100198fc
1000a478:	1000a241 	.word	0x1000a241
1000a47c:	100164b0 	.word	0x100164b0
1000a480:	1000a5d5 	.word	0x1000a5d5
1000a484:	100164c4 	.word	0x100164c4
1000a488:	10019a0c 	.word	0x10019a0c
1000a48c:	10019874 	.word	0x10019874
1000a490:	10019a0d 	.word	0x10019a0d
1000a494:	10019a2a 	.word	0x10019a2a
1000a498:	1000b071 	.word	0x1000b071
1000a49c:	10019970 	.word	0x10019970
1000a4a0:	10015d9c 	.word	0x10015d9c
1000a4a4:	10014bf5 	.word	0x10014bf5
1000a4a8:	100164d8 	.word	0x100164d8
1000a4ac:	10014ad5 	.word	0x10014ad5
1000a4b0:	1000a631 	.word	0x1000a631
1000a4b4:	10019870 	.word	0x10019870
1000a4b8:	10009ef1 	.word	0x10009ef1
1000a4bc:	100198f8 	.word	0x100198f8
1000a4c0:	10016500 	.word	0x10016500
1000a4c4:	10016528 	.word	0x10016528
1000a4c8:	10016550 	.word	0x10016550
1000a4cc:	100198f5 	.word	0x100198f5

1000a4d0 <sms_button_toggle_interrupt>:
    else return BUTTON_STATE_NONE;
}

/* En- or disable button interrupts */
void sms_button_toggle_interrupt(enum sms_btn_int_tog tog0, enum sms_btn_int_tog tog1)
{
1000a4d0:	b510      	push	{r4, lr}
1000a4d2:	000c      	movs	r4, r1
    if(tog0 == SMS_BTN_INT_ENABLE) {
1000a4d4:	2800      	cmp	r0, #0
1000a4d6:	d104      	bne.n	1000a4e2 <sms_button_toggle_interrupt+0x12>
        gpio_enable_callback(btn0_instance.gpio_pin);
1000a4d8:	4b0c      	ldr	r3, [pc, #48]	; (1000a50c <sms_button_toggle_interrupt+0x3c>)
1000a4da:	7858      	ldrb	r0, [r3, #1]
1000a4dc:	4b0c      	ldr	r3, [pc, #48]	; (1000a510 <sms_button_toggle_interrupt+0x40>)
1000a4de:	4798      	blx	r3
1000a4e0:	e005      	b.n	1000a4ee <sms_button_toggle_interrupt+0x1e>
    }
    else if(tog0 == SMS_BTN_INT_DISABLE) {
1000a4e2:	2801      	cmp	r0, #1
1000a4e4:	d103      	bne.n	1000a4ee <sms_button_toggle_interrupt+0x1e>
        gpio_disable_callback(btn0_instance.gpio_pin);
1000a4e6:	4b09      	ldr	r3, [pc, #36]	; (1000a50c <sms_button_toggle_interrupt+0x3c>)
1000a4e8:	7858      	ldrb	r0, [r3, #1]
1000a4ea:	4b0a      	ldr	r3, [pc, #40]	; (1000a514 <sms_button_toggle_interrupt+0x44>)
1000a4ec:	4798      	blx	r3
    }
    
    if(tog1 == SMS_BTN_INT_ENABLE) {
1000a4ee:	2c00      	cmp	r4, #0
1000a4f0:	d104      	bne.n	1000a4fc <sms_button_toggle_interrupt+0x2c>
        gpio_enable_callback(btn1_instance.gpio_pin);
1000a4f2:	4b09      	ldr	r3, [pc, #36]	; (1000a518 <sms_button_toggle_interrupt+0x48>)
1000a4f4:	7858      	ldrb	r0, [r3, #1]
1000a4f6:	4b06      	ldr	r3, [pc, #24]	; (1000a510 <sms_button_toggle_interrupt+0x40>)
1000a4f8:	4798      	blx	r3
1000a4fa:	e005      	b.n	1000a508 <sms_button_toggle_interrupt+0x38>
    }
    else if(tog1 == SMS_BTN_INT_DISABLE) {
1000a4fc:	2c01      	cmp	r4, #1
1000a4fe:	d103      	bne.n	1000a508 <sms_button_toggle_interrupt+0x38>
        gpio_disable_callback(btn1_instance.gpio_pin);
1000a500:	4b05      	ldr	r3, [pc, #20]	; (1000a518 <sms_button_toggle_interrupt+0x48>)
1000a502:	7858      	ldrb	r0, [r3, #1]
1000a504:	4b03      	ldr	r3, [pc, #12]	; (1000a514 <sms_button_toggle_interrupt+0x44>)
1000a506:	4798      	blx	r3
    }
}
1000a508:	bd10      	pop	{r4, pc}
1000a50a:	46c0      	nop			; (mov r8, r8)
1000a50c:	10019870 	.word	0x10019870
1000a510:	1000c0f1 	.word	0x1000c0f1
1000a514:	1000c14d 	.word	0x1000c14d
1000a518:	100198f8 	.word	0x100198f8

1000a51c <sms_button_define_services>:
    send_plf_int_msg_ind(btn1_instance.gpio_pin, GPIO_CALLBACK_RISING, NULL, 0);
}

/* Define BLE service for buttons */
void sms_button_define_services(void)
{
1000a51c:	b510      	push	{r4, lr}
1000a51e:	b082      	sub	sp, #8
    at_ble_status_t status;
    uint8_t init_value = 0;
1000a520:	466b      	mov	r3, sp
1000a522:	1dda      	adds	r2, r3, #7
1000a524:	2300      	movs	r3, #0
1000a526:	7013      	strb	r3, [r2, #0]
    sms_ble_service_init(BLE_SERV_BUTTON, &button_instance.service_handler, &init_value);
1000a528:	4c0d      	ldr	r4, [pc, #52]	; (1000a560 <sms_button_define_services+0x44>)
1000a52a:	0021      	movs	r1, r4
1000a52c:	2000      	movs	r0, #0
1000a52e:	4b0d      	ldr	r3, [pc, #52]	; (1000a564 <sms_button_define_services+0x48>)
1000a530:	4798      	blx	r3
    if((status = sms_ble_primary_service_define(&button_instance.service_handler)) != AT_BLE_SUCCESS) {
1000a532:	0020      	movs	r0, r4
1000a534:	4b0c      	ldr	r3, [pc, #48]	; (1000a568 <sms_button_define_services+0x4c>)
1000a536:	4798      	blx	r3
1000a538:	1e04      	subs	r4, r0, #0
1000a53a:	d007      	beq.n	1000a54c <sms_button_define_services+0x30>
        DBG_LOG("[sms_button_define_services]\tServices defining failed, reason 0x%x", status);
1000a53c:	480b      	ldr	r0, [pc, #44]	; (1000a56c <sms_button_define_services+0x50>)
1000a53e:	4b0c      	ldr	r3, [pc, #48]	; (1000a570 <sms_button_define_services+0x54>)
1000a540:	4798      	blx	r3
1000a542:	0021      	movs	r1, r4
1000a544:	480b      	ldr	r0, [pc, #44]	; (1000a574 <sms_button_define_services+0x58>)
1000a546:	4b0c      	ldr	r3, [pc, #48]	; (1000a578 <sms_button_define_services+0x5c>)
1000a548:	4798      	blx	r3
1000a54a:	e007      	b.n	1000a55c <sms_button_define_services+0x40>
    }
    else {
        DBG_LOG_DEV("[sms_button_define_services]\tServices defined, SMS button handle: %d", button_instance.service_handler.serv_handle);
1000a54c:	4807      	ldr	r0, [pc, #28]	; (1000a56c <sms_button_define_services+0x50>)
1000a54e:	4b08      	ldr	r3, [pc, #32]	; (1000a570 <sms_button_define_services+0x54>)
1000a550:	4798      	blx	r3
1000a552:	4b0a      	ldr	r3, [pc, #40]	; (1000a57c <sms_button_define_services+0x60>)
1000a554:	8ad9      	ldrh	r1, [r3, #22]
1000a556:	480a      	ldr	r0, [pc, #40]	; (1000a580 <sms_button_define_services+0x64>)
1000a558:	4b07      	ldr	r3, [pc, #28]	; (1000a578 <sms_button_define_services+0x5c>)
1000a55a:	4798      	blx	r3
    }
1000a55c:	b002      	add	sp, #8
1000a55e:	bd10      	pop	{r4, pc}
1000a560:	10019900 	.word	0x10019900
1000a564:	1000a031 	.word	0x1000a031
1000a568:	1000a00d 	.word	0x1000a00d
1000a56c:	10015d9c 	.word	0x10015d9c
1000a570:	10014bf5 	.word	0x10014bf5
1000a574:	10016574 	.word	0x10016574
1000a578:	10014ad5 	.word	0x10014ad5
1000a57c:	100198fc 	.word	0x100198fc
1000a580:	100165b8 	.word	0x100165b8

1000a584 <sms_monitor_configure_gpio>:

#include "sms_common.h"

/* General functions */
void sms_monitor_configure_gpio(void)
{
1000a584:	b510      	push	{r4, lr}
1000a586:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;
    gpio_get_config_defaults(&config_gpio_pin);
1000a588:	ac01      	add	r4, sp, #4
1000a58a:	0020      	movs	r0, r4
1000a58c:	4b0a      	ldr	r3, [pc, #40]	; (1000a5b8 <sms_monitor_configure_gpio+0x34>)
1000a58e:	4798      	blx	r3
    config_gpio_pin.direction  = GPIO_PIN_DIR_OUTPUT;
1000a590:	2301      	movs	r3, #1
1000a592:	7023      	strb	r3, [r4, #0]
    if(gpio_pin_set_config(DBG_PIN_1, &config_gpio_pin) != STATUS_OK) {
1000a594:	0021      	movs	r1, r4
1000a596:	2002      	movs	r0, #2
1000a598:	4b08      	ldr	r3, [pc, #32]	; (1000a5bc <sms_monitor_configure_gpio+0x38>)
1000a59a:	4798      	blx	r3
1000a59c:	2800      	cmp	r0, #0
1000a59e:	d005      	beq.n	1000a5ac <sms_monitor_configure_gpio+0x28>
        DBG_LOG("Problem while setting gpio pin");
1000a5a0:	4807      	ldr	r0, [pc, #28]	; (1000a5c0 <sms_monitor_configure_gpio+0x3c>)
1000a5a2:	4b08      	ldr	r3, [pc, #32]	; (1000a5c4 <sms_monitor_configure_gpio+0x40>)
1000a5a4:	4798      	blx	r3
1000a5a6:	4808      	ldr	r0, [pc, #32]	; (1000a5c8 <sms_monitor_configure_gpio+0x44>)
1000a5a8:	4b08      	ldr	r3, [pc, #32]	; (1000a5cc <sms_monitor_configure_gpio+0x48>)
1000a5aa:	4798      	blx	r3
    }
    gpio_pin_set_output_level(DBG_PIN_1, DBG_PIN_LOW);
1000a5ac:	2100      	movs	r1, #0
1000a5ae:	2002      	movs	r0, #2
1000a5b0:	4b07      	ldr	r3, [pc, #28]	; (1000a5d0 <sms_monitor_configure_gpio+0x4c>)
1000a5b2:	4798      	blx	r3
}
1000a5b4:	b002      	add	sp, #8
1000a5b6:	bd10      	pop	{r4, pc}
1000a5b8:	1000bbe1 	.word	0x1000bbe1
1000a5bc:	1000bbf1 	.word	0x1000bbf1
1000a5c0:	10015d9c 	.word	0x10015d9c
1000a5c4:	10014bf5 	.word	0x10014bf5
1000a5c8:	10016600 	.word	0x10016600
1000a5cc:	10014ad5 	.word	0x10014ad5
1000a5d0:	1000be49 	.word	0x1000be49

1000a5d4 <sms_monitor_get_states>:

void sms_monitor_get_states(const char *label)
{
1000a5d4:	b570      	push	{r4, r5, r6, lr}
1000a5d6:	b084      	sub	sp, #16
1000a5d8:	0004      	movs	r4, r0
    DBG_LOG_DEV("%s...\t\tB-prev %d, B-cur %d, BLE 0x%02x, T1 %d, T2 %d, SMS %d", label, button_instance.previous_state, button_instance.current_state, ble_current_state, timer1_current_mode, timer2_current_mode, sms_working_mode);
1000a5da:	480c      	ldr	r0, [pc, #48]	; (1000a60c <sms_monitor_get_states+0x38>)
1000a5dc:	4b0c      	ldr	r3, [pc, #48]	; (1000a610 <sms_monitor_get_states+0x3c>)
1000a5de:	4798      	blx	r3
1000a5e0:	4b0c      	ldr	r3, [pc, #48]	; (1000a614 <sms_monitor_get_states+0x40>)
1000a5e2:	7819      	ldrb	r1, [r3, #0]
1000a5e4:	4b0c      	ldr	r3, [pc, #48]	; (1000a618 <sms_monitor_get_states+0x44>)
1000a5e6:	7818      	ldrb	r0, [r3, #0]
1000a5e8:	4b0c      	ldr	r3, [pc, #48]	; (1000a61c <sms_monitor_get_states+0x48>)
1000a5ea:	781d      	ldrb	r5, [r3, #0]
1000a5ec:	4b0c      	ldr	r3, [pc, #48]	; (1000a620 <sms_monitor_get_states+0x4c>)
1000a5ee:	781e      	ldrb	r6, [r3, #0]
1000a5f0:	4a0c      	ldr	r2, [pc, #48]	; (1000a624 <sms_monitor_get_states+0x50>)
1000a5f2:	7853      	ldrb	r3, [r2, #1]
1000a5f4:	7812      	ldrb	r2, [r2, #0]
1000a5f6:	9603      	str	r6, [sp, #12]
1000a5f8:	9502      	str	r5, [sp, #8]
1000a5fa:	9001      	str	r0, [sp, #4]
1000a5fc:	9100      	str	r1, [sp, #0]
1000a5fe:	0021      	movs	r1, r4
1000a600:	4809      	ldr	r0, [pc, #36]	; (1000a628 <sms_monitor_get_states+0x54>)
1000a602:	4c0a      	ldr	r4, [pc, #40]	; (1000a62c <sms_monitor_get_states+0x58>)
1000a604:	47a0      	blx	r4
}
1000a606:	b004      	add	sp, #16
1000a608:	bd70      	pop	{r4, r5, r6, pc}
1000a60a:	46c0      	nop			; (mov r8, r8)
1000a60c:	10015d9c 	.word	0x10015d9c
1000a610:	10014bf5 	.word	0x10014bf5
1000a614:	10019a0c 	.word	0x10019a0c
1000a618:	10019874 	.word	0x10019874
1000a61c:	10019a0d 	.word	0x10019a0d
1000a620:	100198f4 	.word	0x100198f4
1000a624:	100198fc 	.word	0x100198fc
1000a628:	10016620 	.word	0x10016620
1000a62c:	10014ad5 	.word	0x10014ad5

1000a630 <sms_sensors_interrupt_toggle>:



/* Sensors-related functions */
void sms_sensors_interrupt_toggle(bool mpu_int, bool press_int) {
1000a630:	b510      	push	{r4, lr}
1000a632:	000c      	movs	r4, r1
    /* IMU --> IMU_DRDY */
    if(mpu_int) {
1000a634:	2800      	cmp	r0, #0
1000a636:	d006      	beq.n	1000a646 <sms_sensors_interrupt_toggle+0x16>
        mpu_device.state = MPU_STATE_ON;
1000a638:	2202      	movs	r2, #2
1000a63a:	4b15      	ldr	r3, [pc, #84]	; (1000a690 <sms_sensors_interrupt_toggle+0x60>)
1000a63c:	771a      	strb	r2, [r3, #28]
        gpio_enable_callback(SMS_MPU_DRDY_PIN);
1000a63e:	201e      	movs	r0, #30
1000a640:	4b14      	ldr	r3, [pc, #80]	; (1000a694 <sms_sensors_interrupt_toggle+0x64>)
1000a642:	4798      	blx	r3
1000a644:	e005      	b.n	1000a652 <sms_sensors_interrupt_toggle+0x22>
    }
    else {
        mpu_device.state = MPU_STATE_OFF;
1000a646:	2200      	movs	r2, #0
1000a648:	4b11      	ldr	r3, [pc, #68]	; (1000a690 <sms_sensors_interrupt_toggle+0x60>)
1000a64a:	771a      	strb	r2, [r3, #28]
        gpio_disable_callback(SMS_MPU_DRDY_PIN);
1000a64c:	201e      	movs	r0, #30
1000a64e:	4b12      	ldr	r3, [pc, #72]	; (1000a698 <sms_sensors_interrupt_toggle+0x68>)
1000a650:	4798      	blx	r3
     * Note: Since there is no direct mechanism to simply enable and disable
     *       the AON sleep timer interruption, we have to initialize it each
     *       time (and it starts running) and register the corresponding
     *       callback (and it enables the interrupt)
     */
    if(press_int) {
1000a652:	2c00      	cmp	r4, #0
1000a654:	d010      	beq.n	1000a678 <sms_sensors_interrupt_toggle+0x48>
        pressure_device.ms58_device.current_state = MS58_STATE_CONV_PRESSURE;
1000a656:	4b11      	ldr	r3, [pc, #68]	; (1000a69c <sms_sensors_interrupt_toggle+0x6c>)
1000a658:	2103      	movs	r1, #3
1000a65a:	2225      	movs	r2, #37	; 0x25
1000a65c:	5499      	strb	r1, [r3, r2]
        pressure_device.state = PRESSURE_STATE_ON;
1000a65e:	3901      	subs	r1, #1
1000a660:	3203      	adds	r2, #3
1000a662:	5499      	strb	r1, [r3, r2]
        sms_timer_aon_init(SMS_PRESSURE_CONVERT_MS, AON_SLEEP_TIMER_RELOAD_MODE);
1000a664:	2100      	movs	r1, #0
1000a666:	480e      	ldr	r0, [pc, #56]	; (1000a6a0 <sms_sensors_interrupt_toggle+0x70>)
1000a668:	4b0e      	ldr	r3, [pc, #56]	; (1000a6a4 <sms_sensors_interrupt_toggle+0x74>)
1000a66a:	4798      	blx	r3
        sms_timer_aon_register_callback();
1000a66c:	4b0e      	ldr	r3, [pc, #56]	; (1000a6a8 <sms_sensors_interrupt_toggle+0x78>)
1000a66e:	4798      	blx	r3
        sensors_active = true;
1000a670:	2201      	movs	r2, #1
1000a672:	4b0e      	ldr	r3, [pc, #56]	; (1000a6ac <sms_sensors_interrupt_toggle+0x7c>)
1000a674:	701a      	strb	r2, [r3, #0]
1000a676:	e00a      	b.n	1000a68e <sms_sensors_interrupt_toggle+0x5e>
    }
    else {
        pressure_device.ms58_device.current_state = MS58_STATE_READY;
1000a678:	2102      	movs	r1, #2
1000a67a:	2325      	movs	r3, #37	; 0x25
1000a67c:	4a07      	ldr	r2, [pc, #28]	; (1000a69c <sms_sensors_interrupt_toggle+0x6c>)
1000a67e:	54d1      	strb	r1, [r2, r3]
        sms_timer_aon_disable();
1000a680:	4b0b      	ldr	r3, [pc, #44]	; (1000a6b0 <sms_sensors_interrupt_toggle+0x80>)
1000a682:	4798      	blx	r3
        sms_timer_aon_unregister_callback();
1000a684:	4b0b      	ldr	r3, [pc, #44]	; (1000a6b4 <sms_sensors_interrupt_toggle+0x84>)
1000a686:	4798      	blx	r3
        sensors_active = false;
1000a688:	2200      	movs	r2, #0
1000a68a:	4b08      	ldr	r3, [pc, #32]	; (1000a6ac <sms_sensors_interrupt_toggle+0x7c>)
1000a68c:	701a      	strb	r2, [r3, #0]
    }
}
1000a68e:	bd10      	pop	{r4, pc}
1000a690:	10019878 	.word	0x10019878
1000a694:	1000c0f1 	.word	0x1000c0f1
1000a698:	1000c14d 	.word	0x1000c14d
1000a69c:	10019970 	.word	0x10019970
1000a6a0:	00000cc6 	.word	0x00000cc6
1000a6a4:	1000afad 	.word	0x1000afad
1000a6a8:	1000afe1 	.word	0x1000afe1
1000a6ac:	10019a00 	.word	0x10019a00
1000a6b0:	1000afd5 	.word	0x1000afd5
1000a6b4:	1000b001 	.word	0x1000b001

1000a6b8 <sms_sensors_switch>:
    

void sms_sensors_switch(bool mpu_en, bool press_en)
{
1000a6b8:	b510      	push	{r4, lr}
1000a6ba:	000c      	movs	r4, r1
    /* IMU */
    if(mpu_en) {
1000a6bc:	2800      	cmp	r0, #0
1000a6be:	d001      	beq.n	1000a6c4 <sms_sensors_switch+0xc>
        sms_mpu_initialize();
1000a6c0:	4b09      	ldr	r3, [pc, #36]	; (1000a6e8 <sms_sensors_switch+0x30>)
1000a6c2:	4798      	blx	r3
    else {
        //gpio_pin_set_output_level(SMS_IMU_VCC_PIN, false);
    }
    
    /* Pressure */
    if(press_en) {                
1000a6c4:	2c00      	cmp	r4, #0
1000a6c6:	d009      	beq.n	1000a6dc <sms_sensors_switch+0x24>
        pressure_device.ms58_device.current_state = MS58_STATE_RESETTING;
1000a6c8:	4b08      	ldr	r3, [pc, #32]	; (1000a6ec <sms_sensors_switch+0x34>)
1000a6ca:	2101      	movs	r1, #1
1000a6cc:	2225      	movs	r2, #37	; 0x25
1000a6ce:	5499      	strb	r1, [r3, r2]
        pressure_device.ms58_device.reset_done = false;
1000a6d0:	2200      	movs	r2, #0
1000a6d2:	705a      	strb	r2, [r3, #1]
        pressure_device.ms58_device.init_ok = false;
1000a6d4:	709a      	strb	r2, [r3, #2]
        sms_pressure_startup();
1000a6d6:	4b06      	ldr	r3, [pc, #24]	; (1000a6f0 <sms_sensors_switch+0x38>)
1000a6d8:	4798      	blx	r3
1000a6da:	e003      	b.n	1000a6e4 <sms_sensors_switch+0x2c>
    }
    else {
        gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, false);
1000a6dc:	2100      	movs	r1, #0
1000a6de:	2007      	movs	r0, #7
1000a6e0:	4b04      	ldr	r3, [pc, #16]	; (1000a6f4 <sms_sensors_switch+0x3c>)
1000a6e2:	4798      	blx	r3
    }
}
1000a6e4:	bd10      	pop	{r4, pc}
1000a6e6:	46c0      	nop			; (mov r8, r8)
1000a6e8:	1000a91d 	.word	0x1000a91d
1000a6ec:	10019970 	.word	0x10019970
1000a6f0:	1000aaed 	.word	0x1000aaed
1000a6f4:	1000be49 	.word	0x1000be49

1000a6f8 <sms_i2c_master_configure>:
#include <stdlib.h>
#include "sms_i2c.h"


void sms_i2c_master_configure(void)
{
1000a6f8:	b530      	push	{r4, r5, lr}
1000a6fa:	b087      	sub	sp, #28
    i2c_wpacket.data = malloc(I2C_DATA_LENGTH * sizeof(uint8_t));
1000a6fc:	2010      	movs	r0, #16
1000a6fe:	4c14      	ldr	r4, [pc, #80]	; (1000a750 <sms_i2c_master_configure+0x58>)
1000a700:	47a0      	blx	r4
1000a702:	4b14      	ldr	r3, [pc, #80]	; (1000a754 <sms_i2c_master_configure+0x5c>)
1000a704:	6058      	str	r0, [r3, #4]
    i2c_rpacket.data = malloc(I2C_DATA_LENGTH * sizeof(uint8_t));
1000a706:	2010      	movs	r0, #16
1000a708:	47a0      	blx	r4
1000a70a:	4b13      	ldr	r3, [pc, #76]	; (1000a758 <sms_i2c_master_configure+0x60>)
1000a70c:	6058      	str	r0, [r3, #4]

    struct i2c_master_config config_i2c_master;
    i2c_master_get_config_defaults(&config_i2c_master);
1000a70e:	ac01      	add	r4, sp, #4
1000a710:	0020      	movs	r0, r4
1000a712:	4b12      	ldr	r3, [pc, #72]	; (1000a75c <sms_i2c_master_configure+0x64>)
1000a714:	4798      	blx	r3
    config_i2c_master.clock_source = SMS_I2C_MASTER_CLK_SRC;
1000a716:	2300      	movs	r3, #0
1000a718:	7023      	strb	r3, [r4, #0]
    config_i2c_master.clock_divider = SMS_I2C_MASTER_CLK_DIV;
1000a71a:	3341      	adds	r3, #65	; 0x41
1000a71c:	8063      	strh	r3, [r4, #2]
    config_i2c_master.pin_number_pad0 = SMS_I2C_MASTER_PIN_SDA;
1000a71e:	3b33      	subs	r3, #51	; 0x33
1000a720:	6063      	str	r3, [r4, #4]
    config_i2c_master.pin_number_pad1 = SMS_I2C_MASTER_PIN_SCL;
1000a722:	3301      	adds	r3, #1
1000a724:	60e3      	str	r3, [r4, #12]
    config_i2c_master.pinmux_sel_pad0 = SMS_I2C_MASTER_MUX_SDA;
1000a726:	3b0b      	subs	r3, #11
1000a728:	60a3      	str	r3, [r4, #8]
    config_i2c_master.pinmux_sel_pad1 = SMS_I2C_MASTER_MUX_SCL;
1000a72a:	6123      	str	r3, [r4, #16]
    while(i2c_master_init(&i2c_master_instance, SMS_I2C_MASTER_PORT, &config_i2c_master) != STATUS_OK);
1000a72c:	4d0c      	ldr	r5, [pc, #48]	; (1000a760 <sms_i2c_master_configure+0x68>)
1000a72e:	4c0d      	ldr	r4, [pc, #52]	; (1000a764 <sms_i2c_master_configure+0x6c>)
1000a730:	aa01      	add	r2, sp, #4
1000a732:	490d      	ldr	r1, [pc, #52]	; (1000a768 <sms_i2c_master_configure+0x70>)
1000a734:	0028      	movs	r0, r5
1000a736:	47a0      	blx	r4
1000a738:	2800      	cmp	r0, #0
1000a73a:	d1f9      	bne.n	1000a730 <sms_i2c_master_configure+0x38>

    i2c_enable(i2c_master_instance.hw);
1000a73c:	4b08      	ldr	r3, [pc, #32]	; (1000a760 <sms_i2c_master_configure+0x68>)
1000a73e:	681a      	ldr	r2, [r3, #0]
 *
 * \param[in]  i2c_module  Pointer to software module structure
 */
static inline void i2c_wait_for_idle(I2c *const i2c_module)
{
	while (i2c_module->I2C_STATUS.bit.I2C_ACTIVE) {
1000a740:	2128      	movs	r1, #40	; 0x28
1000a742:	5c53      	ldrb	r3, [r2, r1]
1000a744:	07db      	lsls	r3, r3, #31
1000a746:	d4fc      	bmi.n	1000a742 <sms_i2c_master_configure+0x4a>
static inline void i2c_enable(I2c *const i2c_module)
{
	/* Wait for module to sync. */
	i2c_wait_for_idle(i2c_module);
	/* Enable module. */
	i2c_module->I2C_MODULE_ENABLE.reg = (1 << I2C_MODULE_ENABLE_ENABLE_Pos);
1000a748:	2301      	movs	r3, #1
1000a74a:	7513      	strb	r3, [r2, #20]
}
1000a74c:	b007      	add	sp, #28
1000a74e:	bd30      	pop	{r4, r5, pc}
1000a750:	10014949 	.word	0x10014949
1000a754:	10019a14 	.word	0x10019a14
1000a758:	100199f8 	.word	0x100199f8
1000a75c:	10008369 	.word	0x10008369
1000a760:	10019a04 	.word	0x10019a04
1000a764:	10008381 	.word	0x10008381
1000a768:	40003400 	.word	0x40003400

1000a76c <sms_i2c_master_write>:

int sms_i2c_master_write(uint8_t slave_addr, uint8_t reg_addr, uint8_t data_len, uint8_t const *data)
{
1000a76c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    //DBG_LOG("i2c writing to 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout = 0;
    i2c_wpacket.address = (uint8_t)slave_addr;
1000a76e:	4c12      	ldr	r4, [pc, #72]	; (1000a7b8 <sms_i2c_master_write+0x4c>)
1000a770:	8020      	strh	r0, [r4, #0]
    i2c_wpacket.data_length = (uint8_t)(data_len + 1);
1000a772:	1c50      	adds	r0, r2, #1
1000a774:	b2c0      	uxtb	r0, r0
1000a776:	8060      	strh	r0, [r4, #2]
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
1000a778:	6860      	ldr	r0, [r4, #4]
1000a77a:	7001      	strb	r1, [r0, #0]
    for(uint8_t i = 0; i < data_len; i++) {
1000a77c:	2a00      	cmp	r2, #0
1000a77e:	d00e      	beq.n	1000a79e <sms_i2c_master_write+0x32>
1000a780:	2000      	movs	r0, #0
1000a782:	1c41      	adds	r1, r0, #1
        i2c_wpacket.data[i+1] = (uint8_t)data[i];
1000a784:	5c18      	ldrb	r0, [r3, r0]
1000a786:	6865      	ldr	r5, [r4, #4]
1000a788:	5468      	strb	r0, [r5, r1]
1000a78a:	0008      	movs	r0, r1
    //DBG_LOG("i2c writing to 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout = 0;
    i2c_wpacket.address = (uint8_t)slave_addr;
    i2c_wpacket.data_length = (uint8_t)(data_len + 1);
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
    for(uint8_t i = 0; i < data_len; i++) {
1000a78c:	b2c9      	uxtb	r1, r1
1000a78e:	428a      	cmp	r2, r1
1000a790:	d8f7      	bhi.n	1000a782 <sms_i2c_master_write+0x16>
1000a792:	e004      	b.n	1000a79e <sms_i2c_master_write+0x32>
1000a794:	3c01      	subs	r4, #1
1000a796:	b2a4      	uxth	r4, r4
        i2c_wpacket.data[i+1] = (uint8_t)data[i];
        //DBG_LOG_CONT("0x%02x ", packet.data[i+1]);
    }
    while (i2c_master_write_packet_wait(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
        /* Increment timeout counter and check if timed out. */
        if (timeout++ >= I2C_TIMEOUT) {
1000a798:	2c00      	cmp	r4, #0
1000a79a:	d104      	bne.n	1000a7a6 <sms_i2c_master_write+0x3a>
1000a79c:	e009      	b.n	1000a7b2 <sms_i2c_master_write+0x46>
    //DBG_LOG("i2c writing to 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout = 0;
    i2c_wpacket.address = (uint8_t)slave_addr;
    i2c_wpacket.data_length = (uint8_t)(data_len + 1);
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
    for(uint8_t i = 0; i < data_len; i++) {
1000a79e:	4c07      	ldr	r4, [pc, #28]	; (1000a7bc <sms_i2c_master_write+0x50>)
        i2c_wpacket.data[i+1] = (uint8_t)data[i];
        //DBG_LOG_CONT("0x%02x ", packet.data[i+1]);
    }
    while (i2c_master_write_packet_wait(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
1000a7a0:	4e05      	ldr	r6, [pc, #20]	; (1000a7b8 <sms_i2c_master_write+0x4c>)
1000a7a2:	4d07      	ldr	r5, [pc, #28]	; (1000a7c0 <sms_i2c_master_write+0x54>)
1000a7a4:	4f07      	ldr	r7, [pc, #28]	; (1000a7c4 <sms_i2c_master_write+0x58>)
1000a7a6:	0031      	movs	r1, r6
1000a7a8:	0028      	movs	r0, r5
1000a7aa:	47b8      	blx	r7
1000a7ac:	2800      	cmp	r0, #0
1000a7ae:	d1f1      	bne.n	1000a794 <sms_i2c_master_write+0x28>
1000a7b0:	e001      	b.n	1000a7b6 <sms_i2c_master_write+0x4a>
        /* Increment timeout counter and check if timed out. */
        if (timeout++ >= I2C_TIMEOUT) {
            return -1;
1000a7b2:	2001      	movs	r0, #1
1000a7b4:	4240      	negs	r0, r0
        }
    }
    return 0;
}
1000a7b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000a7b8:	10019a14 	.word	0x10019a14
1000a7bc:	000003e9 	.word	0x000003e9
1000a7c0:	10019a04 	.word	0x10019a04
1000a7c4:	10008419 	.word	0x10008419

1000a7c8 <sms_i2c_master_read>:

int sms_i2c_master_read(uint8_t slave_addr, uint8_t reg_addr, uint8_t data_len, uint8_t *data)
{
1000a7c8:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a7ca:	4647      	mov	r7, r8
1000a7cc:	b480      	push	{r7}
1000a7ce:	0017      	movs	r7, r2
1000a7d0:	4698      	mov	r8, r3
    //DBG_LOG("i2c reading from 0x%02x at 0x%02x... data: ", slave_addr, reg_addr);
    uint16_t timeout;
    i2c_wpacket.address = (uint8_t)slave_addr;
1000a7d2:	b280      	uxth	r0, r0
1000a7d4:	4b1d      	ldr	r3, [pc, #116]	; (1000a84c <sms_i2c_master_read+0x84>)
1000a7d6:	8018      	strh	r0, [r3, #0]
    i2c_wpacket.data_length = 1;
1000a7d8:	2201      	movs	r2, #1
1000a7da:	805a      	strh	r2, [r3, #2]
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
1000a7dc:	685b      	ldr	r3, [r3, #4]
1000a7de:	7019      	strb	r1, [r3, #0]
    i2c_rpacket.address = (uint8_t)slave_addr;
1000a7e0:	4b1b      	ldr	r3, [pc, #108]	; (1000a850 <sms_i2c_master_read+0x88>)
1000a7e2:	8018      	strh	r0, [r3, #0]
    i2c_rpacket.data_length = (uint8_t)data_len;
1000a7e4:	805f      	strh	r7, [r3, #2]
    
    timeout = 0;
    while(i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
1000a7e6:	4c1b      	ldr	r4, [pc, #108]	; (1000a854 <sms_i2c_master_read+0x8c>)
1000a7e8:	4e18      	ldr	r6, [pc, #96]	; (1000a84c <sms_i2c_master_read+0x84>)
1000a7ea:	4d1b      	ldr	r5, [pc, #108]	; (1000a858 <sms_i2c_master_read+0x90>)
1000a7ec:	e003      	b.n	1000a7f6 <sms_i2c_master_read+0x2e>
1000a7ee:	3c01      	subs	r4, #1
1000a7f0:	b2a4      	uxth	r4, r4
        if(timeout++ >= I2C_TIMEOUT) {
1000a7f2:	2c00      	cmp	r4, #0
1000a7f4:	d01f      	beq.n	1000a836 <sms_i2c_master_read+0x6e>
    i2c_wpacket.data[0] = (uint8_t)reg_addr;
    i2c_rpacket.address = (uint8_t)slave_addr;
    i2c_rpacket.data_length = (uint8_t)data_len;
    
    timeout = 0;
    while(i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
1000a7f6:	0031      	movs	r1, r6
1000a7f8:	4818      	ldr	r0, [pc, #96]	; (1000a85c <sms_i2c_master_read+0x94>)
1000a7fa:	47a8      	blx	r5
1000a7fc:	2800      	cmp	r0, #0
1000a7fe:	d1f6      	bne.n	1000a7ee <sms_i2c_master_read+0x26>
1000a800:	4e14      	ldr	r6, [pc, #80]	; (1000a854 <sms_i2c_master_read+0x8c>)
            return -1;
        }
    }
    
    timeout = 0;
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
1000a802:	4d13      	ldr	r5, [pc, #76]	; (1000a850 <sms_i2c_master_read+0x88>)
1000a804:	4c16      	ldr	r4, [pc, #88]	; (1000a860 <sms_i2c_master_read+0x98>)
1000a806:	e003      	b.n	1000a810 <sms_i2c_master_read+0x48>
1000a808:	3e01      	subs	r6, #1
1000a80a:	b2b6      	uxth	r6, r6
        if(timeout++ >= I2C_TIMEOUT) {
1000a80c:	2e00      	cmp	r6, #0
1000a80e:	d015      	beq.n	1000a83c <sms_i2c_master_read+0x74>
            return -1;
        }
    }
    
    timeout = 0;
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
1000a810:	0029      	movs	r1, r5
1000a812:	4812      	ldr	r0, [pc, #72]	; (1000a85c <sms_i2c_master_read+0x94>)
1000a814:	47a0      	blx	r4
1000a816:	2800      	cmp	r0, #0
1000a818:	d1f6      	bne.n	1000a808 <sms_i2c_master_read+0x40>
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
        }
    }
    for(uint8_t i = 0; i < data_len; i++) {
1000a81a:	2f00      	cmp	r7, #0
1000a81c:	d011      	beq.n	1000a842 <sms_i2c_master_read+0x7a>
1000a81e:	2300      	movs	r3, #0
        data[i] = i2c_rpacket.data[i];
1000a820:	490b      	ldr	r1, [pc, #44]	; (1000a850 <sms_i2c_master_read+0x88>)
1000a822:	684a      	ldr	r2, [r1, #4]
1000a824:	5cd2      	ldrb	r2, [r2, r3]
1000a826:	4640      	mov	r0, r8
1000a828:	54c2      	strb	r2, [r0, r3]
1000a82a:	3301      	adds	r3, #1
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
        }
    }
    for(uint8_t i = 0; i < data_len; i++) {
1000a82c:	b2da      	uxtb	r2, r3
1000a82e:	4297      	cmp	r7, r2
1000a830:	d8f7      	bhi.n	1000a822 <sms_i2c_master_read+0x5a>
        data[i] = i2c_rpacket.data[i];
        //DBG_LOG("0x%02x ", data[i]);
    }
    return 0;
1000a832:	2000      	movs	r0, #0
1000a834:	e006      	b.n	1000a844 <sms_i2c_master_read+0x7c>
    i2c_rpacket.data_length = (uint8_t)data_len;
    
    timeout = 0;
    while(i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &i2c_wpacket) != STATUS_OK) {
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
1000a836:	2001      	movs	r0, #1
1000a838:	4240      	negs	r0, r0
1000a83a:	e003      	b.n	1000a844 <sms_i2c_master_read+0x7c>
    }
    
    timeout = 0;
    while(i2c_master_read_packet_wait(&i2c_master_instance, &i2c_rpacket) != STATUS_OK) {
        if(timeout++ >= I2C_TIMEOUT) {
            return -1;
1000a83c:	2001      	movs	r0, #1
1000a83e:	4240      	negs	r0, r0
1000a840:	e000      	b.n	1000a844 <sms_i2c_master_read+0x7c>
    }
    for(uint8_t i = 0; i < data_len; i++) {
        data[i] = i2c_rpacket.data[i];
        //DBG_LOG("0x%02x ", data[i]);
    }
    return 0;
1000a842:	2000      	movs	r0, #0
1000a844:	bc04      	pop	{r2}
1000a846:	4690      	mov	r8, r2
1000a848:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a84a:	46c0      	nop			; (mov r8, r8)
1000a84c:	10019a14 	.word	0x10019a14
1000a850:	100199f8 	.word	0x100199f8
1000a854:	000003e9 	.word	0x000003e9
1000a858:	1000843d 	.word	0x1000843d
1000a85c:	10019a04 	.word	0x10019a04
1000a860:	100083f5 	.word	0x100083f5

1000a864 <sms_mpu_interrupt_callback>:
    gpio_unregister_callback(SMS_MPU_DRDY_PIN, GPIO_CALLBACK_RISING);
}

/* Callback --> send interrupt message to platform */
void sms_mpu_interrupt_callback(void)
{
1000a864:	b510      	push	{r4, lr}
    sms_current_interrupt.source = INT_MPU_DRDY;
1000a866:	2203      	movs	r2, #3
1000a868:	4b04      	ldr	r3, [pc, #16]	; (1000a87c <sms_mpu_interrupt_callback+0x18>)
1000a86a:	701a      	strb	r2, [r3, #0]
    send_plf_int_msg_ind(SMS_MPU_DRDY_PIN, GPIO_CALLBACK_RISING, NULL, 0);
1000a86c:	2300      	movs	r3, #0
1000a86e:	2200      	movs	r2, #0
1000a870:	2102      	movs	r1, #2
1000a872:	201e      	movs	r0, #30
1000a874:	4c02      	ldr	r4, [pc, #8]	; (1000a880 <sms_mpu_interrupt_callback+0x1c>)
1000a876:	47a0      	blx	r4
}
1000a878:	bd10      	pop	{r4, pc}
1000a87a:	46c0      	nop			; (mov r8, r8)
1000a87c:	100199f4 	.word	0x100199f4
1000a880:	1000eeb1 	.word	0x1000eeb1

1000a884 <sms_mpu_configure_gpio>:
#include "sms_peripheral1.h"

static struct hal_s hal = {0};
    
void sms_mpu_configure_gpio(void)
{
1000a884:	b510      	push	{r4, lr}
1000a886:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;

    /* Data ready interrupt from IMU */
    gpio_get_config_defaults(&config_gpio_pin);
1000a888:	ac01      	add	r4, sp, #4
1000a88a:	0020      	movs	r0, r4
1000a88c:	4b15      	ldr	r3, [pc, #84]	; (1000a8e4 <sms_mpu_configure_gpio+0x60>)
1000a88e:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_INPUT;
1000a890:	2300      	movs	r3, #0
1000a892:	7023      	strb	r3, [r4, #0]
    config_gpio_pin.input_pull = GPIO_PIN_PULL_DOWN;
1000a894:	3302      	adds	r3, #2
1000a896:	7063      	strb	r3, [r4, #1]
    config_gpio_pin.aon_wakeup = true;
1000a898:	3b01      	subs	r3, #1
1000a89a:	70e3      	strb	r3, [r4, #3]
    if(gpio_pin_set_config(SMS_MPU_DRDY_PIN, &config_gpio_pin) != STATUS_OK) {
1000a89c:	0021      	movs	r1, r4
1000a89e:	201e      	movs	r0, #30
1000a8a0:	4b11      	ldr	r3, [pc, #68]	; (1000a8e8 <sms_mpu_configure_gpio+0x64>)
1000a8a2:	4798      	blx	r3
1000a8a4:	2800      	cmp	r0, #0
1000a8a6:	d005      	beq.n	1000a8b4 <sms_mpu_configure_gpio+0x30>
        DBG_LOG("[sms_imu_configure_gpio]\tProblem while setting up IMU DRDY pin");
1000a8a8:	4810      	ldr	r0, [pc, #64]	; (1000a8ec <sms_mpu_configure_gpio+0x68>)
1000a8aa:	4b11      	ldr	r3, [pc, #68]	; (1000a8f0 <sms_mpu_configure_gpio+0x6c>)
1000a8ac:	4798      	blx	r3
1000a8ae:	4811      	ldr	r0, [pc, #68]	; (1000a8f4 <sms_mpu_configure_gpio+0x70>)
1000a8b0:	4b11      	ldr	r3, [pc, #68]	; (1000a8f8 <sms_mpu_configure_gpio+0x74>)
1000a8b2:	4798      	blx	r3
    }

    /* Pin output to supply IMU */
    gpio_get_config_defaults(&config_gpio_pin);
1000a8b4:	ac01      	add	r4, sp, #4
1000a8b6:	0020      	movs	r0, r4
1000a8b8:	4b0a      	ldr	r3, [pc, #40]	; (1000a8e4 <sms_mpu_configure_gpio+0x60>)
1000a8ba:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_OUTPUT;
1000a8bc:	2301      	movs	r3, #1
1000a8be:	7023      	strb	r3, [r4, #0]
    if(!gpio_pin_set_config(SMS_MPU_VCC_PIN, &config_gpio_pin) != STATUS_OK) {
1000a8c0:	0021      	movs	r1, r4
1000a8c2:	2006      	movs	r0, #6
1000a8c4:	4b08      	ldr	r3, [pc, #32]	; (1000a8e8 <sms_mpu_configure_gpio+0x64>)
1000a8c6:	4798      	blx	r3
1000a8c8:	2800      	cmp	r0, #0
1000a8ca:	d105      	bne.n	1000a8d8 <sms_mpu_configure_gpio+0x54>
        DBG_LOG("[sms_imu_configure_gpio]\tProblem while setting up IMU VCC pin");
1000a8cc:	4807      	ldr	r0, [pc, #28]	; (1000a8ec <sms_mpu_configure_gpio+0x68>)
1000a8ce:	4b08      	ldr	r3, [pc, #32]	; (1000a8f0 <sms_mpu_configure_gpio+0x6c>)
1000a8d0:	4798      	blx	r3
1000a8d2:	480a      	ldr	r0, [pc, #40]	; (1000a8fc <sms_mpu_configure_gpio+0x78>)
1000a8d4:	4b08      	ldr	r3, [pc, #32]	; (1000a8f8 <sms_mpu_configure_gpio+0x74>)
1000a8d6:	4798      	blx	r3
    }
    gpio_pin_set_output_level(SMS_MPU_VCC_PIN, true);
1000a8d8:	2101      	movs	r1, #1
1000a8da:	2006      	movs	r0, #6
1000a8dc:	4b08      	ldr	r3, [pc, #32]	; (1000a900 <sms_mpu_configure_gpio+0x7c>)
1000a8de:	4798      	blx	r3
}
1000a8e0:	b002      	add	sp, #8
1000a8e2:	bd10      	pop	{r4, pc}
1000a8e4:	1000bbe1 	.word	0x1000bbe1
1000a8e8:	1000bbf1 	.word	0x1000bbf1
1000a8ec:	10015d9c 	.word	0x10015d9c
1000a8f0:	10014bf5 	.word	0x10014bf5
1000a8f4:	10016660 	.word	0x10016660
1000a8f8:	10014ad5 	.word	0x10014ad5
1000a8fc:	100166a0 	.word	0x100166a0
1000a900:	1000be49 	.word	0x1000be49

1000a904 <sms_mpu_register_callbacks>:

/* Register GPIO interrupt callback */
void sms_mpu_register_callbacks(void)
{
1000a904:	b510      	push	{r4, lr}
    /* MPU-9250 interrupt callback */
    gpio_register_callback(SMS_MPU_DRDY_PIN, sms_mpu_interrupt_callback, GPIO_CALLBACK_RISING);
1000a906:	2202      	movs	r2, #2
1000a908:	4902      	ldr	r1, [pc, #8]	; (1000a914 <sms_mpu_register_callbacks+0x10>)
1000a90a:	201e      	movs	r0, #30
1000a90c:	4b02      	ldr	r3, [pc, #8]	; (1000a918 <sms_mpu_register_callbacks+0x14>)
1000a90e:	4798      	blx	r3
}
1000a910:	bd10      	pop	{r4, pc}
1000a912:	46c0      	nop			; (mov r8, r8)
1000a914:	1000a865 	.word	0x1000a865
1000a918:	1000c021 	.word	0x1000c021

1000a91c <sms_mpu_initialize>:
{
    sms_current_interrupt.source = INT_MPU_DRDY;
    send_plf_int_msg_ind(SMS_MPU_DRDY_PIN, GPIO_CALLBACK_RISING, NULL, 0);
}

int sms_mpu_initialize(void) {
1000a91c:	b500      	push	{lr}
1000a91e:	b083      	sub	sp, #12
    int res;
    unsigned char accel_fsr = 0;
1000a920:	2200      	movs	r2, #0
1000a922:	466b      	mov	r3, sp
1000a924:	71da      	strb	r2, [r3, #7]
    unsigned short gyro_rate, gyro_fsr, compass_fsr;
    
    /* Initialize MPU-9250 without interrupt parameter since this has to be set independantly */
    DBG_LOG_DEV("Starting up MPU...");
1000a926:	481d      	ldr	r0, [pc, #116]	; (1000a99c <sms_mpu_initialize+0x80>)
1000a928:	4b1d      	ldr	r3, [pc, #116]	; (1000a9a0 <sms_mpu_initialize+0x84>)
1000a92a:	4798      	blx	r3
1000a92c:	481d      	ldr	r0, [pc, #116]	; (1000a9a4 <sms_mpu_initialize+0x88>)
1000a92e:	4b1e      	ldr	r3, [pc, #120]	; (1000a9a8 <sms_mpu_initialize+0x8c>)
1000a930:	4798      	blx	r3
    res = mpu_init(NULL);
1000a932:	2000      	movs	r0, #0
1000a934:	4b1d      	ldr	r3, [pc, #116]	; (1000a9ac <sms_mpu_initialize+0x90>)
1000a936:	4798      	blx	r3
    if(res) {
1000a938:	2800      	cmp	r0, #0
1000a93a:	d005      	beq.n	1000a948 <sms_mpu_initialize+0x2c>
        DBG_LOG_CONT_DEV(" failed!");
1000a93c:	481c      	ldr	r0, [pc, #112]	; (1000a9b0 <sms_mpu_initialize+0x94>)
1000a93e:	4b1a      	ldr	r3, [pc, #104]	; (1000a9a8 <sms_mpu_initialize+0x8c>)
1000a940:	4798      	blx	r3
        return -1;
1000a942:	2001      	movs	r0, #1
1000a944:	4240      	negs	r0, r0
1000a946:	e027      	b.n	1000a998 <sms_mpu_initialize+0x7c>
    }
    DBG_LOG_DEV("Setting up MPU...");
1000a948:	4814      	ldr	r0, [pc, #80]	; (1000a99c <sms_mpu_initialize+0x80>)
1000a94a:	4b15      	ldr	r3, [pc, #84]	; (1000a9a0 <sms_mpu_initialize+0x84>)
1000a94c:	4798      	blx	r3
1000a94e:	4819      	ldr	r0, [pc, #100]	; (1000a9b4 <sms_mpu_initialize+0x98>)
1000a950:	4b15      	ldr	r3, [pc, #84]	; (1000a9a8 <sms_mpu_initialize+0x8c>)
1000a952:	4798      	blx	r3
    mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL | INV_XYZ_COMPASS);
1000a954:	2079      	movs	r0, #121	; 0x79
1000a956:	4b18      	ldr	r3, [pc, #96]	; (1000a9b8 <sms_mpu_initialize+0x9c>)
1000a958:	4798      	blx	r3
    mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);
1000a95a:	2078      	movs	r0, #120	; 0x78
1000a95c:	4b17      	ldr	r3, [pc, #92]	; (1000a9bc <sms_mpu_initialize+0xa0>)
1000a95e:	4798      	blx	r3
    mpu_set_sample_rate(SMS_MPU_SAMPLE_RATE_HZ);
1000a960:	200a      	movs	r0, #10
1000a962:	4b17      	ldr	r3, [pc, #92]	; (1000a9c0 <sms_mpu_initialize+0xa4>)
1000a964:	4798      	blx	r3
    mpu_set_compass_sample_rate(SMS_MPU_COMPASS_RATE_HZ);
1000a966:	2001      	movs	r0, #1
1000a968:	4b16      	ldr	r3, [pc, #88]	; (1000a9c4 <sms_mpu_initialize+0xa8>)
1000a96a:	4798      	blx	r3
    mpu_get_sample_rate(&gyro_rate);
1000a96c:	a801      	add	r0, sp, #4
1000a96e:	4b16      	ldr	r3, [pc, #88]	; (1000a9c8 <sms_mpu_initialize+0xac>)
1000a970:	4798      	blx	r3
    mpu_get_accel_fsr(&accel_fsr);
1000a972:	466b      	mov	r3, sp
1000a974:	1dd8      	adds	r0, r3, #7
1000a976:	4b15      	ldr	r3, [pc, #84]	; (1000a9cc <sms_mpu_initialize+0xb0>)
1000a978:	4798      	blx	r3
    mpu_get_compass_fsr(&compass_fsr);
1000a97a:	466b      	mov	r3, sp
1000a97c:	1c98      	adds	r0, r3, #2
1000a97e:	4b14      	ldr	r3, [pc, #80]	; (1000a9d0 <sms_mpu_initialize+0xb4>)
1000a980:	4798      	blx	r3
    
    hal.sensors = (SMS_MPU_ACCEL_ON | SMS_MPU_GYRO_ON | SMS_MPU_COMPASS_ON);
    hal.dmp_features = (DMP_FEATURE_GYRO_CAL | DMP_FEATURE_SEND_RAW_ACCEL | DMP_FEATURE_SEND_ANY_GYRO);
    dmp_enable_feature(hal.dmp_features);
1000a982:	20f0      	movs	r0, #240	; 0xf0
1000a984:	0040      	lsls	r0, r0, #1
1000a986:	4b13      	ldr	r3, [pc, #76]	; (1000a9d4 <sms_mpu_initialize+0xb8>)
1000a988:	4798      	blx	r3
    dmp_set_fifo_rate(SMS_MPU_SAMPLE_RATE_HZ);
1000a98a:	200a      	movs	r0, #10
1000a98c:	4b12      	ldr	r3, [pc, #72]	; (1000a9d8 <sms_mpu_initialize+0xbc>)
1000a98e:	4798      	blx	r3
    mpu_set_dmp_state(1);
1000a990:	2001      	movs	r0, #1
1000a992:	4b12      	ldr	r3, [pc, #72]	; (1000a9dc <sms_mpu_initialize+0xc0>)
1000a994:	4798      	blx	r3
    hal.dmp_on = 1;
    
    return 0;
1000a996:	2000      	movs	r0, #0
}
1000a998:	b003      	add	sp, #12
1000a99a:	bd00      	pop	{pc}
1000a99c:	10015d9c 	.word	0x10015d9c
1000a9a0:	10014bf5 	.word	0x10014bf5
1000a9a4:	100166e0 	.word	0x100166e0
1000a9a8:	10014ad5 	.word	0x10014ad5
1000a9ac:	1000902d 	.word	0x1000902d
1000a9b0:	100166f4 	.word	0x100166f4
1000a9b4:	10016700 	.word	0x10016700
1000a9b8:	10008e45 	.word	0x10008e45
1000a9bc:	100089cd 	.word	0x100089cd
1000a9c0:	10008d71 	.word	0x10008d71
1000a9c4:	10008955 	.word	0x10008955
1000a9c8:	10008939 	.word	0x10008939
1000a9cc:	1000879d 	.word	0x1000879d
1000a9d0:	10009479 	.word	0x10009479
1000a9d4:	100098e9 	.word	0x100098e9
1000a9d8:	10009489 	.word	0x10009489
1000a9dc:	100093d5 	.word	0x100093d5

1000a9e0 <sms_led_switch_on>:
    sms_led_switch_off(SMS_LED_0_PIN);
}


void sms_led_switch_on(enum sms_leds led)
{
1000a9e0:	b510      	push	{r4, lr}
    gpio_pin_set_output_level(led, SMS_LED_ACTIVE);
1000a9e2:	2100      	movs	r1, #0
1000a9e4:	4b01      	ldr	r3, [pc, #4]	; (1000a9ec <sms_led_switch_on+0xc>)
1000a9e6:	4798      	blx	r3
}
1000a9e8:	bd10      	pop	{r4, pc}
1000a9ea:	46c0      	nop			; (mov r8, r8)
1000a9ec:	1000be49 	.word	0x1000be49

1000a9f0 <sms_led_switch_off>:


void sms_led_switch_off(enum sms_leds led)
{
1000a9f0:	b510      	push	{r4, lr}
    gpio_pin_set_output_level(led, SMS_LED_INACTIVE);
1000a9f2:	2101      	movs	r1, #1
1000a9f4:	4b01      	ldr	r3, [pc, #4]	; (1000a9fc <sms_led_switch_off+0xc>)
1000a9f6:	4798      	blx	r3
}
1000a9f8:	bd10      	pop	{r4, pc}
1000a9fa:	46c0      	nop			; (mov r8, r8)
1000a9fc:	1000be49 	.word	0x1000be49

1000aa00 <sms_led_gpio_init>:
 */ 

#include "sms_led.h"

void sms_led_gpio_init(void)
{
1000aa00:	b510      	push	{r4, lr}
1000aa02:	b082      	sub	sp, #8
    struct gpio_config config_gpio_pin;

    /* LED0 @ GPIO_LP_GPIO_22 */
    gpio_get_config_defaults(&config_gpio_pin);
1000aa04:	ac01      	add	r4, sp, #4
1000aa06:	0020      	movs	r0, r4
1000aa08:	4b0a      	ldr	r3, [pc, #40]	; (1000aa34 <sms_led_gpio_init+0x34>)
1000aa0a:	4798      	blx	r3
    config_gpio_pin.direction = GPIO_PIN_DIR_OUTPUT;
1000aa0c:	2301      	movs	r3, #1
1000aa0e:	7023      	strb	r3, [r4, #0]
    if(gpio_pin_set_config(SMS_LED_0_PIN, &config_gpio_pin) != STATUS_OK) {
1000aa10:	0021      	movs	r1, r4
1000aa12:	2016      	movs	r0, #22
1000aa14:	4b08      	ldr	r3, [pc, #32]	; (1000aa38 <sms_led_gpio_init+0x38>)
1000aa16:	4798      	blx	r3
1000aa18:	2800      	cmp	r0, #0
1000aa1a:	d005      	beq.n	1000aa28 <sms_led_gpio_init+0x28>
        DBG_LOG_DEV("[sms_led_gpio_init]\tproblem while setting up led0");
1000aa1c:	4807      	ldr	r0, [pc, #28]	; (1000aa3c <sms_led_gpio_init+0x3c>)
1000aa1e:	4b08      	ldr	r3, [pc, #32]	; (1000aa40 <sms_led_gpio_init+0x40>)
1000aa20:	4798      	blx	r3
1000aa22:	4808      	ldr	r0, [pc, #32]	; (1000aa44 <sms_led_gpio_init+0x44>)
1000aa24:	4b08      	ldr	r3, [pc, #32]	; (1000aa48 <sms_led_gpio_init+0x48>)
1000aa26:	4798      	blx	r3
    }
    sms_led_switch_off(SMS_LED_0_PIN);
1000aa28:	2016      	movs	r0, #22
1000aa2a:	4b08      	ldr	r3, [pc, #32]	; (1000aa4c <sms_led_gpio_init+0x4c>)
1000aa2c:	4798      	blx	r3
}
1000aa2e:	b002      	add	sp, #8
1000aa30:	bd10      	pop	{r4, pc}
1000aa32:	46c0      	nop			; (mov r8, r8)
1000aa34:	1000bbe1 	.word	0x1000bbe1
1000aa38:	1000bbf1 	.word	0x1000bbf1
1000aa3c:	10015d9c 	.word	0x10015d9c
1000aa40:	10014bf5 	.word	0x10014bf5
1000aa44:	10016714 	.word	0x10016714
1000aa48:	10014ad5 	.word	0x10014ad5
1000aa4c:	1000a9f1 	.word	0x1000a9f1

1000aa50 <sms_led_toggle>:
    gpio_pin_set_output_level(led, SMS_LED_INACTIVE);
}


void sms_led_toggle(enum sms_leds led)
{
1000aa50:	b510      	push	{r4, lr}
1000aa52:	0004      	movs	r4, r0
}


bool sms_led_get_state(enum sms_leds led)
{
    return gpio_pin_get_output_level(led);
1000aa54:	4b05      	ldr	r3, [pc, #20]	; (1000aa6c <sms_led_toggle+0x1c>)
1000aa56:	4798      	blx	r3


void sms_led_toggle(enum sms_leds led)
{
    bool state = sms_led_get_state(led);
    if(state == SMS_LED_ACTIVE) sms_led_switch_off(led);
1000aa58:	2800      	cmp	r0, #0
1000aa5a:	d103      	bne.n	1000aa64 <sms_led_toggle+0x14>
1000aa5c:	0020      	movs	r0, r4
1000aa5e:	4b04      	ldr	r3, [pc, #16]	; (1000aa70 <sms_led_toggle+0x20>)
1000aa60:	4798      	blx	r3
1000aa62:	e002      	b.n	1000aa6a <sms_led_toggle+0x1a>
    else sms_led_switch_on(led);
1000aa64:	0020      	movs	r0, r4
1000aa66:	4b03      	ldr	r3, [pc, #12]	; (1000aa74 <sms_led_toggle+0x24>)
1000aa68:	4798      	blx	r3
}
1000aa6a:	bd10      	pop	{r4, pc}
1000aa6c:	1000bdf9 	.word	0x1000bdf9
1000aa70:	1000a9f1 	.word	0x1000a9f1
1000aa74:	1000a9e1 	.word	0x1000a9e1

1000aa78 <sms_led_blink_start>:
    return gpio_pin_get_output_level(led);
}


void sms_led_blink_start(enum sms_leds led)
{
1000aa78:	b510      	push	{r4, lr}
    sms_led_switch_on(led);
1000aa7a:	4b0c      	ldr	r3, [pc, #48]	; (1000aaac <sms_led_blink_start+0x34>)
1000aa7c:	4798      	blx	r3
    sms_led_blink_cnt = 0;
1000aa7e:	2200      	movs	r2, #0
1000aa80:	4b0b      	ldr	r3, [pc, #44]	; (1000aab0 <sms_led_blink_start+0x38>)
1000aa82:	701a      	strb	r2, [r3, #0]
    uint32_t delay = 0;
    switch(timer2_current_mode) {
1000aa84:	4b0b      	ldr	r3, [pc, #44]	; (1000aab4 <sms_led_blink_start+0x3c>)
1000aa86:	781b      	ldrb	r3, [r3, #0]
1000aa88:	b2db      	uxtb	r3, r3
1000aa8a:	2b02      	cmp	r3, #2
1000aa8c:	d002      	beq.n	1000aa94 <sms_led_blink_start+0x1c>
1000aa8e:	2b03      	cmp	r3, #3
1000aa90:	d002      	beq.n	1000aa98 <sms_led_blink_start+0x20>
1000aa92:	e004      	b.n	1000aa9e <sms_led_blink_start+0x26>
        case TIMER2_MODE_LED_STARTUP:
        delay = SMS_BLINK_STARTUP_MS;
1000aa94:	2164      	movs	r1, #100	; 0x64
1000aa96:	e003      	b.n	1000aaa0 <sms_led_blink_start+0x28>
        break;
        
        case TIMER2_MODE_LED_SHUTDOWN:
        delay = SMS_BLINK_SHTDWN_MS;
1000aa98:	21c8      	movs	r1, #200	; 0xc8
1000aa9a:	0049      	lsls	r1, r1, #1
        break;
1000aa9c:	e000      	b.n	1000aaa0 <sms_led_blink_start+0x28>

void sms_led_blink_start(enum sms_leds led)
{
    sms_led_switch_on(led);
    sms_led_blink_cnt = 0;
    uint32_t delay = 0;
1000aa9e:	2100      	movs	r1, #0
        
        default:
        break;
    }

    sms_dualtimer_start(TIMER_UNIT_MS, delay, DUALTIMER_TIMER2);
1000aaa0:	2201      	movs	r2, #1
1000aaa2:	2001      	movs	r0, #1
1000aaa4:	4b04      	ldr	r3, [pc, #16]	; (1000aab8 <sms_led_blink_start+0x40>)
1000aaa6:	4798      	blx	r3
}
1000aaa8:	bd10      	pop	{r4, pc}
1000aaaa:	46c0      	nop			; (mov r8, r8)
1000aaac:	1000a9e1 	.word	0x1000a9e1
1000aab0:	10019a30 	.word	0x10019a30
1000aab4:	10019a0d 	.word	0x10019a0d
1000aab8:	1000b071 	.word	0x1000b071

1000aabc <sms_pressure_ms58_reset>:
    }
    return STATUS_ERR_IO;
}

void sms_pressure_ms58_reset(void)
{
1000aabc:	b510      	push	{r4, lr}
1000aabe:	b082      	sub	sp, #8
    //DBG_LOG_DEV("[sms_pressure_ms58_reset]\twriting reset command");
    spi_wdata[0] = MS58_RESET;
1000aac0:	4a05      	ldr	r2, [pc, #20]	; (1000aad8 <sms_pressure_ms58_reset+0x1c>)
1000aac2:	231e      	movs	r3, #30
1000aac4:	7013      	strb	r3, [r2, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
1000aac6:	3b1d      	subs	r3, #29
1000aac8:	9300      	str	r3, [sp, #0]
1000aaca:	4b04      	ldr	r3, [pc, #16]	; (1000aadc <sms_pressure_ms58_reset+0x20>)
1000aacc:	4904      	ldr	r1, [pc, #16]	; (1000aae0 <sms_pressure_ms58_reset+0x24>)
1000aace:	4805      	ldr	r0, [pc, #20]	; (1000aae4 <sms_pressure_ms58_reset+0x28>)
1000aad0:	4c05      	ldr	r4, [pc, #20]	; (1000aae8 <sms_pressure_ms58_reset+0x2c>)
1000aad2:	47a0      	blx	r4
}
1000aad4:	b002      	add	sp, #8
1000aad6:	bd10      	pop	{r4, pc}
1000aad8:	10019960 	.word	0x10019960
1000aadc:	10019950 	.word	0x10019950
1000aae0:	10019a10 	.word	0x10019a10
1000aae4:	10019a1c 	.word	0x10019a1c
1000aae8:	1000af51 	.word	0x1000af51

1000aaec <sms_pressure_startup>:
    gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, false);
}


void sms_pressure_startup(void)
{
1000aaec:	b510      	push	{r4, lr}
    DBG_LOG_DEV("[sms_pressure_startup]\t\tStarting pressure sensor");
1000aaee:	480d      	ldr	r0, [pc, #52]	; (1000ab24 <sms_pressure_startup+0x38>)
1000aaf0:	4b0d      	ldr	r3, [pc, #52]	; (1000ab28 <sms_pressure_startup+0x3c>)
1000aaf2:	4798      	blx	r3
1000aaf4:	480d      	ldr	r0, [pc, #52]	; (1000ab2c <sms_pressure_startup+0x40>)
1000aaf6:	4b0e      	ldr	r3, [pc, #56]	; (1000ab30 <sms_pressure_startup+0x44>)
1000aaf8:	4798      	blx	r3
    //gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, true); // switch on MS58 pressure sensor
    /* Disable buttons for reset time (~3 ms) to avoid conflict with dualtimer1 */
    sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
1000aafa:	2101      	movs	r1, #1
1000aafc:	2001      	movs	r0, #1
1000aafe:	4b0d      	ldr	r3, [pc, #52]	; (1000ab34 <sms_pressure_startup+0x48>)
1000ab00:	4798      	blx	r3
    pressure_device.ms58_device.current_state = MS58_STATE_RESETTING;
1000ab02:	4b0d      	ldr	r3, [pc, #52]	; (1000ab38 <sms_pressure_startup+0x4c>)
1000ab04:	2101      	movs	r1, #1
1000ab06:	2225      	movs	r2, #37	; 0x25
1000ab08:	5499      	strb	r1, [r3, r2]
    pressure_device.ms58_device.reset_done = false;
1000ab0a:	2200      	movs	r2, #0
1000ab0c:	705a      	strb	r2, [r3, #1]
    /* Write the reset command to MS58 */
    sms_pressure_ms58_reset();
1000ab0e:	4b0b      	ldr	r3, [pc, #44]	; (1000ab3c <sms_pressure_startup+0x50>)
1000ab10:	4798      	blx	r3
    timer1_current_mode = TIMER1_MODE_MS58_RESET;
1000ab12:	2202      	movs	r2, #2
1000ab14:	4b0a      	ldr	r3, [pc, #40]	; (1000ab40 <sms_pressure_startup+0x54>)
1000ab16:	701a      	strb	r2, [r3, #0]
    //ulp_ready = false;
    sms_dualtimer_start(TIMER_UNIT_MS, MS58_RESET_WAIT_MS, DUALTIMER_TIMER1);
1000ab18:	2200      	movs	r2, #0
1000ab1a:	2103      	movs	r1, #3
1000ab1c:	2001      	movs	r0, #1
1000ab1e:	4b09      	ldr	r3, [pc, #36]	; (1000ab44 <sms_pressure_startup+0x58>)
1000ab20:	4798      	blx	r3
}
1000ab22:	bd10      	pop	{r4, pc}
1000ab24:	10015d9c 	.word	0x10015d9c
1000ab28:	10014bf5 	.word	0x10014bf5
1000ab2c:	10016788 	.word	0x10016788
1000ab30:	10014ad5 	.word	0x10014ad5
1000ab34:	1000a4d1 	.word	0x1000a4d1
1000ab38:	10019970 	.word	0x10019970
1000ab3c:	1000aabd 	.word	0x1000aabd
1000ab40:	10019874 	.word	0x10019874
1000ab44:	1000b071 	.word	0x1000b071

1000ab48 <sms_pressure_ms58_read_prom>:
    spi_wdata[0] = MS58_RESET;
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
}

enum status_code sms_pressure_ms58_read_prom(void)
{
1000ab48:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ab4a:	4657      	mov	r7, sl
1000ab4c:	b480      	push	{r7}
1000ab4e:	b082      	sub	sp, #8
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] reading bytes... ");
    spi_wdata[0] = MS58_PROM_READ_1;
1000ab50:	4d37      	ldr	r5, [pc, #220]	; (1000ac30 <sms_pressure_ms58_read_prom+0xe8>)
1000ab52:	23a2      	movs	r3, #162	; 0xa2
1000ab54:	702b      	strb	r3, [r5, #0]
    spi_wdata[1] = 0x00;
1000ab56:	2300      	movs	r3, #0
1000ab58:	706b      	strb	r3, [r5, #1]
    spi_wdata[2] = 0x00;
1000ab5a:	70ab      	strb	r3, [r5, #2]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000ab5c:	4c35      	ldr	r4, [pc, #212]	; (1000ac34 <sms_pressure_ms58_read_prom+0xec>)
1000ab5e:	3303      	adds	r3, #3
1000ab60:	469a      	mov	sl, r3
1000ab62:	9300      	str	r3, [sp, #0]
1000ab64:	0023      	movs	r3, r4
1000ab66:	002a      	movs	r2, r5
1000ab68:	4933      	ldr	r1, [pc, #204]	; (1000ac38 <sms_pressure_ms58_read_prom+0xf0>)
1000ab6a:	4834      	ldr	r0, [pc, #208]	; (1000ac3c <sms_pressure_ms58_read_prom+0xf4>)
1000ab6c:	4f34      	ldr	r7, [pc, #208]	; (1000ac40 <sms_pressure_ms58_read_prom+0xf8>)
1000ab6e:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.ms58_device.prom_values[1] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000ab70:	4e34      	ldr	r6, [pc, #208]	; (1000ac44 <sms_pressure_ms58_read_prom+0xfc>)
1000ab72:	7863      	ldrb	r3, [r4, #1]
1000ab74:	021b      	lsls	r3, r3, #8
1000ab76:	78a2      	ldrb	r2, [r4, #2]
1000ab78:	4313      	orrs	r3, r2
1000ab7a:	80f3      	strh	r3, [r6, #6]

    spi_wdata[0] = MS58_PROM_READ_2;
1000ab7c:	23a4      	movs	r3, #164	; 0xa4
1000ab7e:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000ab80:	4653      	mov	r3, sl
1000ab82:	9300      	str	r3, [sp, #0]
1000ab84:	0023      	movs	r3, r4
1000ab86:	002a      	movs	r2, r5
1000ab88:	492b      	ldr	r1, [pc, #172]	; (1000ac38 <sms_pressure_ms58_read_prom+0xf0>)
1000ab8a:	482c      	ldr	r0, [pc, #176]	; (1000ac3c <sms_pressure_ms58_read_prom+0xf4>)
1000ab8c:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.ms58_device.prom_values[2] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000ab8e:	7863      	ldrb	r3, [r4, #1]
1000ab90:	021b      	lsls	r3, r3, #8
1000ab92:	78a2      	ldrb	r2, [r4, #2]
1000ab94:	4313      	orrs	r3, r2
1000ab96:	8133      	strh	r3, [r6, #8]

    spi_wdata[0] = MS58_PROM_READ_3;
1000ab98:	23a6      	movs	r3, #166	; 0xa6
1000ab9a:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000ab9c:	4653      	mov	r3, sl
1000ab9e:	9300      	str	r3, [sp, #0]
1000aba0:	0023      	movs	r3, r4
1000aba2:	002a      	movs	r2, r5
1000aba4:	4924      	ldr	r1, [pc, #144]	; (1000ac38 <sms_pressure_ms58_read_prom+0xf0>)
1000aba6:	4825      	ldr	r0, [pc, #148]	; (1000ac3c <sms_pressure_ms58_read_prom+0xf4>)
1000aba8:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.ms58_device.prom_values[3] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000abaa:	7863      	ldrb	r3, [r4, #1]
1000abac:	021b      	lsls	r3, r3, #8
1000abae:	78a2      	ldrb	r2, [r4, #2]
1000abb0:	4313      	orrs	r3, r2
1000abb2:	8173      	strh	r3, [r6, #10]

    spi_wdata[0] = MS58_PROM_READ_4;
1000abb4:	23a8      	movs	r3, #168	; 0xa8
1000abb6:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000abb8:	4653      	mov	r3, sl
1000abba:	9300      	str	r3, [sp, #0]
1000abbc:	0023      	movs	r3, r4
1000abbe:	002a      	movs	r2, r5
1000abc0:	491d      	ldr	r1, [pc, #116]	; (1000ac38 <sms_pressure_ms58_read_prom+0xf0>)
1000abc2:	481e      	ldr	r0, [pc, #120]	; (1000ac3c <sms_pressure_ms58_read_prom+0xf4>)
1000abc4:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.ms58_device.prom_values[4] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000abc6:	7863      	ldrb	r3, [r4, #1]
1000abc8:	021b      	lsls	r3, r3, #8
1000abca:	78a2      	ldrb	r2, [r4, #2]
1000abcc:	4313      	orrs	r3, r2
1000abce:	81b3      	strh	r3, [r6, #12]

    spi_wdata[0] = MS58_PROM_READ_5;
1000abd0:	23aa      	movs	r3, #170	; 0xaa
1000abd2:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000abd4:	4653      	mov	r3, sl
1000abd6:	9300      	str	r3, [sp, #0]
1000abd8:	0023      	movs	r3, r4
1000abda:	002a      	movs	r2, r5
1000abdc:	4916      	ldr	r1, [pc, #88]	; (1000ac38 <sms_pressure_ms58_read_prom+0xf0>)
1000abde:	4817      	ldr	r0, [pc, #92]	; (1000ac3c <sms_pressure_ms58_read_prom+0xf4>)
1000abe0:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.ms58_device.prom_values[5] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000abe2:	7863      	ldrb	r3, [r4, #1]
1000abe4:	021b      	lsls	r3, r3, #8
1000abe6:	78a2      	ldrb	r2, [r4, #2]
1000abe8:	4313      	orrs	r3, r2
1000abea:	81f3      	strh	r3, [r6, #14]

    spi_wdata[0] = MS58_PROM_READ_6;
1000abec:	23ac      	movs	r3, #172	; 0xac
1000abee:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000abf0:	4653      	mov	r3, sl
1000abf2:	9300      	str	r3, [sp, #0]
1000abf4:	0023      	movs	r3, r4
1000abf6:	002a      	movs	r2, r5
1000abf8:	490f      	ldr	r1, [pc, #60]	; (1000ac38 <sms_pressure_ms58_read_prom+0xf0>)
1000abfa:	4810      	ldr	r0, [pc, #64]	; (1000ac3c <sms_pressure_ms58_read_prom+0xf4>)
1000abfc:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.ms58_device.prom_values[6] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000abfe:	7863      	ldrb	r3, [r4, #1]
1000ac00:	021b      	lsls	r3, r3, #8
1000ac02:	78a2      	ldrb	r2, [r4, #2]
1000ac04:	4313      	orrs	r3, r2
1000ac06:	8233      	strh	r3, [r6, #16]

    spi_wdata[0] = MS58_PROM_READ_7;
1000ac08:	23ae      	movs	r3, #174	; 0xae
1000ac0a:	702b      	strb	r3, [r5, #0]
    sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 3);
1000ac0c:	4653      	mov	r3, sl
1000ac0e:	9300      	str	r3, [sp, #0]
1000ac10:	0023      	movs	r3, r4
1000ac12:	002a      	movs	r2, r5
1000ac14:	4908      	ldr	r1, [pc, #32]	; (1000ac38 <sms_pressure_ms58_read_prom+0xf0>)
1000ac16:	4809      	ldr	r0, [pc, #36]	; (1000ac3c <sms_pressure_ms58_read_prom+0xf4>)
1000ac18:	47b8      	blx	r7
    //DBG_LOG_DEV("[sms_pressure_ms58_read_prom] wdata[0]: 0x%02x, rdata[0]: 0x%02x\n\r  wdata[1]: 0x%02x, rdata[1]: 0x%02x\n\r  wdata[2]: 0x%02x, rdata[2]: 0x%02x", spi_wdata[0], spi_rdata[0], spi_wdata[1], spi_rdata[1], spi_wdata[2], spi_rdata[2]);
    pressure_device.ms58_device.prom_values[7] = (spi_rdata[1] << 8) | (spi_rdata[2]);
1000ac1a:	7863      	ldrb	r3, [r4, #1]
1000ac1c:	021b      	lsls	r3, r3, #8
1000ac1e:	78a2      	ldrb	r2, [r4, #2]
1000ac20:	4313      	orrs	r3, r2
1000ac22:	8273      	strh	r3, [r6, #18]
    //for(uint8_t i = 1; i < MS58_PROM_VALUES_MAX; i++) {
        //DBG_LOG_DEV("  C%d -> %d", (i+1), ms58_device.prom_values[i]);
    //}

    return STATUS_OK;
}
1000ac24:	2000      	movs	r0, #0
1000ac26:	b002      	add	sp, #8
1000ac28:	bc04      	pop	{r2}
1000ac2a:	4692      	mov	sl, r2
1000ac2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ac2e:	46c0      	nop			; (mov r8, r8)
1000ac30:	10019960 	.word	0x10019960
1000ac34:	10019950 	.word	0x10019950
1000ac38:	10019a10 	.word	0x10019a10
1000ac3c:	10019a1c 	.word	0x10019a1c
1000ac40:	1000af51 	.word	0x1000af51
1000ac44:	10019970 	.word	0x10019970

1000ac48 <sms_pressure_init>:
    //ulp_ready = false;
    sms_dualtimer_start(TIMER_UNIT_MS, MS58_RESET_WAIT_MS, DUALTIMER_TIMER1);
}

enum status_code sms_pressure_init(void)
{
1000ac48:	b510      	push	{r4, lr}
    /* Read the PROM values */
    if(sms_pressure_ms58_read_prom() == STATUS_OK) {
1000ac4a:	4b06      	ldr	r3, [pc, #24]	; (1000ac64 <sms_pressure_init+0x1c>)
1000ac4c:	4798      	blx	r3
1000ac4e:	2800      	cmp	r0, #0
1000ac50:	d106      	bne.n	1000ac60 <sms_pressure_init+0x18>
        pressure_device.ms58_device.init_ok = true;
1000ac52:	4b05      	ldr	r3, [pc, #20]	; (1000ac68 <sms_pressure_init+0x20>)
1000ac54:	2201      	movs	r2, #1
1000ac56:	709a      	strb	r2, [r3, #2]
        pressure_device.ms58_device.current_state = MS58_STATE_READY;
1000ac58:	2102      	movs	r1, #2
1000ac5a:	3224      	adds	r2, #36	; 0x24
1000ac5c:	5499      	strb	r1, [r3, r2]
        /* Enable buttons again */
        //sms_button_toggle_interrupts(SMS_EXTINT_ENABLE);
        return STATUS_OK;
1000ac5e:	e000      	b.n	1000ac62 <sms_pressure_init+0x1a>
    }
    return STATUS_ERR_IO;
1000ac60:	2010      	movs	r0, #16
}
1000ac62:	bd10      	pop	{r4, pc}
1000ac64:	1000ab49 	.word	0x1000ab49
1000ac68:	10019970 	.word	0x10019970

1000ac6c <sms_pressure_ms58_read_data>:
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
    }        
}

enum status_code sms_pressure_ms58_read_data(void)
{
1000ac6c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ac6e:	4657      	mov	r7, sl
1000ac70:	464e      	mov	r6, r9
1000ac72:	b4c0      	push	{r6, r7}
1000ac74:	b083      	sub	sp, #12
    switch(pressure_device.ms58_device.current_state) {
1000ac76:	2325      	movs	r3, #37	; 0x25
1000ac78:	4a2c      	ldr	r2, [pc, #176]	; (1000ad2c <sms_pressure_ms58_read_data+0xc0>)
1000ac7a:	5cd3      	ldrb	r3, [r2, r3]
1000ac7c:	2b03      	cmp	r3, #3
1000ac7e:	d002      	beq.n	1000ac86 <sms_pressure_ms58_read_data+0x1a>
1000ac80:	2b04      	cmp	r3, #4
1000ac82:	d025      	beq.n	1000acd0 <sms_pressure_ms58_read_data+0x64>
1000ac84:	e04b      	b.n	1000ad1e <sms_pressure_ms58_read_data+0xb2>
        case MS58_STATE_CONV_PRESSURE:
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] reading ADC pressure values...");
        spi_wdata[0] = MS58_ADC_READ;
1000ac86:	4c2a      	ldr	r4, [pc, #168]	; (1000ad30 <sms_pressure_ms58_read_data+0xc4>)
1000ac88:	2300      	movs	r3, #0
1000ac8a:	7023      	strb	r3, [r4, #0]
        spi_wdata[1] = MS58_ADC_READ;
1000ac8c:	7063      	strb	r3, [r4, #1]
        spi_wdata[2] = MS58_ADC_READ;
1000ac8e:	70a3      	strb	r3, [r4, #2]
        spi_wdata[3] = MS58_ADC_READ;
1000ac90:	70e3      	strb	r3, [r4, #3]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 4);
1000ac92:	4d28      	ldr	r5, [pc, #160]	; (1000ad34 <sms_pressure_ms58_read_data+0xc8>)
1000ac94:	2704      	movs	r7, #4
1000ac96:	9700      	str	r7, [sp, #0]
1000ac98:	002b      	movs	r3, r5
1000ac9a:	0022      	movs	r2, r4
1000ac9c:	4926      	ldr	r1, [pc, #152]	; (1000ad38 <sms_pressure_ms58_read_data+0xcc>)
1000ac9e:	4827      	ldr	r0, [pc, #156]	; (1000ad3c <sms_pressure_ms58_read_data+0xd0>)
1000aca0:	4e27      	ldr	r6, [pc, #156]	; (1000ad40 <sms_pressure_ms58_read_data+0xd4>)
1000aca2:	46b2      	mov	sl, r6
1000aca4:	47b0      	blx	r6
        pressure_device.ms58_device.adc_values[MS58_TYPE_PRESS] = ((spi_rdata[1] << 16) | (spi_rdata[2] << 8) | (spi_rdata[3]));
1000aca6:	4e21      	ldr	r6, [pc, #132]	; (1000ad2c <sms_pressure_ms58_read_data+0xc0>)
1000aca8:	786b      	ldrb	r3, [r5, #1]
1000acaa:	041a      	lsls	r2, r3, #16
1000acac:	78ab      	ldrb	r3, [r5, #2]
1000acae:	021b      	lsls	r3, r3, #8
1000acb0:	4313      	orrs	r3, r2
1000acb2:	78ea      	ldrb	r2, [r5, #3]
1000acb4:	4313      	orrs	r3, r2
1000acb6:	6173      	str	r3, [r6, #20]
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] D1 -> %ld", ms58_device.adc_values[MS58_TYPE_PRESS]);
        
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] starting D2 conversion");
        spi_wdata[0] = MS58_CONV_D2_512;
1000acb8:	2352      	movs	r3, #82	; 0x52
1000acba:	7023      	strb	r3, [r4, #0]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
1000acbc:	3b51      	subs	r3, #81	; 0x51
1000acbe:	9300      	str	r3, [sp, #0]
1000acc0:	002b      	movs	r3, r5
1000acc2:	0022      	movs	r2, r4
1000acc4:	491c      	ldr	r1, [pc, #112]	; (1000ad38 <sms_pressure_ms58_read_data+0xcc>)
1000acc6:	481d      	ldr	r0, [pc, #116]	; (1000ad3c <sms_pressure_ms58_read_data+0xd0>)
1000acc8:	47d0      	blx	sl
        pressure_device.ms58_device.current_state = MS58_STATE_CONV_TEMPERATURE;
1000acca:	2325      	movs	r3, #37	; 0x25
1000accc:	54f7      	strb	r7, [r6, r3]
        break;
1000acce:	e026      	b.n	1000ad1e <sms_pressure_ms58_read_data+0xb2>
        
        case MS58_STATE_CONV_TEMPERATURE:
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] reading ADC temperature values...");
        spi_wdata[0] = MS58_ADC_READ;
1000acd0:	4c17      	ldr	r4, [pc, #92]	; (1000ad30 <sms_pressure_ms58_read_data+0xc4>)
1000acd2:	2300      	movs	r3, #0
1000acd4:	7023      	strb	r3, [r4, #0]
        spi_wdata[1] = MS58_ADC_READ;
1000acd6:	7063      	strb	r3, [r4, #1]
        spi_wdata[2] = MS58_ADC_READ;
1000acd8:	70a3      	strb	r3, [r4, #2]
        spi_wdata[3] = MS58_ADC_READ;
1000acda:	70e3      	strb	r3, [r4, #3]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 4);
1000acdc:	4d15      	ldr	r5, [pc, #84]	; (1000ad34 <sms_pressure_ms58_read_data+0xc8>)
1000acde:	3304      	adds	r3, #4
1000ace0:	9300      	str	r3, [sp, #0]
1000ace2:	002b      	movs	r3, r5
1000ace4:	0022      	movs	r2, r4
1000ace6:	4914      	ldr	r1, [pc, #80]	; (1000ad38 <sms_pressure_ms58_read_data+0xcc>)
1000ace8:	4814      	ldr	r0, [pc, #80]	; (1000ad3c <sms_pressure_ms58_read_data+0xd0>)
1000acea:	4e15      	ldr	r6, [pc, #84]	; (1000ad40 <sms_pressure_ms58_read_data+0xd4>)
1000acec:	46b1      	mov	r9, r6
1000acee:	47b0      	blx	r6
        pressure_device.ms58_device.adc_values[MS58_TYPE_TEMP] = ((spi_rdata[1] << 16) | (spi_rdata[2] << 8) | (spi_rdata[3]));
1000acf0:	4e0e      	ldr	r6, [pc, #56]	; (1000ad2c <sms_pressure_ms58_read_data+0xc0>)
1000acf2:	786b      	ldrb	r3, [r5, #1]
1000acf4:	041a      	lsls	r2, r3, #16
1000acf6:	78ab      	ldrb	r3, [r5, #2]
1000acf8:	021b      	lsls	r3, r3, #8
1000acfa:	4313      	orrs	r3, r2
1000acfc:	78ea      	ldrb	r2, [r5, #3]
1000acfe:	4313      	orrs	r3, r2
1000ad00:	61b3      	str	r3, [r6, #24]
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] D2 -> %ld", ms58_device.adc_values[MS58_TYPE_TEMP]);
        
        //DBG_LOG_DEV("[sms_pressure_ms58_read_data] starting D1 conversion");
        spi_wdata[0] = MS58_CONV_D1_512;
1000ad02:	2342      	movs	r3, #66	; 0x42
1000ad04:	7023      	strb	r3, [r4, #0]
        sms_spi_master_transceive(&spi_master_ms58_instance, &spi_slave_ms58_instance, spi_wdata, spi_rdata, 1);
1000ad06:	2701      	movs	r7, #1
1000ad08:	9700      	str	r7, [sp, #0]
1000ad0a:	002b      	movs	r3, r5
1000ad0c:	0022      	movs	r2, r4
1000ad0e:	490a      	ldr	r1, [pc, #40]	; (1000ad38 <sms_pressure_ms58_read_data+0xcc>)
1000ad10:	480a      	ldr	r0, [pc, #40]	; (1000ad3c <sms_pressure_ms58_read_data+0xd0>)
1000ad12:	47c8      	blx	r9
        pressure_device.ms58_device.current_state = MS58_STATE_CONV_PRESSURE;
1000ad14:	2203      	movs	r2, #3
1000ad16:	2325      	movs	r3, #37	; 0x25
1000ad18:	54f2      	strb	r2, [r6, r3]
        pressure_device.ms58_device.data_complete = true;
1000ad1a:	3b01      	subs	r3, #1
1000ad1c:	54f7      	strb	r7, [r6, r3]
        case MS58_STATE_NONE:
        default:
        break;
    }
    return STATUS_OK;
}
1000ad1e:	2000      	movs	r0, #0
1000ad20:	b003      	add	sp, #12
1000ad22:	bc0c      	pop	{r2, r3}
1000ad24:	4691      	mov	r9, r2
1000ad26:	469a      	mov	sl, r3
1000ad28:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ad2a:	46c0      	nop			; (mov r8, r8)
1000ad2c:	10019970 	.word	0x10019970
1000ad30:	10019960 	.word	0x10019960
1000ad34:	10019950 	.word	0x10019950
1000ad38:	10019a10 	.word	0x10019a10
1000ad3c:	10019a1c 	.word	0x10019a1c
1000ad40:	1000af51 	.word	0x1000af51

1000ad44 <sms_pressure_ms58_calculate>:

void sms_pressure_ms58_calculate(void)
{
1000ad44:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ad46:	464f      	mov	r7, r9
1000ad48:	b480      	push	{r7}
1000ad4a:	b082      	sub	sp, #8
    ***************************/
    /* dT = D2 - Tref = D2 - C5*2^8 */
    /* tv1: 33464 * 2^8 = 8566784 */
    tv1 = ((int64_t)(pressure_device.ms58_device.prom_values[5]) << 8);
    /* deltaT: 8569150 - 8566784 = 2366 */
    deltaT = (int32_t)((int64_t)pressure_device.ms58_device.adc_values[MS58_TYPE_TEMP] - tv1);
1000ad4c:	4d26      	ldr	r5, [pc, #152]	; (1000ade8 <sms_pressure_ms58_calculate+0xa4>)

    /* TEMP = 20C + dT*TEMPSENS = 2000 + dT * C6/2^23 */
    /* tv1: 28312 * 2366 = 66986192 */
    tv1 = ((int64_t)pressure_device.ms58_device.prom_values[6] * (int64_t)deltaT);
1000ad4e:	89ec      	ldrh	r4, [r5, #14]
1000ad50:	0224      	lsls	r4, r4, #8
1000ad52:	69ab      	ldr	r3, [r5, #24]
1000ad54:	1b1c      	subs	r4, r3, r4
1000ad56:	17e3      	asrs	r3, r4, #31
1000ad58:	001e      	movs	r6, r3
    /* tv2: 66986192 / 2^23 = 7(.985376358) */
    tv2 = (tv1 >> 23);
    /* temp: 7 + 2000 = 2007 */
    pressure_device.ms58_device.temperature = (int32_t)(tv2 + 2000);
1000ad5a:	8a28      	ldrh	r0, [r5, #16]
1000ad5c:	4a23      	ldr	r2, [pc, #140]	; (1000adec <sms_pressure_ms58_calculate+0xa8>)
1000ad5e:	4691      	mov	r9, r2
1000ad60:	0022      	movs	r2, r4
1000ad62:	2100      	movs	r1, #0
1000ad64:	47c8      	blx	r9
1000ad66:	0249      	lsls	r1, r1, #9
1000ad68:	0dc0      	lsrs	r0, r0, #23
1000ad6a:	4308      	orrs	r0, r1
1000ad6c:	23fa      	movs	r3, #250	; 0xfa
1000ad6e:	00db      	lsls	r3, r3, #3
1000ad70:	469c      	mov	ip, r3
1000ad72:	4460      	add	r0, ip
1000ad74:	6228      	str	r0, [r5, #32]
    /* tv2: 23282 * 2366 = 55085212 */
    tv2 = ((int64_t)pressure_device.ms58_device.prom_values[4] * (int64_t)deltaT);
    /* tv3: 55085212 / 2^7 = 430353(.21875) */
    tv3 = (tv2 >> 7);
    /* offset: 2419851264 + 430353 = 2420281617 */
    offset = (tv1 + tv3);
1000ad76:	89a8      	ldrh	r0, [r5, #12]
1000ad78:	0022      	movs	r2, r4
1000ad7a:	9601      	str	r6, [sp, #4]
1000ad7c:	0033      	movs	r3, r6
1000ad7e:	2100      	movs	r1, #0
1000ad80:	47c8      	blx	r9
1000ad82:	064e      	lsls	r6, r1, #25
1000ad84:	09c2      	lsrs	r2, r0, #7
1000ad86:	4332      	orrs	r2, r6
1000ad88:	11cb      	asrs	r3, r1, #7
1000ad8a:	892e      	ldrh	r6, [r5, #8]
1000ad8c:	2100      	movs	r1, #0
1000ad8e:	0430      	lsls	r0, r6, #16
1000ad90:	1812      	adds	r2, r2, r0
1000ad92:	414b      	adcs	r3, r1
1000ad94:	0016      	movs	r6, r2
1000ad96:	001f      	movs	r7, r3
    /* sensitivity: 1314881536 + 215500 = 1315097036 */
    sensitivity = (tv1 + tv3);

    /* P = D1*SENS - OFF = (D1*SENS/2^21 - OFF)/2^15 */
    /* tv1: (9085466 * 1315097036) / 2^21 = 5697378829(.612148284) */
    tv1 = (((int64_t)pressure_device.ms58_device.adc_values[MS58_TYPE_PRESS] * sensitivity) >> 21);
1000ad98:	8968      	ldrh	r0, [r5, #10]
1000ad9a:	0022      	movs	r2, r4
1000ad9c:	9b01      	ldr	r3, [sp, #4]
1000ad9e:	2100      	movs	r1, #0
1000ada0:	47c8      	blx	r9
1000ada2:	060c      	lsls	r4, r1, #24
1000ada4:	0a02      	lsrs	r2, r0, #8
1000ada6:	4322      	orrs	r2, r4
1000ada8:	120b      	asrs	r3, r1, #8
1000adaa:	88ec      	ldrh	r4, [r5, #6]
1000adac:	2100      	movs	r1, #0
1000adae:	03e0      	lsls	r0, r4, #15
1000adb0:	1880      	adds	r0, r0, r2
1000adb2:	4159      	adcs	r1, r3
1000adb4:	696a      	ldr	r2, [r5, #20]
1000adb6:	2300      	movs	r3, #0
1000adb8:	47c8      	blx	r9
    /* tv2: 5697378829 - 2420281617 = 3277097212 */
    tv2 = tv1 - offset;
    /* press: 3277097212 / 2^15 = 100009(.070190) */
    pressure_device.ms58_device.pressure = (int32_t)(tv2 >> 15);
1000adba:	02cc      	lsls	r4, r1, #11
1000adbc:	0d42      	lsrs	r2, r0, #21
1000adbe:	4322      	orrs	r2, r4
1000adc0:	154b      	asrs	r3, r1, #21
1000adc2:	1b92      	subs	r2, r2, r6
1000adc4:	41bb      	sbcs	r3, r7
1000adc6:	0011      	movs	r1, r2
1000adc8:	045b      	lsls	r3, r3, #17
1000adca:	0bca      	lsrs	r2, r1, #15
1000adcc:	431a      	orrs	r2, r3
1000adce:	61ea      	str	r2, [r5, #28]

    DBG_LOG_DEV("[sms_pressure_ms58_calculate] temperature = %ld  pressure = %ld", pressure_device.ms58_device.temperature, pressure_device.ms58_device.pressure);
1000add0:	4807      	ldr	r0, [pc, #28]	; (1000adf0 <sms_pressure_ms58_calculate+0xac>)
1000add2:	4b08      	ldr	r3, [pc, #32]	; (1000adf4 <sms_pressure_ms58_calculate+0xb0>)
1000add4:	4798      	blx	r3
1000add6:	69ea      	ldr	r2, [r5, #28]
1000add8:	6a29      	ldr	r1, [r5, #32]
1000adda:	4807      	ldr	r0, [pc, #28]	; (1000adf8 <sms_pressure_ms58_calculate+0xb4>)
1000addc:	4b07      	ldr	r3, [pc, #28]	; (1000adfc <sms_pressure_ms58_calculate+0xb8>)
1000adde:	4798      	blx	r3
}
1000ade0:	b002      	add	sp, #8
1000ade2:	bc04      	pop	{r2}
1000ade4:	4691      	mov	r9, r2
1000ade6:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ade8:	10019970 	.word	0x10019970
1000adec:	10012fe1 	.word	0x10012fe1
1000adf0:	10015d9c 	.word	0x10015d9c
1000adf4:	10014bf5 	.word	0x10014bf5
1000adf8:	100167bc 	.word	0x100167bc
1000adfc:	10014ad5 	.word	0x10014ad5

1000ae00 <sms_pressure_poll_data>:

    return STATUS_OK;
}

void sms_pressure_poll_data(void)
{
1000ae00:	b510      	push	{r4, lr}
    static uint32_t temp = 0x12345678;
    static uint32_t press = 0xfedcba98;
    if(ble_current_state == BLE_STATE_PAIRED) {
1000ae02:	4b11      	ldr	r3, [pc, #68]	; (1000ae48 <sms_pressure_poll_data+0x48>)
1000ae04:	781b      	ldrb	r3, [r3, #0]
1000ae06:	2b22      	cmp	r3, #34	; 0x22
1000ae08:	d11d      	bne.n	1000ae46 <sms_pressure_poll_data+0x46>
        DBG_LOG_DEV("[sms_pressure_poll_data]\tStarting data polling");
1000ae0a:	4810      	ldr	r0, [pc, #64]	; (1000ae4c <sms_pressure_poll_data+0x4c>)
1000ae0c:	4b10      	ldr	r3, [pc, #64]	; (1000ae50 <sms_pressure_poll_data+0x50>)
1000ae0e:	4798      	blx	r3
1000ae10:	4810      	ldr	r0, [pc, #64]	; (1000ae54 <sms_pressure_poll_data+0x54>)
1000ae12:	4b11      	ldr	r3, [pc, #68]	; (1000ae58 <sms_pressure_poll_data+0x58>)
1000ae14:	4798      	blx	r3
        if(sms_pressure_ms58_read_data() != STATUS_OK) {
1000ae16:	4b11      	ldr	r3, [pc, #68]	; (1000ae5c <sms_pressure_poll_data+0x5c>)
1000ae18:	4798      	blx	r3
1000ae1a:	2800      	cmp	r0, #0
1000ae1c:	d006      	beq.n	1000ae2c <sms_pressure_poll_data+0x2c>
            DBG_LOG_DEV("[sms_pressure_ms58_poll_data] problem reading ms58 data");
1000ae1e:	480b      	ldr	r0, [pc, #44]	; (1000ae4c <sms_pressure_poll_data+0x4c>)
1000ae20:	4b0b      	ldr	r3, [pc, #44]	; (1000ae50 <sms_pressure_poll_data+0x50>)
1000ae22:	4798      	blx	r3
1000ae24:	480e      	ldr	r0, [pc, #56]	; (1000ae60 <sms_pressure_poll_data+0x60>)
1000ae26:	4b0c      	ldr	r3, [pc, #48]	; (1000ae58 <sms_pressure_poll_data+0x58>)
1000ae28:	4798      	blx	r3
1000ae2a:	e00c      	b.n	1000ae46 <sms_pressure_poll_data+0x46>
        }
        else {
            ////DBG_LOG_DEV("[sms_pressure_poll_data]\tDone");
            if(pressure_device.ms58_device.data_complete) {
1000ae2c:	2324      	movs	r3, #36	; 0x24
1000ae2e:	4a0d      	ldr	r2, [pc, #52]	; (1000ae64 <sms_pressure_poll_data+0x64>)
1000ae30:	5cd3      	ldrb	r3, [r2, r3]
1000ae32:	2b00      	cmp	r3, #0
1000ae34:	d007      	beq.n	1000ae46 <sms_pressure_poll_data+0x46>
                pressure_device.ms58_device.data_complete = false;
1000ae36:	2100      	movs	r1, #0
1000ae38:	2324      	movs	r3, #36	; 0x24
1000ae3a:	54d1      	strb	r1, [r2, r3]
                sms_pressure_ms58_calculate();
1000ae3c:	4b0a      	ldr	r3, [pc, #40]	; (1000ae68 <sms_pressure_poll_data+0x68>)
1000ae3e:	4798      	blx	r3
                //ms58_device.temperature = ( (ms58_device.temperature >= (int32_t)0xffffffff) ? (ms58_device.temperature = 0) : (ms58_device.temperature + 1) );
                //ms58_device.pressure = ( (ms58_device.pressure < 0) ? (ms58_device.pressure = 0xffffffff) : (ms58_device.pressure - 1) );
                sms_ble_send_characteristic(BLE_CHAR_PRESS);
1000ae40:	2002      	movs	r0, #2
1000ae42:	4b0a      	ldr	r3, [pc, #40]	; (1000ae6c <sms_pressure_poll_data+0x6c>)
1000ae44:	4798      	blx	r3
        }
    }
        //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
    }        
}
1000ae46:	bd10      	pop	{r4, pc}
1000ae48:	10019a0c 	.word	0x10019a0c
1000ae4c:	10015d9c 	.word	0x10015d9c
1000ae50:	10014bf5 	.word	0x10014bf5
1000ae54:	100167fc 	.word	0x100167fc
1000ae58:	10014ad5 	.word	0x10014ad5
1000ae5c:	1000ac6d 	.word	0x1000ac6d
1000ae60:	1001682c 	.word	0x1001682c
1000ae64:	10019970 	.word	0x10019970
1000ae68:	1000ad45 	.word	0x1000ad45
1000ae6c:	10009ef1 	.word	0x10009ef1

1000ae70 <sms_pressure_define_services>:
    DBG_LOG_DEV("[sms_pressure_ms58_calculate] temperature = %ld  pressure = %ld", pressure_device.ms58_device.temperature, pressure_device.ms58_device.pressure);
}


void sms_pressure_define_services(void)
{
1000ae70:	b510      	push	{r4, lr}
1000ae72:	b082      	sub	sp, #8
    at_ble_status_t status;
    uint8_t init_value = 0;
1000ae74:	466b      	mov	r3, sp
1000ae76:	1dda      	adds	r2, r3, #7
1000ae78:	2300      	movs	r3, #0
1000ae7a:	7013      	strb	r3, [r2, #0]
    sms_ble_service_init(BLE_SERV_PRESSURE, &pressure_device.service_handler, &init_value);
1000ae7c:	4c0d      	ldr	r4, [pc, #52]	; (1000aeb4 <sms_pressure_define_services+0x44>)
1000ae7e:	0021      	movs	r1, r4
1000ae80:	2001      	movs	r0, #1
1000ae82:	4b0d      	ldr	r3, [pc, #52]	; (1000aeb8 <sms_pressure_define_services+0x48>)
1000ae84:	4798      	blx	r3
    if((status = sms_ble_primary_service_define(&pressure_device.service_handler)) != AT_BLE_SUCCESS) {
1000ae86:	0020      	movs	r0, r4
1000ae88:	4b0c      	ldr	r3, [pc, #48]	; (1000aebc <sms_pressure_define_services+0x4c>)
1000ae8a:	4798      	blx	r3
1000ae8c:	1e04      	subs	r4, r0, #0
1000ae8e:	d007      	beq.n	1000aea0 <sms_pressure_define_services+0x30>
        DBG_LOG("[sms_pressure_define_services]\tServices defining failed, reason 0x%x", status);
1000ae90:	480b      	ldr	r0, [pc, #44]	; (1000aec0 <sms_pressure_define_services+0x50>)
1000ae92:	4b0c      	ldr	r3, [pc, #48]	; (1000aec4 <sms_pressure_define_services+0x54>)
1000ae94:	4798      	blx	r3
1000ae96:	0021      	movs	r1, r4
1000ae98:	480b      	ldr	r0, [pc, #44]	; (1000aec8 <sms_pressure_define_services+0x58>)
1000ae9a:	4b0c      	ldr	r3, [pc, #48]	; (1000aecc <sms_pressure_define_services+0x5c>)
1000ae9c:	4798      	blx	r3
1000ae9e:	e007      	b.n	1000aeb0 <sms_pressure_define_services+0x40>
    }
    else {
        DBG_LOG_DEV("[sms_pressure_define_services]\tServices defined, SMS pressure handle: %d", pressure_device.service_handler.serv_handle);
1000aea0:	4807      	ldr	r0, [pc, #28]	; (1000aec0 <sms_pressure_define_services+0x50>)
1000aea2:	4b08      	ldr	r3, [pc, #32]	; (1000aec4 <sms_pressure_define_services+0x54>)
1000aea4:	4798      	blx	r3
1000aea6:	4b0a      	ldr	r3, [pc, #40]	; (1000aed0 <sms_pressure_define_services+0x60>)
1000aea8:	8fd9      	ldrh	r1, [r3, #62]	; 0x3e
1000aeaa:	480a      	ldr	r0, [pc, #40]	; (1000aed4 <sms_pressure_define_services+0x64>)
1000aeac:	4b07      	ldr	r3, [pc, #28]	; (1000aecc <sms_pressure_define_services+0x5c>)
1000aeae:	4798      	blx	r3
    }
1000aeb0:	b002      	add	sp, #8
1000aeb2:	bd10      	pop	{r4, pc}
1000aeb4:	1001999c 	.word	0x1001999c
1000aeb8:	1000a031 	.word	0x1000a031
1000aebc:	1000a00d 	.word	0x1000a00d
1000aec0:	10015d9c 	.word	0x10015d9c
1000aec4:	10014bf5 	.word	0x10014bf5
1000aec8:	10016864 	.word	0x10016864
1000aecc:	10014ad5 	.word	0x10014ad5
1000aed0:	10019970 	.word	0x10019970
1000aed4:	100168ac 	.word	0x100168ac

1000aed8 <sms_spi_master_configure>:
 *   + mode 3 on SPI0 @ 1 MHz for MPU-9250 IMU
 * - assign SS pin for each slave device
 * - enable SPI
 */ 
void sms_spi_master_configure(void)
{
1000aed8:	b530      	push	{r4, r5, lr}
1000aeda:	b08d      	sub	sp, #52	; 0x34
    //DBG_LOG_DEV("[spi_master_configure]\tconfiguring SPI masters and attaching slaves...");

    /* Initialize ms58 spi slave device */
    struct spi_config spi_master_config;
    struct spi_slave_inst_config spi_slave_ms58_config;
    spi_slave_inst_get_config_defaults(&spi_slave_ms58_config);
1000aedc:	ac01      	add	r4, sp, #4
1000aede:	0020      	movs	r0, r4
1000aee0:	4b13      	ldr	r3, [pc, #76]	; (1000af30 <sms_spi_master_configure+0x58>)
1000aee2:	4798      	blx	r3
    spi_slave_ms58_config.ss_pin = SMS_PRESSURE_SPI_SS_PIN;
1000aee4:	2310      	movs	r3, #16
1000aee6:	7023      	strb	r3, [r4, #0]
    spi_attach_slave(&spi_slave_ms58_instance, &spi_slave_ms58_config);
1000aee8:	0021      	movs	r1, r4
1000aeea:	4812      	ldr	r0, [pc, #72]	; (1000af34 <sms_spi_master_configure+0x5c>)
1000aeec:	4b12      	ldr	r3, [pc, #72]	; (1000af38 <sms_spi_master_configure+0x60>)
1000aeee:	4798      	blx	r3
    

    /* Initialize SPI1 master for ms58 */
    spi_get_config_defaults(&spi_master_config);
1000aef0:	ac02      	add	r4, sp, #8
1000aef2:	0020      	movs	r0, r4
1000aef4:	4b11      	ldr	r3, [pc, #68]	; (1000af3c <sms_spi_master_configure+0x64>)
1000aef6:	4798      	blx	r3
    spi_master_config.clock_divider = SPI_MASTER_MS58_CLOCK_DIV;
1000aef8:	2368      	movs	r3, #104	; 0x68
1000aefa:	7123      	strb	r3, [r4, #4]
    spi_master_config.transfer_mode = SPI_MASTER_MS58_MODE;
1000aefc:	2300      	movs	r3, #0
1000aefe:	70a3      	strb	r3, [r4, #2]
    spi_master_config.pin_number_pad[0] = SPI_MASTER_MS58_PIN_SCK;
1000af00:	3311      	adds	r3, #17
1000af02:	60a3      	str	r3, [r4, #8]
    spi_master_config.pinmux_sel_pad[0] = SPI_MASTER_MS58_MUX_SCK;
1000af04:	3b0d      	subs	r3, #13
1000af06:	61a3      	str	r3, [r4, #24]
    spi_master_config.pin_number_pad[1] = SPI_MASTER_MS58_PIN_MOSI;
1000af08:	2213      	movs	r2, #19
1000af0a:	60e2      	str	r2, [r4, #12]
    spi_master_config.pinmux_sel_pad[1] = SPI_MASTER_MS58_MUX_MOSI;
1000af0c:	61e3      	str	r3, [r4, #28]
    spi_master_config.pin_number_pad[2] = SPI_MASTER_MS58_PIN_SSN;
1000af0e:	3a14      	subs	r2, #20
1000af10:	6122      	str	r2, [r4, #16]
    spi_master_config.pinmux_sel_pad[2] = SPI_MASTER_MS58_MUX_SSN;
1000af12:	6222      	str	r2, [r4, #32]
    spi_master_config.pin_number_pad[3] = SPI_MASTER_MS58_MISO;
1000af14:	3213      	adds	r2, #19
1000af16:	6162      	str	r2, [r4, #20]
    spi_master_config.pinmux_sel_pad[3] = SPI_MASTER_MS58_MUX_MISO;
1000af18:	6263      	str	r3, [r4, #36]	; 0x24
    spi_init(&spi_master_ms58_instance, SPI_MASTER_MS58_PORT, &spi_master_config);
1000af1a:	4d09      	ldr	r5, [pc, #36]	; (1000af40 <sms_spi_master_configure+0x68>)
1000af1c:	0022      	movs	r2, r4
1000af1e:	4909      	ldr	r1, [pc, #36]	; (1000af44 <sms_spi_master_configure+0x6c>)
1000af20:	0028      	movs	r0, r5
1000af22:	4b09      	ldr	r3, [pc, #36]	; (1000af48 <sms_spi_master_configure+0x70>)
1000af24:	4798      	blx	r3
    spi_enable(&spi_master_ms58_instance);
1000af26:	0028      	movs	r0, r5
1000af28:	4b08      	ldr	r3, [pc, #32]	; (1000af4c <sms_spi_master_configure+0x74>)
1000af2a:	4798      	blx	r3
}
1000af2c:	b00d      	add	sp, #52	; 0x34
1000af2e:	bd30      	pop	{r4, r5, pc}
1000af30:	1000b58d 	.word	0x1000b58d
1000af34:	10019a10 	.word	0x10019a10
1000af38:	1000b5c5 	.word	0x1000b5c5
1000af3c:	1000b599 	.word	0x1000b599
1000af40:	10019a1c 	.word	0x10019a1c
1000af44:	40007000 	.word	0x40007000
1000af48:	1000b695 	.word	0x1000b695
1000af4c:	1000b605 	.word	0x1000b605

1000af50 <sms_spi_master_transceive>:
/* SPI transceive function:
 * - enable selected slave
 * - start transceive blocking job
 * - when job returned, disable selected slave
 */
enum status_code sms_spi_master_transceive(struct spi_module *const module, struct spi_slave_inst *const slave, uint8_t *tx_data, uint8_t *rx_data, uint16_t len) {
1000af50:	b5f0      	push	{r4, r5, r6, r7, lr}
1000af52:	b083      	sub	sp, #12
1000af54:	0004      	movs	r4, r0
1000af56:	000d      	movs	r5, r1
1000af58:	9200      	str	r2, [sp, #0]
1000af5a:	9301      	str	r3, [sp, #4]
1000af5c:	ab08      	add	r3, sp, #32
1000af5e:	881e      	ldrh	r6, [r3, #0]
    enum status_code retVal;
    /* Enable slave */
    //DBG_LOG_CONT_DEV(" selecting slave...");
    spi_select_slave(module, slave, true);
1000af60:	2201      	movs	r2, #1
1000af62:	4f08      	ldr	r7, [pc, #32]	; (1000af84 <sms_spi_master_transceive+0x34>)
1000af64:	47b8      	blx	r7
    /* Write SPI data */
    //DBG_LOG_CONT_DEV(" writing data...");
    retVal = spi_transceive_buffer_wait(module, tx_data, rx_data, len);
1000af66:	0033      	movs	r3, r6
1000af68:	9a01      	ldr	r2, [sp, #4]
1000af6a:	9900      	ldr	r1, [sp, #0]
1000af6c:	0020      	movs	r0, r4
1000af6e:	4e06      	ldr	r6, [pc, #24]	; (1000af88 <sms_spi_master_transceive+0x38>)
1000af70:	47b0      	blx	r6
1000af72:	0006      	movs	r6, r0
    /* Disable slave */
    //DBG_LOG_CONT_DEV(" de-selecting slave...");
    spi_select_slave(module, slave, false);
1000af74:	2200      	movs	r2, #0
1000af76:	0029      	movs	r1, r5
1000af78:	0020      	movs	r0, r4
1000af7a:	47b8      	blx	r7
    //DBG_LOG_CONT_DEV(" done!");
    return retVal;
}
1000af7c:	0030      	movs	r0, r6
1000af7e:	b003      	add	sp, #12
1000af80:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000af82:	46c0      	nop			; (mov r8, r8)
1000af84:	1000b87d 	.word	0x1000b87d
1000af88:	1000b7f9 	.word	0x1000b7f9

1000af8c <sms_timer_aon_callback>:

#include "sms_timer.h"

/* AON SLEEP TIMER */
void sms_timer_aon_callback(void)
{
1000af8c:	b510      	push	{r4, lr}
    sms_current_interrupt.source = INT_AON_TIMER;
1000af8e:	2204      	movs	r2, #4
1000af90:	4b04      	ldr	r3, [pc, #16]	; (1000afa4 <sms_timer_aon_callback+0x18>)
1000af92:	701a      	strb	r2, [r3, #0]
    send_plf_int_msg_ind(AON_SLEEP_TIMER_EXPIRY_CALLBACK, AON_TIMER_EXPIRED, NULL, 0);
1000af94:	2300      	movs	r3, #0
1000af96:	2200      	movs	r2, #0
1000af98:	2103      	movs	r1, #3
1000af9a:	2042      	movs	r0, #66	; 0x42
1000af9c:	4c02      	ldr	r4, [pc, #8]	; (1000afa8 <sms_timer_aon_callback+0x1c>)
1000af9e:	47a0      	blx	r4
}
1000afa0:	bd10      	pop	{r4, pc}
1000afa2:	46c0      	nop			; (mov r8, r8)
1000afa4:	100199f4 	.word	0x100199f4
1000afa8:	1000eeb1 	.word	0x1000eeb1

1000afac <sms_timer_aon_init>:

void sms_timer_aon_init(uint32_t cnt, enum aon_sleep_timer_mode cnt_mode)
{
1000afac:	b530      	push	{r4, r5, lr}
1000afae:	b083      	sub	sp, #12
1000afb0:	0004      	movs	r4, r0
1000afb2:	000d      	movs	r5, r1
    struct aon_sleep_timer_config config_aon_sleep_timer;
    aon_sleep_timer_get_config_defaults(&config_aon_sleep_timer);
1000afb4:	4668      	mov	r0, sp
1000afb6:	4b05      	ldr	r3, [pc, #20]	; (1000afcc <sms_timer_aon_init+0x20>)
1000afb8:	4798      	blx	r3
    config_aon_sleep_timer.mode = cnt_mode;
1000afba:	466b      	mov	r3, sp
1000afbc:	705d      	strb	r5, [r3, #1]
    config_aon_sleep_timer.counter = cnt;
1000afbe:	9401      	str	r4, [sp, #4]
    aon_sleep_timer_init(&config_aon_sleep_timer);
1000afc0:	4668      	mov	r0, sp
1000afc2:	4b03      	ldr	r3, [pc, #12]	; (1000afd0 <sms_timer_aon_init+0x24>)
1000afc4:	4798      	blx	r3
}
1000afc6:	b003      	add	sp, #12
1000afc8:	bd30      	pop	{r4, r5, pc}
1000afca:	46c0      	nop			; (mov r8, r8)
1000afcc:	10008155 	.word	0x10008155
1000afd0:	100081c9 	.word	0x100081c9

1000afd4 <sms_timer_aon_disable>:

void sms_timer_aon_disable(void)
{
1000afd4:	b510      	push	{r4, lr}
    aon_sleep_timer_disable();
1000afd6:	4b01      	ldr	r3, [pc, #4]	; (1000afdc <sms_timer_aon_disable+0x8>)
1000afd8:	4798      	blx	r3
}
1000afda:	bd10      	pop	{r4, pc}
1000afdc:	10008165 	.word	0x10008165

1000afe0 <sms_timer_aon_register_callback>:

void sms_timer_aon_register_callback(void)
{
1000afe0:	b510      	push	{r4, lr}
    aon_sleep_timer_register_callback(sms_timer_aon_callback);
1000afe2:	4804      	ldr	r0, [pc, #16]	; (1000aff4 <sms_timer_aon_register_callback+0x14>)
1000afe4:	4b04      	ldr	r3, [pc, #16]	; (1000aff8 <sms_timer_aon_register_callback+0x18>)
1000afe6:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000afe8:	2280      	movs	r2, #128	; 0x80
1000afea:	0512      	lsls	r2, r2, #20
1000afec:	4b03      	ldr	r3, [pc, #12]	; (1000affc <sms_timer_aon_register_callback+0x1c>)
1000afee:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(AON_SLEEP_TIMER0_IRQn);
}
1000aff0:	bd10      	pop	{r4, pc}
1000aff2:	46c0      	nop			; (mov r8, r8)
1000aff4:	1000af8d 	.word	0x1000af8d
1000aff8:	100081b1 	.word	0x100081b1
1000affc:	e000e100 	.word	0xe000e100

1000b000 <sms_timer_aon_unregister_callback>:

void sms_timer_aon_unregister_callback(void)
{
1000b000:	b510      	push	{r4, lr}
    aon_sleep_timer_unregister_callback();
1000b002:	4b04      	ldr	r3, [pc, #16]	; (1000b014 <sms_timer_aon_unregister_callback+0x14>)
1000b004:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000b006:	2180      	movs	r1, #128	; 0x80
1000b008:	0509      	lsls	r1, r1, #20
1000b00a:	2380      	movs	r3, #128	; 0x80
1000b00c:	4a02      	ldr	r2, [pc, #8]	; (1000b018 <sms_timer_aon_unregister_callback+0x18>)
1000b00e:	50d1      	str	r1, [r2, r3]
    NVIC_DisableIRQ(AON_SLEEP_TIMER0_IRQn);
}
1000b010:	bd10      	pop	{r4, pc}
1000b012:	46c0      	nop			; (mov r8, r8)
1000b014:	100081bd 	.word	0x100081bd
1000b018:	e000e100 	.word	0xe000e100

1000b01c <sms_dualtimer_init>:
    count = (uint32_t *)0;
}

/* DUALTIMER */
void sms_dualtimer_init(void)
{
1000b01c:	b510      	push	{r4, lr}
1000b01e:	b088      	sub	sp, #32
    struct dualtimer_config config_dualtimer;
    dualtimer_get_config_defaults(&config_dualtimer);
1000b020:	ac01      	add	r4, sp, #4
1000b022:	0020      	movs	r0, r4
1000b024:	4b08      	ldr	r3, [pc, #32]	; (1000b048 <sms_dualtimer_init+0x2c>)
1000b026:	4798      	blx	r3

    config_dualtimer.timer1.load_value = SMS_DUALTIMER_LOAD_S;
1000b028:	4a08      	ldr	r2, [pc, #32]	; (1000b04c <sms_dualtimer_init+0x30>)
1000b02a:	60a2      	str	r2, [r4, #8]
    config_dualtimer.timer1.counter_mode = DUALTIMER_ONE_SHOT_MODE;
1000b02c:	2300      	movs	r3, #0
1000b02e:	7063      	strb	r3, [r4, #1]
    config_dualtimer.timer2.load_value = SMS_DUALTIMER_LOAD_S;
1000b030:	6162      	str	r2, [r4, #20]
    config_dualtimer.timer2.counter_mode = DUALTIMER_ONE_SHOT_MODE;
1000b032:	7363      	strb	r3, [r4, #13]

    dualtimer_init(&config_dualtimer);
1000b034:	0020      	movs	r0, r4
1000b036:	4b06      	ldr	r3, [pc, #24]	; (1000b050 <sms_dualtimer_init+0x34>)
1000b038:	4798      	blx	r3
    dualtimer_disable(DUALTIMER_TIMER1);
1000b03a:	2000      	movs	r0, #0
1000b03c:	4c05      	ldr	r4, [pc, #20]	; (1000b054 <sms_dualtimer_init+0x38>)
1000b03e:	47a0      	blx	r4
    dualtimer_disable(DUALTIMER_TIMER2);
1000b040:	2001      	movs	r0, #1
1000b042:	47a0      	blx	r4
}
1000b044:	b008      	add	sp, #32
1000b046:	bd10      	pop	{r4, pc}
1000b048:	1000b8e1 	.word	0x1000b8e1
1000b04c:	018cba80 	.word	0x018cba80
1000b050:	1000b975 	.word	0x1000b975
1000b054:	1000b951 	.word	0x1000b951

1000b058 <sms_dualtimer_register_callback>:

void sms_dualtimer_register_callback(enum dualtimer_timer tmr, sms_dualtimer_callback_t cb_handler)
{
1000b058:	b510      	push	{r4, lr}
1000b05a:	0004      	movs	r4, r0
    dualtimer_register_callback(tmr, cb_handler);
1000b05c:	4b02      	ldr	r3, [pc, #8]	; (1000b068 <sms_dualtimer_register_callback+0x10>)
1000b05e:	4798      	blx	r3
    NVIC_EnableIRQ(DUALTIMER0_IRQn);
}

void sms_dualtimer_stop(enum dualtimer_timer tmr)
{
    dualtimer_disable(tmr);
1000b060:	0020      	movs	r0, r4
1000b062:	4b02      	ldr	r3, [pc, #8]	; (1000b06c <sms_dualtimer_register_callback+0x14>)
1000b064:	4798      	blx	r3

void sms_dualtimer_register_callback(enum dualtimer_timer tmr, sms_dualtimer_callback_t cb_handler)
{
    dualtimer_register_callback(tmr, cb_handler);
    sms_dualtimer_stop(tmr);
}
1000b066:	bd10      	pop	{r4, pc}
1000b068:	1000ba79 	.word	0x1000ba79
1000b06c:	1000b951 	.word	0x1000b951

1000b070 <sms_dualtimer_start>:

void sms_dualtimer_start(timer_unit_type_t unit, uint32_t delay, enum dualtimer_timer tmr)
{
1000b070:	b510      	push	{r4, lr}
1000b072:	0014      	movs	r4, r2
    uint32_t timer_load = 1;
    switch(unit) {
1000b074:	2801      	cmp	r0, #1
1000b076:	d006      	beq.n	1000b086 <sms_dualtimer_start+0x16>
1000b078:	2800      	cmp	r0, #0
1000b07a:	d002      	beq.n	1000b082 <sms_dualtimer_start+0x12>
1000b07c:	2802      	cmp	r0, #2
1000b07e:	d004      	beq.n	1000b08a <sms_dualtimer_start+0x1a>
1000b080:	e005      	b.n	1000b08e <sms_dualtimer_start+0x1e>
        case TIMER_UNIT_US:
        timer_load = SMS_DUALTIMER_LOAD_US;
1000b082:	221a      	movs	r2, #26
1000b084:	e004      	b.n	1000b090 <sms_dualtimer_start+0x20>
        break;
        
        case TIMER_UNIT_MS:
        timer_load = SMS_DUALTIMER_LOAD_MS;
1000b086:	4a0c      	ldr	r2, [pc, #48]	; (1000b0b8 <sms_dualtimer_start+0x48>)
        break;
1000b088:	e002      	b.n	1000b090 <sms_dualtimer_start+0x20>
        
        case TIMER_UNIT_S:
        timer_load = SMS_DUALTIMER_LOAD_S;
1000b08a:	4a0c      	ldr	r2, [pc, #48]	; (1000b0bc <sms_dualtimer_start+0x4c>)
        break;
1000b08c:	e000      	b.n	1000b090 <sms_dualtimer_start+0x20>
    sms_dualtimer_stop(tmr);
}

void sms_dualtimer_start(timer_unit_type_t unit, uint32_t delay, enum dualtimer_timer tmr)
{
    uint32_t timer_load = 1;
1000b08e:	2201      	movs	r2, #1
        
        default:
        break;
    }
    
    if(delay <= 0) {
1000b090:	2900      	cmp	r1, #0
1000b092:	d101      	bne.n	1000b098 <sms_dualtimer_start+0x28>
        //DBG_LOG("[sms_dualtimer_start]\tWarning! Delay value < 0... setting to 1000");
        delay = 1000;
1000b094:	21fa      	movs	r1, #250	; 0xfa
1000b096:	0089      	lsls	r1, r1, #2
    }
    
    ulp_ready = false;
1000b098:	2000      	movs	r0, #0
1000b09a:	4b09      	ldr	r3, [pc, #36]	; (1000b0c0 <sms_dualtimer_start+0x50>)
1000b09c:	7018      	strb	r0, [r3, #0]
    //DBG_LOG_DEV("[sms_dualtimer_start]\t\tStarting timer%d... load: %ld, delay: %ld", (tmr+1), timer_load, delay);
    dualtimer_set_counter(tmr, DUALTIMER_SET_CURRUNT_REG, timer_load * delay);
1000b09e:	434a      	muls	r2, r1
1000b0a0:	2100      	movs	r1, #0
1000b0a2:	0020      	movs	r0, r4
1000b0a4:	4b07      	ldr	r3, [pc, #28]	; (1000b0c4 <sms_dualtimer_start+0x54>)
1000b0a6:	4798      	blx	r3
    dualtimer_enable(tmr);
1000b0a8:	0020      	movs	r0, r4
1000b0aa:	4b07      	ldr	r3, [pc, #28]	; (1000b0c8 <sms_dualtimer_start+0x58>)
1000b0ac:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000b0ae:	2280      	movs	r2, #128	; 0x80
1000b0b0:	01d2      	lsls	r2, r2, #7
1000b0b2:	4b06      	ldr	r3, [pc, #24]	; (1000b0cc <sms_dualtimer_start+0x5c>)
1000b0b4:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(DUALTIMER0_IRQn);
}
1000b0b6:	bd10      	pop	{r4, pc}
1000b0b8:	00006590 	.word	0x00006590
1000b0bc:	018cba80 	.word	0x018cba80
1000b0c0:	100198f5 	.word	0x100198f5
1000b0c4:	1000b905 	.word	0x1000b905
1000b0c8:	1000b92d 	.word	0x1000b92d
1000b0cc:	e000e100 	.word	0xe000e100

1000b0d0 <sms_dualtimer_stop>:

void sms_dualtimer_stop(enum dualtimer_timer tmr)
{
1000b0d0:	b510      	push	{r4, lr}
    dualtimer_disable(tmr);
1000b0d2:	4b01      	ldr	r3, [pc, #4]	; (1000b0d8 <sms_dualtimer_stop+0x8>)
1000b0d4:	4798      	blx	r3
}
1000b0d6:	bd10      	pop	{r4, pc}
1000b0d8:	1000b951 	.word	0x1000b951

1000b0dc <sms_dualtimer1_cb>:

void sms_dualtimer1_cb(void)
{
1000b0dc:	b510      	push	{r4, lr}
    sms_current_interrupt.source = INT_DUALTIMER1;
1000b0de:	2205      	movs	r2, #5
1000b0e0:	4b04      	ldr	r3, [pc, #16]	; (1000b0f4 <sms_dualtimer1_cb+0x18>)
1000b0e2:	701a      	strb	r2, [r3, #0]
    send_plf_int_msg_ind(DUALTIMER_TIMER1_CALLBACK, TIMER_EXPIRED_CALLBACK_TYPE_DETECT, NULL, 0);
1000b0e4:	2300      	movs	r3, #0
1000b0e6:	2200      	movs	r2, #0
1000b0e8:	2101      	movs	r1, #1
1000b0ea:	2040      	movs	r0, #64	; 0x40
1000b0ec:	4c02      	ldr	r4, [pc, #8]	; (1000b0f8 <sms_dualtimer1_cb+0x1c>)
1000b0ee:	47a0      	blx	r4
}
1000b0f0:	bd10      	pop	{r4, pc}
1000b0f2:	46c0      	nop			; (mov r8, r8)
1000b0f4:	100199f4 	.word	0x100199f4
1000b0f8:	1000eeb1 	.word	0x1000eeb1

1000b0fc <sms_dualtimer2_cb>:

void sms_dualtimer2_cb(void)
{
1000b0fc:	b510      	push	{r4, lr}
    sms_current_interrupt.source = INT_DUALTIMER2;
1000b0fe:	2206      	movs	r2, #6
1000b100:	4b04      	ldr	r3, [pc, #16]	; (1000b114 <sms_dualtimer2_cb+0x18>)
1000b102:	701a      	strb	r2, [r3, #0]
    send_plf_int_msg_ind(DUALTIMER_TIMER2_CALLBACK, TIMER_EXPIRED_CALLBACK_TYPE_DETECT, NULL, 0);
1000b104:	2300      	movs	r3, #0
1000b106:	2200      	movs	r2, #0
1000b108:	2101      	movs	r1, #1
1000b10a:	2041      	movs	r0, #65	; 0x41
1000b10c:	4c02      	ldr	r4, [pc, #8]	; (1000b118 <sms_dualtimer2_cb+0x1c>)
1000b10e:	47a0      	blx	r4
}
1000b110:	bd10      	pop	{r4, pc}
1000b112:	46c0      	nop			; (mov r8, r8)
1000b114:	100199f4 	.word	0x100199f4
1000b118:	1000eeb1 	.word	0x1000eeb1

1000b11c <sms_dualtimer1_fn>:


void sms_dualtimer1_fn(void)
{
1000b11c:	b510      	push	{r4, lr}
    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
    switch(timer1_current_mode) {
1000b11e:	4ba7      	ldr	r3, [pc, #668]	; (1000b3bc <sms_dualtimer1_fn+0x2a0>)
1000b120:	781b      	ldrb	r3, [r3, #0]
1000b122:	b2db      	uxtb	r3, r3
1000b124:	2b02      	cmp	r3, #2
1000b126:	d006      	beq.n	1000b136 <sms_dualtimer1_fn+0x1a>
1000b128:	2b03      	cmp	r3, #3
1000b12a:	d100      	bne.n	1000b12e <sms_dualtimer1_fn+0x12>
1000b12c:	e103      	b.n	1000b336 <sms_dualtimer1_fn+0x21a>
1000b12e:	2b01      	cmp	r3, #1
1000b130:	d000      	beq.n	1000b134 <sms_dualtimer1_fn+0x18>
1000b132:	e13a      	b.n	1000b3aa <sms_dualtimer1_fn+0x28e>
1000b134:	e051      	b.n	1000b1da <sms_dualtimer1_fn+0xbe>
        /* Timer1 mode = MS58_RESET */
        case TIMER1_MODE_MS58_RESET:
        {
            timer1_current_mode = TIMER1_MODE_NONE;
1000b136:	2200      	movs	r2, #0
1000b138:	4ba0      	ldr	r3, [pc, #640]	; (1000b3bc <sms_dualtimer1_fn+0x2a0>)
1000b13a:	701a      	strb	r2, [r3, #0]
            pressure_device.ms58_device.reset_done = true;
1000b13c:	4ba0      	ldr	r3, [pc, #640]	; (1000b3c0 <sms_dualtimer1_fn+0x2a4>)
1000b13e:	2101      	movs	r1, #1
1000b140:	7059      	strb	r1, [r3, #1]
            pressure_device.ms58_device.init_retry = 0;
1000b142:	3125      	adds	r1, #37	; 0x25
1000b144:	545a      	strb	r2, [r3, r1]
            if(sms_pressure_init() != STATUS_OK) {
1000b146:	4b9f      	ldr	r3, [pc, #636]	; (1000b3c4 <sms_dualtimer1_fn+0x2a8>)
1000b148:	4798      	blx	r3
1000b14a:	2800      	cmp	r0, #0
1000b14c:	d02b      	beq.n	1000b1a6 <sms_dualtimer1_fn+0x8a>
                DBG_LOG_DEV("[sms_dualtimer1_fn]\tFailed to init ms58 device");
1000b14e:	489e      	ldr	r0, [pc, #632]	; (1000b3c8 <sms_dualtimer1_fn+0x2ac>)
1000b150:	4b9e      	ldr	r3, [pc, #632]	; (1000b3cc <sms_dualtimer1_fn+0x2b0>)
1000b152:	4798      	blx	r3
1000b154:	489e      	ldr	r0, [pc, #632]	; (1000b3d0 <sms_dualtimer1_fn+0x2b4>)
1000b156:	4b9f      	ldr	r3, [pc, #636]	; (1000b3d4 <sms_dualtimer1_fn+0x2b8>)
1000b158:	4798      	blx	r3
                pressure_device.ms58_device.init_retry++;
1000b15a:	4999      	ldr	r1, [pc, #612]	; (1000b3c0 <sms_dualtimer1_fn+0x2a4>)
1000b15c:	2226      	movs	r2, #38	; 0x26
1000b15e:	5c8b      	ldrb	r3, [r1, r2]
1000b160:	3301      	adds	r3, #1
1000b162:	b2db      	uxtb	r3, r3
1000b164:	548b      	strb	r3, [r1, r2]
                if(pressure_device.ms58_device.init_retry >= MS58_INIT_RETRY_MAX) {
1000b166:	2b03      	cmp	r3, #3
1000b168:	d914      	bls.n	1000b194 <sms_dualtimer1_fn+0x78>
                    DBG_LOG_DEV("[sms_dualtimer1_fn]\tFailed to initialize pressure sensor. Working mode = BUTTON_SOLO");
1000b16a:	4897      	ldr	r0, [pc, #604]	; (1000b3c8 <sms_dualtimer1_fn+0x2ac>)
1000b16c:	4b97      	ldr	r3, [pc, #604]	; (1000b3cc <sms_dualtimer1_fn+0x2b0>)
1000b16e:	4798      	blx	r3
1000b170:	4899      	ldr	r0, [pc, #612]	; (1000b3d8 <sms_dualtimer1_fn+0x2bc>)
1000b172:	4b98      	ldr	r3, [pc, #608]	; (1000b3d4 <sms_dualtimer1_fn+0x2b8>)
1000b174:	4798      	blx	r3
                    pressure_device.ms58_device.current_state = MS58_STATE_NONE;
1000b176:	2100      	movs	r1, #0
1000b178:	2325      	movs	r3, #37	; 0x25
1000b17a:	4a91      	ldr	r2, [pc, #580]	; (1000b3c0 <sms_dualtimer1_fn+0x2a4>)
1000b17c:	54d1      	strb	r1, [r2, r3]
                    sms_working_mode = SMS_MODE_BUTTON_SOLO;
1000b17e:	2201      	movs	r2, #1
1000b180:	4b96      	ldr	r3, [pc, #600]	; (1000b3dc <sms_dualtimer1_fn+0x2c0>)
1000b182:	701a      	strb	r2, [r3, #0]
                    // Init IMU device...
                    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                    if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b184:	4b96      	ldr	r3, [pc, #600]	; (1000b3e0 <sms_dualtimer1_fn+0x2c4>)
1000b186:	781b      	ldrb	r3, [r3, #0]
1000b188:	2b00      	cmp	r3, #0
1000b18a:	d000      	beq.n	1000b18e <sms_dualtimer1_fn+0x72>
1000b18c:	e114      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                        //release_sleep_lock();
                        ulp_ready = true;
1000b18e:	4b95      	ldr	r3, [pc, #596]	; (1000b3e4 <sms_dualtimer1_fn+0x2c8>)
1000b190:	701a      	strb	r2, [r3, #0]
1000b192:	e111      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                    }                        
                }
                else {
                    timer1_current_mode = TIMER1_MODE_MS58_RESET;
1000b194:	2202      	movs	r2, #2
1000b196:	4b89      	ldr	r3, [pc, #548]	; (1000b3bc <sms_dualtimer1_fn+0x2a0>)
1000b198:	701a      	strb	r2, [r3, #0]
                    //ulp_ready = false;
                    sms_dualtimer_start(TIMER_UNIT_MS, MS58_RESET_WAIT_MS, DUALTIMER_TIMER1);
1000b19a:	2200      	movs	r2, #0
1000b19c:	2103      	movs	r1, #3
1000b19e:	2001      	movs	r0, #1
1000b1a0:	4b91      	ldr	r3, [pc, #580]	; (1000b3e8 <sms_dualtimer1_fn+0x2cc>)
1000b1a2:	4798      	blx	r3
1000b1a4:	e108      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                }
            }
            else {
                pressure_device.ms58_device.current_state = MS58_STATE_READY;
1000b1a6:	2102      	movs	r1, #2
1000b1a8:	2325      	movs	r3, #37	; 0x25
1000b1aa:	4a85      	ldr	r2, [pc, #532]	; (1000b3c0 <sms_dualtimer1_fn+0x2a4>)
1000b1ac:	54d1      	strb	r1, [r2, r3]
                sms_working_mode = SMS_MODE_BUTTON_PRESSURE;
1000b1ae:	2205      	movs	r2, #5
1000b1b0:	4b8a      	ldr	r3, [pc, #552]	; (1000b3dc <sms_dualtimer1_fn+0x2c0>)
1000b1b2:	701a      	strb	r2, [r3, #0]
                //DBG_LOG_DEV("[sms_dualtimer1_fn]\tPressure sensor initialized. Working mode = BUTTON_PRESSURE");
                DBG_LOG_DEV("[sms_dualtimer1_fn]\t\tStarting sensors (MS58 reset)...");
1000b1b4:	4884      	ldr	r0, [pc, #528]	; (1000b3c8 <sms_dualtimer1_fn+0x2ac>)
1000b1b6:	4b85      	ldr	r3, [pc, #532]	; (1000b3cc <sms_dualtimer1_fn+0x2b0>)
1000b1b8:	4798      	blx	r3
1000b1ba:	488c      	ldr	r0, [pc, #560]	; (1000b3ec <sms_dualtimer1_fn+0x2d0>)
1000b1bc:	4b85      	ldr	r3, [pc, #532]	; (1000b3d4 <sms_dualtimer1_fn+0x2b8>)
1000b1be:	4798      	blx	r3
                sms_sensors_interrupt_toggle(false, true);
1000b1c0:	2101      	movs	r1, #1
1000b1c2:	2000      	movs	r0, #0
1000b1c4:	4b8a      	ldr	r3, [pc, #552]	; (1000b3f0 <sms_dualtimer1_fn+0x2d4>)
1000b1c6:	4798      	blx	r3
                // Init IMU device...
                //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b1c8:	4b85      	ldr	r3, [pc, #532]	; (1000b3e0 <sms_dualtimer1_fn+0x2c4>)
1000b1ca:	781b      	ldrb	r3, [r3, #0]
1000b1cc:	2b00      	cmp	r3, #0
1000b1ce:	d000      	beq.n	1000b1d2 <sms_dualtimer1_fn+0xb6>
1000b1d0:	e0f2      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                    //release_sleep_lock();
                    ulp_ready = true;
1000b1d2:	2201      	movs	r2, #1
1000b1d4:	4b83      	ldr	r3, [pc, #524]	; (1000b3e4 <sms_dualtimer1_fn+0x2c8>)
1000b1d6:	701a      	strb	r2, [r3, #0]
1000b1d8:	e0ee      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
        }
        
        /* Timer1 mode = STARTUP */
        case TIMER1_MODE_STARTUP:
        {
            timer1_current_mode = TIMER1_MODE_NONE;
1000b1da:	2200      	movs	r2, #0
1000b1dc:	4b77      	ldr	r3, [pc, #476]	; (1000b3bc <sms_dualtimer1_fn+0x2a0>)
1000b1de:	701a      	strb	r2, [r3, #0]
            button_instance.previous_state = button_instance.current_state;
1000b1e0:	4c84      	ldr	r4, [pc, #528]	; (1000b3f4 <sms_dualtimer1_fn+0x2d8>)
1000b1e2:	7863      	ldrb	r3, [r4, #1]
1000b1e4:	7023      	strb	r3, [r4, #0]
            button_instance.current_state = sms_button_get_state();
1000b1e6:	4b84      	ldr	r3, [pc, #528]	; (1000b3f8 <sms_dualtimer1_fn+0x2dc>)
1000b1e8:	4798      	blx	r3
1000b1ea:	7060      	strb	r0, [r4, #1]
            sms_monitor_get_states("[sms_dualtimer1_fn]");
1000b1ec:	4883      	ldr	r0, [pc, #524]	; (1000b3fc <sms_dualtimer1_fn+0x2e0>)
1000b1ee:	4b84      	ldr	r3, [pc, #528]	; (1000b400 <sms_dualtimer1_fn+0x2e4>)
1000b1f0:	4798      	blx	r3
            
            switch(button_instance.previous_state) {
1000b1f2:	7823      	ldrb	r3, [r4, #0]
1000b1f4:	2b01      	cmp	r3, #1
1000b1f6:	d002      	beq.n	1000b1fe <sms_dualtimer1_fn+0xe2>
1000b1f8:	2b02      	cmp	r3, #2
1000b1fa:	d04c      	beq.n	1000b296 <sms_dualtimer1_fn+0x17a>
1000b1fc:	e093      	b.n	1000b326 <sms_dualtimer1_fn+0x20a>
                // --- Timer1 mode = STARTUP: switch prev_state ---
                case BUTTON_STATE_B0:
                switch(button_instance.current_state) {
1000b1fe:	4b7d      	ldr	r3, [pc, #500]	; (1000b3f4 <sms_dualtimer1_fn+0x2d8>)
1000b200:	785b      	ldrb	r3, [r3, #1]
1000b202:	2b01      	cmp	r3, #1
1000b204:	d002      	beq.n	1000b20c <sms_dualtimer1_fn+0xf0>
1000b206:	2b02      	cmp	r3, #2
1000b208:	d023      	beq.n	1000b252 <sms_dualtimer1_fn+0x136>
1000b20a:	e03b      	b.n	1000b284 <sms_dualtimer1_fn+0x168>
                    // --- prev_state = b0: switch current_state ---
                    case BUTTON_STATE_B0:
                    if(ble_current_state == BLE_STATE_POWEROFF) {
1000b20c:	4b7d      	ldr	r3, [pc, #500]	; (1000b404 <sms_dualtimer1_fn+0x2e8>)
1000b20e:	781b      	ldrb	r3, [r3, #0]
1000b210:	2b00      	cmp	r3, #0
1000b212:	d115      	bne.n	1000b240 <sms_dualtimer1_fn+0x124>
                        sms_btn_cnt++;
1000b214:	4a7c      	ldr	r2, [pc, #496]	; (1000b408 <sms_dualtimer1_fn+0x2ec>)
1000b216:	7813      	ldrb	r3, [r2, #0]
1000b218:	3301      	adds	r3, #1
1000b21a:	b2db      	uxtb	r3, r3
1000b21c:	7013      	strb	r3, [r2, #0]
                        if(sms_btn_cnt >= SMS_BTN_STARTUP_CNT) {
1000b21e:	2b0f      	cmp	r3, #15
1000b220:	d905      	bls.n	1000b22e <sms_dualtimer1_fn+0x112>
                            timer1_current_mode = TIMER1_MODE_NONE;
1000b222:	2200      	movs	r2, #0
1000b224:	4b65      	ldr	r3, [pc, #404]	; (1000b3bc <sms_dualtimer1_fn+0x2a0>)
1000b226:	701a      	strb	r2, [r3, #0]
                            sms_ble_startup();
1000b228:	4b78      	ldr	r3, [pc, #480]	; (1000b40c <sms_dualtimer1_fn+0x2f0>)
1000b22a:	4798      	blx	r3
1000b22c:	e0c4      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                        }
                        else {
                            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                            timer1_current_mode = TIMER1_MODE_STARTUP;
1000b22e:	2201      	movs	r2, #1
1000b230:	4b62      	ldr	r3, [pc, #392]	; (1000b3bc <sms_dualtimer1_fn+0x2a0>)
1000b232:	701a      	strb	r2, [r3, #0]
                            //ulp_ready = false;
                            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000b234:	2200      	movs	r2, #0
1000b236:	21fa      	movs	r1, #250	; 0xfa
1000b238:	2001      	movs	r0, #1
1000b23a:	4b6b      	ldr	r3, [pc, #428]	; (1000b3e8 <sms_dualtimer1_fn+0x2cc>)
1000b23c:	4798      	blx	r3
1000b23e:	e0bb      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                        }
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b240:	4b67      	ldr	r3, [pc, #412]	; (1000b3e0 <sms_dualtimer1_fn+0x2c4>)
1000b242:	781b      	ldrb	r3, [r3, #0]
1000b244:	2b00      	cmp	r3, #0
1000b246:	d000      	beq.n	1000b24a <sms_dualtimer1_fn+0x12e>
1000b248:	e0b6      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                            //release_sleep_lock();
                            ulp_ready = true;
1000b24a:	2201      	movs	r2, #1
1000b24c:	4b65      	ldr	r3, [pc, #404]	; (1000b3e4 <sms_dualtimer1_fn+0x2c8>)
1000b24e:	701a      	strb	r2, [r3, #0]
1000b250:	e0b2      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                    }
                    break;
                    
                    // --- prev_state = b0: switch current_state ---
                    case BUTTON_STATE_B1:
                    if(ble_current_state == BLE_STATE_POWEROFF) {
1000b252:	4b6c      	ldr	r3, [pc, #432]	; (1000b404 <sms_dualtimer1_fn+0x2e8>)
1000b254:	781b      	ldrb	r3, [r3, #0]
1000b256:	2b00      	cmp	r3, #0
1000b258:	d10b      	bne.n	1000b272 <sms_dualtimer1_fn+0x156>
                        sms_btn_cnt = 0;
1000b25a:	2200      	movs	r2, #0
1000b25c:	4b6a      	ldr	r3, [pc, #424]	; (1000b408 <sms_dualtimer1_fn+0x2ec>)
1000b25e:	701a      	strb	r2, [r3, #0]
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        timer1_current_mode = TIMER1_MODE_STARTUP;
1000b260:	3201      	adds	r2, #1
1000b262:	4b56      	ldr	r3, [pc, #344]	; (1000b3bc <sms_dualtimer1_fn+0x2a0>)
1000b264:	701a      	strb	r2, [r3, #0]
                        //ulp_ready = false;
                        sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_STARTUP_MS, DUALTIMER_TIMER1);
1000b266:	2200      	movs	r2, #0
1000b268:	2164      	movs	r1, #100	; 0x64
1000b26a:	2001      	movs	r0, #1
1000b26c:	4b5e      	ldr	r3, [pc, #376]	; (1000b3e8 <sms_dualtimer1_fn+0x2cc>)
1000b26e:	4798      	blx	r3
1000b270:	e0a2      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b272:	4b5b      	ldr	r3, [pc, #364]	; (1000b3e0 <sms_dualtimer1_fn+0x2c4>)
1000b274:	781b      	ldrb	r3, [r3, #0]
1000b276:	2b00      	cmp	r3, #0
1000b278:	d000      	beq.n	1000b27c <sms_dualtimer1_fn+0x160>
1000b27a:	e09d      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                            //release_sleep_lock();
                            ulp_ready = true;
1000b27c:	2201      	movs	r2, #1
1000b27e:	4b59      	ldr	r3, [pc, #356]	; (1000b3e4 <sms_dualtimer1_fn+0x2c8>)
1000b280:	701a      	strb	r2, [r3, #0]
1000b282:	e099      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                    // --- prev_state = b0: switch current_state ---
                    case BUTTON_STATE_BOTH:
                    case BUTTON_STATE_NONE:
                    default:
                    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                    if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b284:	4b56      	ldr	r3, [pc, #344]	; (1000b3e0 <sms_dualtimer1_fn+0x2c4>)
1000b286:	781b      	ldrb	r3, [r3, #0]
1000b288:	2b00      	cmp	r3, #0
1000b28a:	d000      	beq.n	1000b28e <sms_dualtimer1_fn+0x172>
1000b28c:	e094      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                        //release_sleep_lock();
                        ulp_ready = true;
1000b28e:	2201      	movs	r2, #1
1000b290:	4b54      	ldr	r3, [pc, #336]	; (1000b3e4 <sms_dualtimer1_fn+0x2c8>)
1000b292:	701a      	strb	r2, [r3, #0]
1000b294:	e090      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                }
                break;
                
                // --- Timer1 mode = STARTUP: switch prev_state ---
                case BUTTON_STATE_B1:
                switch(button_instance.current_state) {
1000b296:	4b57      	ldr	r3, [pc, #348]	; (1000b3f4 <sms_dualtimer1_fn+0x2d8>)
1000b298:	785b      	ldrb	r3, [r3, #1]
1000b29a:	2b01      	cmp	r3, #1
1000b29c:	d023      	beq.n	1000b2e6 <sms_dualtimer1_fn+0x1ca>
1000b29e:	2b02      	cmp	r3, #2
1000b2a0:	d139      	bne.n	1000b316 <sms_dualtimer1_fn+0x1fa>
                    // --- prev_state = b1: switch current_state ---
                    case BUTTON_STATE_B1:
                    if(ble_current_state == BLE_STATE_POWEROFF) {
1000b2a2:	4b58      	ldr	r3, [pc, #352]	; (1000b404 <sms_dualtimer1_fn+0x2e8>)
1000b2a4:	781b      	ldrb	r3, [r3, #0]
1000b2a6:	2b00      	cmp	r3, #0
1000b2a8:	d115      	bne.n	1000b2d6 <sms_dualtimer1_fn+0x1ba>
                        sms_btn_cnt++;
1000b2aa:	4a57      	ldr	r2, [pc, #348]	; (1000b408 <sms_dualtimer1_fn+0x2ec>)
1000b2ac:	7813      	ldrb	r3, [r2, #0]
1000b2ae:	3301      	adds	r3, #1
1000b2b0:	b2db      	uxtb	r3, r3
1000b2b2:	7013      	strb	r3, [r2, #0]
                        if(sms_btn_cnt >= SMS_BTN_STARTUP_CNT) {
1000b2b4:	2b0f      	cmp	r3, #15
1000b2b6:	d905      	bls.n	1000b2c4 <sms_dualtimer1_fn+0x1a8>
                            timer1_current_mode = TIMER1_MODE_NONE;
1000b2b8:	2200      	movs	r2, #0
1000b2ba:	4b40      	ldr	r3, [pc, #256]	; (1000b3bc <sms_dualtimer1_fn+0x2a0>)
1000b2bc:	701a      	strb	r2, [r3, #0]
                            sms_ble_startup();
1000b2be:	4b53      	ldr	r3, [pc, #332]	; (1000b40c <sms_dualtimer1_fn+0x2f0>)
1000b2c0:	4798      	blx	r3
1000b2c2:	e079      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                        }
                        else {
                            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                            timer1_current_mode = TIMER1_MODE_STARTUP;
1000b2c4:	2201      	movs	r2, #1
1000b2c6:	4b3d      	ldr	r3, [pc, #244]	; (1000b3bc <sms_dualtimer1_fn+0x2a0>)
1000b2c8:	701a      	strb	r2, [r3, #0]
                            //ulp_ready = false;
                            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_STARTUP_MS, DUALTIMER_TIMER1);
1000b2ca:	2200      	movs	r2, #0
1000b2cc:	21fa      	movs	r1, #250	; 0xfa
1000b2ce:	2001      	movs	r0, #1
1000b2d0:	4b45      	ldr	r3, [pc, #276]	; (1000b3e8 <sms_dualtimer1_fn+0x2cc>)
1000b2d2:	4798      	blx	r3
1000b2d4:	e070      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                        }
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b2d6:	4b42      	ldr	r3, [pc, #264]	; (1000b3e0 <sms_dualtimer1_fn+0x2c4>)
1000b2d8:	781b      	ldrb	r3, [r3, #0]
1000b2da:	2b00      	cmp	r3, #0
1000b2dc:	d16c      	bne.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                            //release_sleep_lock();
                            ulp_ready = true;
1000b2de:	2201      	movs	r2, #1
1000b2e0:	4b40      	ldr	r3, [pc, #256]	; (1000b3e4 <sms_dualtimer1_fn+0x2c8>)
1000b2e2:	701a      	strb	r2, [r3, #0]
1000b2e4:	e068      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                    }
                    break;
                    
                    // --- prev_state = b1: switch current_state ---
                    case BUTTON_STATE_B0:
                    if(ble_current_state == BLE_STATE_POWEROFF) {
1000b2e6:	4b47      	ldr	r3, [pc, #284]	; (1000b404 <sms_dualtimer1_fn+0x2e8>)
1000b2e8:	781b      	ldrb	r3, [r3, #0]
1000b2ea:	2b00      	cmp	r3, #0
1000b2ec:	d10b      	bne.n	1000b306 <sms_dualtimer1_fn+0x1ea>
                        sms_btn_cnt = 0;
1000b2ee:	2200      	movs	r2, #0
1000b2f0:	4b45      	ldr	r3, [pc, #276]	; (1000b408 <sms_dualtimer1_fn+0x2ec>)
1000b2f2:	701a      	strb	r2, [r3, #0]
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        timer1_current_mode = TIMER1_MODE_STARTUP;
1000b2f4:	3201      	adds	r2, #1
1000b2f6:	4b31      	ldr	r3, [pc, #196]	; (1000b3bc <sms_dualtimer1_fn+0x2a0>)
1000b2f8:	701a      	strb	r2, [r3, #0]
                        //ulp_ready = false;
                        sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_STARTUP_MS, DUALTIMER_TIMER1);
1000b2fa:	2200      	movs	r2, #0
1000b2fc:	2164      	movs	r1, #100	; 0x64
1000b2fe:	2001      	movs	r0, #1
1000b300:	4b39      	ldr	r3, [pc, #228]	; (1000b3e8 <sms_dualtimer1_fn+0x2cc>)
1000b302:	4798      	blx	r3
1000b304:	e058      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                    }
                    else {
                        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b306:	4b36      	ldr	r3, [pc, #216]	; (1000b3e0 <sms_dualtimer1_fn+0x2c4>)
1000b308:	781b      	ldrb	r3, [r3, #0]
1000b30a:	2b00      	cmp	r3, #0
1000b30c:	d154      	bne.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                            //release_sleep_lock();
                            ulp_ready = true;
1000b30e:	2201      	movs	r2, #1
1000b310:	4b34      	ldr	r3, [pc, #208]	; (1000b3e4 <sms_dualtimer1_fn+0x2c8>)
1000b312:	701a      	strb	r2, [r3, #0]
1000b314:	e050      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                    // --- prev_state = b1: switch current_state ---
                    case BUTTON_STATE_NONE:
                    case BUTTON_STATE_BOTH:
                    default:
                    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                    if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b316:	4b32      	ldr	r3, [pc, #200]	; (1000b3e0 <sms_dualtimer1_fn+0x2c4>)
1000b318:	781b      	ldrb	r3, [r3, #0]
1000b31a:	2b00      	cmp	r3, #0
1000b31c:	d14c      	bne.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                        //release_sleep_lock();
                        ulp_ready = true;
1000b31e:	2201      	movs	r2, #1
1000b320:	4b30      	ldr	r3, [pc, #192]	; (1000b3e4 <sms_dualtimer1_fn+0x2c8>)
1000b322:	701a      	strb	r2, [r3, #0]
1000b324:	e048      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                case BUTTON_STATE_NONE:
                case BUTTON_STATE_BOTH:
                default:
                {
                    //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
                    if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b326:	4b2e      	ldr	r3, [pc, #184]	; (1000b3e0 <sms_dualtimer1_fn+0x2c4>)
1000b328:	781b      	ldrb	r3, [r3, #0]
1000b32a:	2b00      	cmp	r3, #0
1000b32c:	d144      	bne.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                        //release_sleep_lock();
                        ulp_ready = true;
1000b32e:	2201      	movs	r2, #1
1000b330:	4b2c      	ldr	r3, [pc, #176]	; (1000b3e4 <sms_dualtimer1_fn+0x2c8>)
1000b332:	701a      	strb	r2, [r3, #0]
1000b334:	e040      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
        
        /* Timer1 mode = SHUTDOWN */
        case TIMER1_MODE_SHUTDOWN:
        {
            //timer1_current_mode = TIMER1_MODE_NONE;
            button_instance.previous_state = button_instance.current_state;
1000b336:	4c2f      	ldr	r4, [pc, #188]	; (1000b3f4 <sms_dualtimer1_fn+0x2d8>)
1000b338:	7863      	ldrb	r3, [r4, #1]
1000b33a:	7023      	strb	r3, [r4, #0]
            button_instance.current_state = sms_button_get_state();
1000b33c:	4b2e      	ldr	r3, [pc, #184]	; (1000b3f8 <sms_dualtimer1_fn+0x2dc>)
1000b33e:	4798      	blx	r3
1000b340:	7060      	strb	r0, [r4, #1]
            sms_monitor_get_states("[sms_dualtimer1_fn]");
1000b342:	482e      	ldr	r0, [pc, #184]	; (1000b3fc <sms_dualtimer1_fn+0x2e0>)
1000b344:	4b2e      	ldr	r3, [pc, #184]	; (1000b400 <sms_dualtimer1_fn+0x2e4>)
1000b346:	4798      	blx	r3
            
            if((button_instance.previous_state == BUTTON_STATE_BOTH) && (button_instance.current_state == BUTTON_STATE_BOTH)) {
1000b348:	8822      	ldrh	r2, [r4, #0]
1000b34a:	4b31      	ldr	r3, [pc, #196]	; (1000b410 <sms_dualtimer1_fn+0x2f4>)
1000b34c:	429a      	cmp	r2, r3
1000b34e:	d112      	bne.n	1000b376 <sms_dualtimer1_fn+0x25a>
                sms_btn_cnt++;
1000b350:	4a2d      	ldr	r2, [pc, #180]	; (1000b408 <sms_dualtimer1_fn+0x2ec>)
1000b352:	7813      	ldrb	r3, [r2, #0]
1000b354:	3301      	adds	r3, #1
1000b356:	b2db      	uxtb	r3, r3
1000b358:	7013      	strb	r3, [r2, #0]
                if(sms_btn_cnt >= SMS_BTN_SHTDWN_CNT) {
1000b35a:	2b09      	cmp	r3, #9
1000b35c:	d902      	bls.n	1000b364 <sms_dualtimer1_fn+0x248>
                    sms_ble_power_down();
1000b35e:	4b2d      	ldr	r3, [pc, #180]	; (1000b414 <sms_dualtimer1_fn+0x2f8>)
1000b360:	4798      	blx	r3
1000b362:	e029      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                }
                else {
                    //sms_sensors_toggle_interrupt(SMS_EXTINT_DISABLE);
                    timer1_current_mode = TIMER1_MODE_SHUTDOWN;
1000b364:	2203      	movs	r2, #3
1000b366:	4b15      	ldr	r3, [pc, #84]	; (1000b3bc <sms_dualtimer1_fn+0x2a0>)
1000b368:	701a      	strb	r2, [r3, #0]
                    sms_dualtimer_start(TIMER_UNIT_MS, SMS_BTN_SHTDWN_MS, DUALTIMER_TIMER1);
1000b36a:	2200      	movs	r2, #0
1000b36c:	21fa      	movs	r1, #250	; 0xfa
1000b36e:	2001      	movs	r0, #1
1000b370:	4b1d      	ldr	r3, [pc, #116]	; (1000b3e8 <sms_dualtimer1_fn+0x2cc>)
1000b372:	4798      	blx	r3
1000b374:	e020      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                }
            }
            else {
                if(pressure_device.state == PRESSURE_STATE_STDBY) {
1000b376:	2328      	movs	r3, #40	; 0x28
1000b378:	4a11      	ldr	r2, [pc, #68]	; (1000b3c0 <sms_dualtimer1_fn+0x2a4>)
1000b37a:	5cd3      	ldrb	r3, [r2, r3]
1000b37c:	2b01      	cmp	r3, #1
1000b37e:	d109      	bne.n	1000b394 <sms_dualtimer1_fn+0x278>
                    DBG_LOG_DEV("[sms_dualtimer1_fn]\t\tStarting sensors (shutting down)...");
1000b380:	4811      	ldr	r0, [pc, #68]	; (1000b3c8 <sms_dualtimer1_fn+0x2ac>)
1000b382:	4b12      	ldr	r3, [pc, #72]	; (1000b3cc <sms_dualtimer1_fn+0x2b0>)
1000b384:	4798      	blx	r3
1000b386:	4824      	ldr	r0, [pc, #144]	; (1000b418 <sms_dualtimer1_fn+0x2fc>)
1000b388:	4b12      	ldr	r3, [pc, #72]	; (1000b3d4 <sms_dualtimer1_fn+0x2b8>)
1000b38a:	4798      	blx	r3
                    sms_sensors_interrupt_toggle(false, true);
1000b38c:	2101      	movs	r1, #1
1000b38e:	2000      	movs	r0, #0
1000b390:	4b17      	ldr	r3, [pc, #92]	; (1000b3f0 <sms_dualtimer1_fn+0x2d4>)
1000b392:	4798      	blx	r3
                }                    
                timer1_current_mode = TIMER1_MODE_NONE;
1000b394:	2200      	movs	r2, #0
1000b396:	4b09      	ldr	r3, [pc, #36]	; (1000b3bc <sms_dualtimer1_fn+0x2a0>)
1000b398:	701a      	strb	r2, [r3, #0]
                if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b39a:	4b11      	ldr	r3, [pc, #68]	; (1000b3e0 <sms_dualtimer1_fn+0x2c4>)
1000b39c:	781b      	ldrb	r3, [r3, #0]
1000b39e:	2b00      	cmp	r3, #0
1000b3a0:	d10a      	bne.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
                    ulp_ready = true;
1000b3a2:	3201      	adds	r2, #1
1000b3a4:	4b0f      	ldr	r3, [pc, #60]	; (1000b3e4 <sms_dualtimer1_fn+0x2c8>)
1000b3a6:	701a      	strb	r2, [r3, #0]
1000b3a8:	e006      	b.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
        }
        
        case TIMER1_MODE_NONE:
        default:
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
        if(timer2_current_mode == TIMER2_MODE_NONE) {
1000b3aa:	4b0d      	ldr	r3, [pc, #52]	; (1000b3e0 <sms_dualtimer1_fn+0x2c4>)
1000b3ac:	781b      	ldrb	r3, [r3, #0]
1000b3ae:	2b00      	cmp	r3, #0
1000b3b0:	d102      	bne.n	1000b3b8 <sms_dualtimer1_fn+0x29c>
            //release_sleep_lock();
            ulp_ready = true;
1000b3b2:	2201      	movs	r2, #1
1000b3b4:	4b0b      	ldr	r3, [pc, #44]	; (1000b3e4 <sms_dualtimer1_fn+0x2c8>)
1000b3b6:	701a      	strb	r2, [r3, #0]
        }            
        break;
    } // switch(timer1_current_mode)
}
1000b3b8:	bd10      	pop	{r4, pc}
1000b3ba:	46c0      	nop			; (mov r8, r8)
1000b3bc:	10019874 	.word	0x10019874
1000b3c0:	10019970 	.word	0x10019970
1000b3c4:	1000ac49 	.word	0x1000ac49
1000b3c8:	10015d9c 	.word	0x10015d9c
1000b3cc:	10014bf5 	.word	0x10014bf5
1000b3d0:	100168f8 	.word	0x100168f8
1000b3d4:	10014ad5 	.word	0x10014ad5
1000b3d8:	10016928 	.word	0x10016928
1000b3dc:	100198f4 	.word	0x100198f4
1000b3e0:	10019a0d 	.word	0x10019a0d
1000b3e4:	100198f5 	.word	0x100198f5
1000b3e8:	1000b071 	.word	0x1000b071
1000b3ec:	10016980 	.word	0x10016980
1000b3f0:	1000a631 	.word	0x1000a631
1000b3f4:	100198fc 	.word	0x100198fc
1000b3f8:	1000a241 	.word	0x1000a241
1000b3fc:	100169b8 	.word	0x100169b8
1000b400:	1000a5d5 	.word	0x1000a5d5
1000b404:	10019a0c 	.word	0x10019a0c
1000b408:	10019a2a 	.word	0x10019a2a
1000b40c:	10009be1 	.word	0x10009be1
1000b410:	00000303 	.word	0x00000303
1000b414:	10009bf9 	.word	0x10009bf9
1000b418:	100169cc 	.word	0x100169cc

1000b41c <sms_dualtimer2_fn>:

void sms_dualtimer2_fn(void)
{
1000b41c:	b510      	push	{r4, lr}
    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
    sms_monitor_get_states("[sms_dualtimer2_fn]");
1000b41e:	4846      	ldr	r0, [pc, #280]	; (1000b538 <sms_dualtimer2_fn+0x11c>)
1000b420:	4b46      	ldr	r3, [pc, #280]	; (1000b53c <sms_dualtimer2_fn+0x120>)
1000b422:	4798      	blx	r3
    switch(timer2_current_mode) {
1000b424:	4b46      	ldr	r3, [pc, #280]	; (1000b540 <sms_dualtimer2_fn+0x124>)
1000b426:	781b      	ldrb	r3, [r3, #0]
1000b428:	b2db      	uxtb	r3, r3
1000b42a:	2b02      	cmp	r3, #2
1000b42c:	d02f      	beq.n	1000b48e <sms_dualtimer2_fn+0x72>
1000b42e:	2b03      	cmp	r3, #3
1000b430:	d054      	beq.n	1000b4dc <sms_dualtimer2_fn+0xc0>
1000b432:	2b01      	cmp	r3, #1
1000b434:	d17f      	bne.n	1000b536 <sms_dualtimer2_fn+0x11a>
        case TIMER2_MODE_INDICATION_TOUT:
        timer2_current_mode = TIMER2_MODE_NONE;
1000b436:	2200      	movs	r2, #0
1000b438:	4b41      	ldr	r3, [pc, #260]	; (1000b540 <sms_dualtimer2_fn+0x124>)
1000b43a:	701a      	strb	r2, [r3, #0]
        if(ble_current_state == BLE_STATE_PAIRED) {
1000b43c:	4b41      	ldr	r3, [pc, #260]	; (1000b544 <sms_dualtimer2_fn+0x128>)
1000b43e:	781b      	ldrb	r3, [r3, #0]
1000b440:	2b22      	cmp	r3, #34	; 0x22
1000b442:	d107      	bne.n	1000b454 <sms_dualtimer2_fn+0x38>
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
            if(timer1_current_mode == TIMER1_MODE_NONE) {
1000b444:	4b40      	ldr	r3, [pc, #256]	; (1000b548 <sms_dualtimer2_fn+0x12c>)
1000b446:	781b      	ldrb	r3, [r3, #0]
1000b448:	2b00      	cmp	r3, #0
1000b44a:	d174      	bne.n	1000b536 <sms_dualtimer2_fn+0x11a>
                //release_sleep_lock();
                ulp_ready = true;
1000b44c:	3201      	adds	r2, #1
1000b44e:	4b3f      	ldr	r3, [pc, #252]	; (1000b54c <sms_dualtimer2_fn+0x130>)
1000b450:	701a      	strb	r2, [r3, #0]
1000b452:	e070      	b.n	1000b536 <sms_dualtimer2_fn+0x11a>
            }                
        }
        else {
            sms_ble_ind_retry++;
1000b454:	4a3e      	ldr	r2, [pc, #248]	; (1000b550 <sms_dualtimer2_fn+0x134>)
1000b456:	7813      	ldrb	r3, [r2, #0]
1000b458:	3301      	adds	r3, #1
1000b45a:	b2db      	uxtb	r3, r3
1000b45c:	7013      	strb	r3, [r2, #0]
            if(sms_ble_ind_retry >= BLE_INDICATION_RETRY_MAX) {
1000b45e:	2b00      	cmp	r3, #0
1000b460:	d009      	beq.n	1000b476 <sms_dualtimer2_fn+0x5a>
                DBG_LOG_CONT_DEV(" ...giving up!");
1000b462:	483c      	ldr	r0, [pc, #240]	; (1000b554 <sms_dualtimer2_fn+0x138>)
1000b464:	4b3c      	ldr	r3, [pc, #240]	; (1000b558 <sms_dualtimer2_fn+0x13c>)
1000b466:	4798      	blx	r3
                //DBG_LOG_DEV("[sms_dualtimer2_fn]\tTimer1 mode: %d", timer1_current_mode);
                timer2_current_mode = TIMER2_MODE_NONE;
1000b468:	2200      	movs	r2, #0
1000b46a:	4b35      	ldr	r3, [pc, #212]	; (1000b540 <sms_dualtimer2_fn+0x124>)
1000b46c:	701a      	strb	r2, [r3, #0]
                ble_current_state = BLE_STATE_PAIRED;
1000b46e:	3222      	adds	r2, #34	; 0x22
1000b470:	4b34      	ldr	r3, [pc, #208]	; (1000b544 <sms_dualtimer2_fn+0x128>)
1000b472:	701a      	strb	r2, [r3, #0]
1000b474:	e05f      	b.n	1000b536 <sms_dualtimer2_fn+0x11a>
                //DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tStarting sensors...");
                //sms_sensors_toggle_interrupt(SMS_EXTINT_ENABLE);
                //if(timer1_current_mode == TIMER1_MODE_NONE) release_sleep_lock();
            }
            else {
                DBG_LOG_CONT_DEV(" ...waiting... counter: %d", sms_ble_ind_retry);
1000b476:	2100      	movs	r1, #0
1000b478:	4838      	ldr	r0, [pc, #224]	; (1000b55c <sms_dualtimer2_fn+0x140>)
1000b47a:	4b37      	ldr	r3, [pc, #220]	; (1000b558 <sms_dualtimer2_fn+0x13c>)
1000b47c:	4798      	blx	r3
                //sms_ble_send_characteristic(BLE_CHAR_PRESSURE);
                timer2_current_mode = TIMER2_MODE_INDICATION_TOUT;
1000b47e:	2201      	movs	r2, #1
1000b480:	4b2f      	ldr	r3, [pc, #188]	; (1000b540 <sms_dualtimer2_fn+0x124>)
1000b482:	701a      	strb	r2, [r3, #0]
                //ulp_ready = false;
                sms_dualtimer_start(TIMER_UNIT_MS, BLE_INDICATION_TOUT_MS, DUALTIMER_TIMER2);
1000b484:	2164      	movs	r1, #100	; 0x64
1000b486:	2001      	movs	r0, #1
1000b488:	4b35      	ldr	r3, [pc, #212]	; (1000b560 <sms_dualtimer2_fn+0x144>)
1000b48a:	4798      	blx	r3
1000b48c:	e053      	b.n	1000b536 <sms_dualtimer2_fn+0x11a>
            }
        }
        break;
        
        case TIMER2_MODE_LED_STARTUP:
        DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tBlinking startup...");
1000b48e:	4835      	ldr	r0, [pc, #212]	; (1000b564 <sms_dualtimer2_fn+0x148>)
1000b490:	4b35      	ldr	r3, [pc, #212]	; (1000b568 <sms_dualtimer2_fn+0x14c>)
1000b492:	4798      	blx	r3
1000b494:	4835      	ldr	r0, [pc, #212]	; (1000b56c <sms_dualtimer2_fn+0x150>)
1000b496:	4b30      	ldr	r3, [pc, #192]	; (1000b558 <sms_dualtimer2_fn+0x13c>)
1000b498:	4798      	blx	r3
        timer2_current_mode = TIMER2_MODE_NONE;
1000b49a:	2200      	movs	r2, #0
1000b49c:	4b28      	ldr	r3, [pc, #160]	; (1000b540 <sms_dualtimer2_fn+0x124>)
1000b49e:	701a      	strb	r2, [r3, #0]
        sms_led_blink_cnt++;
1000b4a0:	4a33      	ldr	r2, [pc, #204]	; (1000b570 <sms_dualtimer2_fn+0x154>)
1000b4a2:	7813      	ldrb	r3, [r2, #0]
1000b4a4:	3301      	adds	r3, #1
1000b4a6:	b2db      	uxtb	r3, r3
1000b4a8:	7013      	strb	r3, [r2, #0]
        if(sms_led_blink_cnt >= SMS_BLINK_STARTUP_CNT) {
1000b4aa:	7813      	ldrb	r3, [r2, #0]
1000b4ac:	b2db      	uxtb	r3, r3
1000b4ae:	2b07      	cmp	r3, #7
1000b4b0:	d908      	bls.n	1000b4c4 <sms_dualtimer2_fn+0xa8>
            sms_led_switch_off(SMS_LED_0_PIN);
1000b4b2:	2016      	movs	r0, #22
1000b4b4:	4b2f      	ldr	r3, [pc, #188]	; (1000b574 <sms_dualtimer2_fn+0x158>)
1000b4b6:	4798      	blx	r3
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
            /* Blinking done... starting ble advertisement */
            //DBG_LOG_DEV("[sms_dualtimer2_fn]\tSMS awake... starting advertisement");
            sms_ble_advertise();
1000b4b8:	4b2f      	ldr	r3, [pc, #188]	; (1000b578 <sms_dualtimer2_fn+0x15c>)
1000b4ba:	4798      	blx	r3
            ulp_ready = true;
1000b4bc:	2201      	movs	r2, #1
1000b4be:	4b23      	ldr	r3, [pc, #140]	; (1000b54c <sms_dualtimer2_fn+0x130>)
1000b4c0:	701a      	strb	r2, [r3, #0]
1000b4c2:	e038      	b.n	1000b536 <sms_dualtimer2_fn+0x11a>
        }
        else {
            //DBG_LOG_DEV("[sms_dualtimer2_fn]\tBlinking up... cnt = %d", sms_led_blink_cnt);
            sms_led_toggle(SMS_LED_0_PIN);
1000b4c4:	2016      	movs	r0, #22
1000b4c6:	4b2d      	ldr	r3, [pc, #180]	; (1000b57c <sms_dualtimer2_fn+0x160>)
1000b4c8:	4798      	blx	r3
            timer2_current_mode = TIMER2_MODE_LED_STARTUP;
1000b4ca:	2202      	movs	r2, #2
1000b4cc:	4b1c      	ldr	r3, [pc, #112]	; (1000b540 <sms_dualtimer2_fn+0x124>)
1000b4ce:	701a      	strb	r2, [r3, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_STARTUP_MS, DUALTIMER_TIMER2);
1000b4d0:	3a01      	subs	r2, #1
1000b4d2:	2164      	movs	r1, #100	; 0x64
1000b4d4:	2001      	movs	r0, #1
1000b4d6:	4b22      	ldr	r3, [pc, #136]	; (1000b560 <sms_dualtimer2_fn+0x144>)
1000b4d8:	4798      	blx	r3
1000b4da:	e02c      	b.n	1000b536 <sms_dualtimer2_fn+0x11a>
        }
        break;
        
        case TIMER2_MODE_LED_SHUTDOWN:
        DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tBlinking shutdown...");
1000b4dc:	4821      	ldr	r0, [pc, #132]	; (1000b564 <sms_dualtimer2_fn+0x148>)
1000b4de:	4b22      	ldr	r3, [pc, #136]	; (1000b568 <sms_dualtimer2_fn+0x14c>)
1000b4e0:	4798      	blx	r3
1000b4e2:	4827      	ldr	r0, [pc, #156]	; (1000b580 <sms_dualtimer2_fn+0x164>)
1000b4e4:	4b1c      	ldr	r3, [pc, #112]	; (1000b558 <sms_dualtimer2_fn+0x13c>)
1000b4e6:	4798      	blx	r3
        timer2_current_mode = TIMER2_MODE_NONE;
1000b4e8:	2200      	movs	r2, #0
1000b4ea:	4b15      	ldr	r3, [pc, #84]	; (1000b540 <sms_dualtimer2_fn+0x124>)
1000b4ec:	701a      	strb	r2, [r3, #0]
        sms_led_blink_cnt++;
1000b4ee:	4a20      	ldr	r2, [pc, #128]	; (1000b570 <sms_dualtimer2_fn+0x154>)
1000b4f0:	7813      	ldrb	r3, [r2, #0]
1000b4f2:	3301      	adds	r3, #1
1000b4f4:	b2db      	uxtb	r3, r3
1000b4f6:	7013      	strb	r3, [r2, #0]
        if(sms_led_blink_cnt >= SMS_BLINK_SHTDWN_CNT) {
1000b4f8:	7813      	ldrb	r3, [r2, #0]
1000b4fa:	b2db      	uxtb	r3, r3
1000b4fc:	2b03      	cmp	r3, #3
1000b4fe:	d90e      	bls.n	1000b51e <sms_dualtimer2_fn+0x102>
            sms_led_switch_off(SMS_LED_0_PIN);
1000b500:	2016      	movs	r0, #22
1000b502:	4b1c      	ldr	r3, [pc, #112]	; (1000b574 <sms_dualtimer2_fn+0x158>)
1000b504:	4798      	blx	r3
            DBG_LOG_DEV("[sms_dualtimer2_fn]\t\tPowering off...");
1000b506:	4817      	ldr	r0, [pc, #92]	; (1000b564 <sms_dualtimer2_fn+0x148>)
1000b508:	4b17      	ldr	r3, [pc, #92]	; (1000b568 <sms_dualtimer2_fn+0x14c>)
1000b50a:	4798      	blx	r3
1000b50c:	481d      	ldr	r0, [pc, #116]	; (1000b584 <sms_dualtimer2_fn+0x168>)
1000b50e:	4b12      	ldr	r3, [pc, #72]	; (1000b558 <sms_dualtimer2_fn+0x13c>)
1000b510:	4798      	blx	r3
            //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
            sms_init_variables();
1000b512:	4b1d      	ldr	r3, [pc, #116]	; (1000b588 <sms_dualtimer2_fn+0x16c>)
1000b514:	4798      	blx	r3
            ulp_ready = true;
1000b516:	2201      	movs	r2, #1
1000b518:	4b0c      	ldr	r3, [pc, #48]	; (1000b54c <sms_dualtimer2_fn+0x130>)
1000b51a:	701a      	strb	r2, [r3, #0]
1000b51c:	e00b      	b.n	1000b536 <sms_dualtimer2_fn+0x11a>
            //release_sleep_lock();
        }
        else {
            //DBG_LOG_DEV("[sms_dualtimer2_fn]\tBLinking off... cnt = %d", sms_led_blink_cnt);
            sms_led_toggle(SMS_LED_0_PIN);
1000b51e:	2016      	movs	r0, #22
1000b520:	4b16      	ldr	r3, [pc, #88]	; (1000b57c <sms_dualtimer2_fn+0x160>)
1000b522:	4798      	blx	r3
            timer2_current_mode = TIMER2_MODE_LED_SHUTDOWN;
1000b524:	2203      	movs	r2, #3
1000b526:	4b06      	ldr	r3, [pc, #24]	; (1000b540 <sms_dualtimer2_fn+0x124>)
1000b528:	701a      	strb	r2, [r3, #0]
            //ulp_ready = false;
            sms_dualtimer_start(TIMER_UNIT_MS, SMS_BLINK_SHTDWN_MS, DUALTIMER_TIMER2);
1000b52a:	3a02      	subs	r2, #2
1000b52c:	21c8      	movs	r1, #200	; 0xc8
1000b52e:	0049      	lsls	r1, r1, #1
1000b530:	2001      	movs	r0, #1
1000b532:	4b0b      	ldr	r3, [pc, #44]	; (1000b560 <sms_dualtimer2_fn+0x144>)
1000b534:	4798      	blx	r3
        case TIMER2_MODE_LED_CONNECTION_LOST:
        case TIMER2_MODE_NONE:
        //sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE)
        break;
    }
1000b536:	bd10      	pop	{r4, pc}
1000b538:	10016a08 	.word	0x10016a08
1000b53c:	1000a5d5 	.word	0x1000a5d5
1000b540:	10019a0d 	.word	0x10019a0d
1000b544:	10019a0c 	.word	0x10019a0c
1000b548:	10019874 	.word	0x10019874
1000b54c:	100198f5 	.word	0x100198f5
1000b550:	10019a01 	.word	0x10019a01
1000b554:	10016a1c 	.word	0x10016a1c
1000b558:	10014ad5 	.word	0x10014ad5
1000b55c:	10016a2c 	.word	0x10016a2c
1000b560:	1000b071 	.word	0x1000b071
1000b564:	10015d9c 	.word	0x10015d9c
1000b568:	10014bf5 	.word	0x10014bf5
1000b56c:	10016a48 	.word	0x10016a48
1000b570:	10019a30 	.word	0x10019a30
1000b574:	1000a9f1 	.word	0x1000a9f1
1000b578:	10009db9 	.word	0x10009db9
1000b57c:	1000aa51 	.word	0x1000aa51
1000b580:	10016a74 	.word	0x10016a74
1000b584:	10016aa0 	.word	0x10016aa0
1000b588:	1000f3a1 	.word	0x1000f3a1

1000b58c <spi_slave_inst_get_config_defaults>:
void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
	Assert(config);

	config->ss_pin          = PIN_LP_GPIO_12;
1000b58c:	230c      	movs	r3, #12
1000b58e:	7003      	strb	r3, [r0, #0]
	config->address_enabled = false;
1000b590:	2300      	movs	r3, #0
1000b592:	7043      	strb	r3, [r0, #1]
	config->address         = 0;
1000b594:	7083      	strb	r3, [r0, #2]
}
1000b596:	4770      	bx	lr

1000b598 <spi_get_config_defaults>:
void spi_get_config_defaults(
		struct spi_config *const config)
{
	Assert(config);

	config->mode             = SPI_MODE_MASTER;
1000b598:	2301      	movs	r3, #1
1000b59a:	7003      	strb	r3, [r0, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
1000b59c:	2300      	movs	r3, #0
1000b59e:	7043      	strb	r3, [r0, #1]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
1000b5a0:	7083      	strb	r3, [r0, #2]
	config->clock_source     = SPI_CLK_INPUT_0;
1000b5a2:	70c3      	strb	r3, [r0, #3]
	config->clock_divider    = 129;
1000b5a4:	3381      	adds	r3, #129	; 0x81
1000b5a6:	7103      	strb	r3, [r0, #4]

	config->pin_number_pad[0] = PIN_LP_GPIO_10;
1000b5a8:	3b77      	subs	r3, #119	; 0x77
1000b5aa:	6083      	str	r3, [r0, #8]
	config->pin_number_pad[1] = PIN_LP_GPIO_11;
1000b5ac:	3301      	adds	r3, #1
1000b5ae:	60c3      	str	r3, [r0, #12]
	config->pin_number_pad[2] = PIN_LP_GPIO_12;
1000b5b0:	3301      	adds	r3, #1
1000b5b2:	6103      	str	r3, [r0, #16]
	config->pin_number_pad[3] = PIN_LP_GPIO_13;
1000b5b4:	3301      	adds	r3, #1
1000b5b6:	6143      	str	r3, [r0, #20]

	config->pinmux_sel_pad[0] = MUX_LP_GPIO_10_SPI0_SCK;
1000b5b8:	3b0b      	subs	r3, #11
1000b5ba:	6183      	str	r3, [r0, #24]
	config->pinmux_sel_pad[1] = MUX_LP_GPIO_11_SPI0_MOSI;
1000b5bc:	61c3      	str	r3, [r0, #28]
	config->pinmux_sel_pad[2] = MUX_LP_GPIO_12_SPI0_SSN;
1000b5be:	6203      	str	r3, [r0, #32]
	config->pinmux_sel_pad[3] = MUX_LP_GPIO_13_SPI0_MISO;
1000b5c0:	6243      	str	r3, [r0, #36]	; 0x24
};
1000b5c2:	4770      	bx	lr

1000b5c4 <spi_attach_slave>:
 *
 */
void spi_attach_slave(
		struct spi_slave_inst *const slave,
		struct spi_slave_inst_config *const config)
{
1000b5c4:	b530      	push	{r4, r5, lr}
1000b5c6:	b083      	sub	sp, #12
1000b5c8:	0004      	movs	r4, r0
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
1000b5ca:	780b      	ldrb	r3, [r1, #0]
1000b5cc:	7003      	strb	r3, [r0, #0]
	slave->address_enabled = config->address_enabled;
1000b5ce:	784b      	ldrb	r3, [r1, #1]
1000b5d0:	7043      	strb	r3, [r0, #1]
	slave->address         = config->address;
1000b5d2:	788b      	ldrb	r3, [r1, #2]
1000b5d4:	7083      	strb	r3, [r0, #2]

	struct gpio_config config_gpio;
	gpio_get_config_defaults(&config_gpio);
1000b5d6:	ad01      	add	r5, sp, #4
1000b5d8:	0028      	movs	r0, r5
1000b5da:	4b07      	ldr	r3, [pc, #28]	; (1000b5f8 <spi_attach_slave+0x34>)
1000b5dc:	4798      	blx	r3
	config_gpio.direction = GPIO_PIN_DIR_OUTPUT;
1000b5de:	2301      	movs	r3, #1
1000b5e0:	702b      	strb	r3, [r5, #0]
	gpio_pin_set_config(slave->ss_pin, &config_gpio);
1000b5e2:	7820      	ldrb	r0, [r4, #0]
1000b5e4:	0029      	movs	r1, r5
1000b5e6:	4b05      	ldr	r3, [pc, #20]	; (1000b5fc <spi_attach_slave+0x38>)
1000b5e8:	4798      	blx	r3

	gpio_pin_set_output_level(slave->ss_pin, true);
1000b5ea:	7820      	ldrb	r0, [r4, #0]
1000b5ec:	2101      	movs	r1, #1
1000b5ee:	4b04      	ldr	r3, [pc, #16]	; (1000b600 <spi_attach_slave+0x3c>)
1000b5f0:	4798      	blx	r3
}
1000b5f2:	b003      	add	sp, #12
1000b5f4:	bd30      	pop	{r4, r5, pc}
1000b5f6:	46c0      	nop			; (mov r8, r8)
1000b5f8:	1000bbe1 	.word	0x1000bbe1
1000b5fc:	1000bbf1 	.word	0x1000bbf1
1000b600:	1000be49 	.word	0x1000be49

1000b604 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void spi_enable(struct spi_module *const module)
{
	Spi *const spi_module = (module->hw);
1000b604:	6803      	ldr	r3, [r0, #0]
		NVIC_EnableIRQ(SPI1_TX_IRQn);
	}
#endif

	/* Enable SPI */
	spi_module->SPI_MODULE_ENABLE.reg = SPI_MODULE_ENABLE_ENABLE;
1000b606:	2201      	movs	r2, #1
1000b608:	761a      	strb	r2, [r3, #24]
}
1000b60a:	4770      	bx	lr

1000b60c <spi_disable>:
 * This function will disable the SPI module.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void spi_disable(struct spi_module *const module)
{
1000b60c:	b510      	push	{r4, lr}
		NVIC_DisableIRQ(SPI1_TX_IRQn);
	}
#  endif

	/* Disable SPI */
	spi_module->SPI_MODULE_ENABLE.reg = (0x0ul << SPI_MODULE_ENABLE_ENABLE_Pos);
1000b60e:	2300      	movs	r3, #0
1000b610:	6802      	ldr	r2, [r0, #0]
1000b612:	7613      	strb	r3, [r2, #24]
 */
static void _spi_clock_disable(struct spi_module *const module)
{
	Assert(module);

	Spi *const spi_module = (module->hw);
1000b614:	6803      	ldr	r3, [r0, #0]

	if (spi_module == (void *)SPI0) {
1000b616:	4a0d      	ldr	r2, [pc, #52]	; (1000b64c <spi_disable+0x40>)
1000b618:	4293      	cmp	r3, r2
1000b61a:	d109      	bne.n	1000b630 <spi_disable+0x24>
		system_clock_peripheral_disable(PERIPHERAL_SPI0_SCK_CLK);
1000b61c:	2041      	movs	r0, #65	; 0x41
1000b61e:	4c0c      	ldr	r4, [pc, #48]	; (1000b650 <spi_disable+0x44>)
1000b620:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI0_SCK_PHASE);
1000b622:	2026      	movs	r0, #38	; 0x26
1000b624:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI0_IF);
1000b626:	2038      	movs	r0, #56	; 0x38
1000b628:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI0_CORE);
1000b62a:	2001      	movs	r0, #1
1000b62c:	47a0      	blx	r4
1000b62e:	e00b      	b.n	1000b648 <spi_disable+0x3c>
	} else if (spi_module == (void *)SPI1) {
1000b630:	4a08      	ldr	r2, [pc, #32]	; (1000b654 <spi_disable+0x48>)
1000b632:	4293      	cmp	r3, r2
1000b634:	d108      	bne.n	1000b648 <spi_disable+0x3c>
		system_clock_peripheral_disable(PERIPHERAL_SPI1_SCK_CLK);
1000b636:	2042      	movs	r0, #66	; 0x42
1000b638:	4c05      	ldr	r4, [pc, #20]	; (1000b650 <spi_disable+0x44>)
1000b63a:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI1_SCK_PHASE);
1000b63c:	2027      	movs	r0, #39	; 0x27
1000b63e:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI1_IF);
1000b640:	2039      	movs	r0, #57	; 0x39
1000b642:	47a0      	blx	r4
		system_clock_peripheral_disable(PERIPHERAL_SPI1_CORE);
1000b644:	2002      	movs	r0, #2
1000b646:	47a0      	blx	r4
#  endif

	/* Disable SPI */
	spi_module->SPI_MODULE_ENABLE.reg = (0x0ul << SPI_MODULE_ENABLE_ENABLE_Pos);
	_spi_clock_disable(module);
}
1000b648:	bd10      	pop	{r4, pc}
1000b64a:	46c0      	nop			; (mov r8, r8)
1000b64c:	40006000 	.word	0x40006000
1000b650:	1000c5e1 	.word	0x1000c5e1
1000b654:	40007000 	.word	0x40007000

1000b658 <spi_reset>:
 * disable it.
 *
 * \param[in,out] module Pointer to the software instance struct
 */
void spi_reset(struct spi_module *const module)
{
1000b658:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Spi *const spi_module = (module->hw);
1000b65a:	6804      	ldr	r4, [r0, #0]

	/* Disable the module */
	spi_disable(module);
1000b65c:	4b09      	ldr	r3, [pc, #36]	; (1000b684 <spi_reset+0x2c>)
1000b65e:	4798      	blx	r3

	/* Software reset the module */
	if(spi_module == (void *)SPI0) {
1000b660:	4b09      	ldr	r3, [pc, #36]	; (1000b688 <spi_reset+0x30>)
1000b662:	429c      	cmp	r4, r3
1000b664:	d105      	bne.n	1000b672 <spi_reset+0x1a>
		system_peripheral_reset(PERIPHERAL_SPI0_CORE);
1000b666:	2001      	movs	r0, #1
1000b668:	4c08      	ldr	r4, [pc, #32]	; (1000b68c <spi_reset+0x34>)
1000b66a:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_SPI0_IF);
1000b66c:	2038      	movs	r0, #56	; 0x38
1000b66e:	47a0      	blx	r4
1000b670:	e007      	b.n	1000b682 <spi_reset+0x2a>
	} else if (spi_module == (void *)SPI1) {
1000b672:	4b07      	ldr	r3, [pc, #28]	; (1000b690 <spi_reset+0x38>)
1000b674:	429c      	cmp	r4, r3
1000b676:	d104      	bne.n	1000b682 <spi_reset+0x2a>
		system_peripheral_reset(PERIPHERAL_SPI1_CORE);
1000b678:	2002      	movs	r0, #2
1000b67a:	4c04      	ldr	r4, [pc, #16]	; (1000b68c <spi_reset+0x34>)
1000b67c:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_SPI1_IF);
1000b67e:	2039      	movs	r0, #57	; 0x39
1000b680:	47a0      	blx	r4
	}
}
1000b682:	bd10      	pop	{r4, pc}
1000b684:	1000b60d 	.word	0x1000b60d
1000b688:	40006000 	.word	0x40006000
1000b68c:	1000c94d 	.word	0x1000c94d
1000b690:	40007000 	.word	0x40007000

1000b694 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Spi *const hw,
		const struct spi_config *const config)
{
1000b694:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b696:	465f      	mov	r7, fp
1000b698:	4646      	mov	r6, r8
1000b69a:	b4c0      	push	{r6, r7}
1000b69c:	b083      	sub	sp, #12
1000b69e:	0006      	movs	r6, r0
1000b6a0:	4688      	mov	r8, r1
1000b6a2:	0015      	movs	r5, r2
	Assert(config);

	uint8_t idx;

	/* Initialize device instance */
	module->hw = hw;
1000b6a4:	6031      	str	r1, [r6, #0]

	Spi *const spi_module = (module->hw);

	/* Check if module is enabled. */
	if (spi_module->SPI_MODULE_ENABLE.reg & SPI_MODULE_ENABLE_MASK) {
1000b6a6:	7e0b      	ldrb	r3, [r1, #24]
1000b6a8:	07db      	lsls	r3, r3, #31
1000b6aa:	d501      	bpl.n	1000b6b0 <spi_init+0x1c>
		spi_module->SPI_MODULE_ENABLE.reg = (0x0ul << SPI_MODULE_ENABLE_ENABLE_Pos);
1000b6ac:	2300      	movs	r3, #0
1000b6ae:	760b      	strb	r3, [r1, #24]
	}

	spi_reset(module);
1000b6b0:	0030      	movs	r0, r6
1000b6b2:	4b4a      	ldr	r3, [pc, #296]	; (1000b7dc <spi_init+0x148>)
1000b6b4:	4798      	blx	r3
 */
static void _spi_clock_enable(struct spi_module *const module)
{
	Assert(module);

	Spi *const spi_module = (module->hw);
1000b6b6:	6833      	ldr	r3, [r6, #0]

	if (spi_module == (void *)SPI0) {
1000b6b8:	4a49      	ldr	r2, [pc, #292]	; (1000b7e0 <spi_init+0x14c>)
1000b6ba:	4293      	cmp	r3, r2
1000b6bc:	d109      	bne.n	1000b6d2 <spi_init+0x3e>
		system_clock_peripheral_enable(PERIPHERAL_SPI0_SCK_CLK);
1000b6be:	2041      	movs	r0, #65	; 0x41
1000b6c0:	4c48      	ldr	r4, [pc, #288]	; (1000b7e4 <spi_init+0x150>)
1000b6c2:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI0_SCK_PHASE);
1000b6c4:	2026      	movs	r0, #38	; 0x26
1000b6c6:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI0_IF);
1000b6c8:	2038      	movs	r0, #56	; 0x38
1000b6ca:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI0_CORE);
1000b6cc:	2001      	movs	r0, #1
1000b6ce:	47a0      	blx	r4
1000b6d0:	e00b      	b.n	1000b6ea <spi_init+0x56>
	} else if (spi_module == (void *)SPI1) {
1000b6d2:	4a45      	ldr	r2, [pc, #276]	; (1000b7e8 <spi_init+0x154>)
1000b6d4:	4293      	cmp	r3, r2
1000b6d6:	d108      	bne.n	1000b6ea <spi_init+0x56>
		system_clock_peripheral_enable(PERIPHERAL_SPI1_SCK_CLK);
1000b6d8:	2042      	movs	r0, #66	; 0x42
1000b6da:	4c42      	ldr	r4, [pc, #264]	; (1000b7e4 <spi_init+0x150>)
1000b6dc:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI1_SCK_PHASE);
1000b6de:	2027      	movs	r0, #39	; 0x27
1000b6e0:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI1_IF);
1000b6e2:	2039      	movs	r0, #57	; 0x39
1000b6e4:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_SPI1_CORE);
1000b6e6:	2002      	movs	r0, #2
1000b6e8:	47a0      	blx	r4
	}
#endif

	//Program the pinmux.
	struct gpio_config config_gpio;
	gpio_get_config_defaults(&config_gpio);
1000b6ea:	a801      	add	r0, sp, #4
1000b6ec:	4b3f      	ldr	r3, [pc, #252]	; (1000b7ec <spi_init+0x158>)
1000b6ee:	4798      	blx	r3
1000b6f0:	002c      	movs	r4, r5
1000b6f2:	3408      	adds	r4, #8
1000b6f4:	2318      	movs	r3, #24
1000b6f6:	469b      	mov	fp, r3
1000b6f8:	44ab      	add	fp, r5
1000b6fa:	0027      	movs	r7, r4

	/* Set the pinmux for this spi module. */
	for(idx = 0; idx < 4; idx++) {
		if (config->pin_number_pad[idx] != PINMUX_UNUSED) {
1000b6fc:	6820      	ldr	r0, [r4, #0]
1000b6fe:	1c43      	adds	r3, r0, #1
1000b700:	d011      	beq.n	1000b726 <spi_init+0x92>
			if (config->mode == SPI_MODE_MASTER) {
1000b702:	782b      	ldrb	r3, [r5, #0]
1000b704:	2b01      	cmp	r3, #1
1000b706:	d102      	bne.n	1000b70e <spi_init+0x7a>
				config_gpio.direction = GPIO_PIN_DIR_OUTPUT;
1000b708:	466a      	mov	r2, sp
1000b70a:	7113      	strb	r3, [r2, #4]
1000b70c:	e003      	b.n	1000b716 <spi_init+0x82>
			} else if (config->mode == SPI_MODE_SLAVE) {
1000b70e:	2b00      	cmp	r3, #0
1000b710:	d101      	bne.n	1000b716 <spi_init+0x82>
				config_gpio.direction = GPIO_PIN_DIR_INPUT;
1000b712:	466a      	mov	r2, sp
1000b714:	7113      	strb	r3, [r2, #4]
			}
			gpio_pin_set_config(config->pin_number_pad[idx], &config_gpio);
1000b716:	b2c0      	uxtb	r0, r0
1000b718:	a901      	add	r1, sp, #4
1000b71a:	4b35      	ldr	r3, [pc, #212]	; (1000b7f0 <spi_init+0x15c>)
1000b71c:	4798      	blx	r3
			gpio_pinmux_cofiguration(config->pin_number_pad[idx], \
1000b71e:	8a39      	ldrh	r1, [r7, #16]
1000b720:	7838      	ldrb	r0, [r7, #0]
1000b722:	4b34      	ldr	r3, [pc, #208]	; (1000b7f4 <spi_init+0x160>)
1000b724:	4798      	blx	r3
1000b726:	3404      	adds	r4, #4
	//Program the pinmux.
	struct gpio_config config_gpio;
	gpio_get_config_defaults(&config_gpio);

	/* Set the pinmux for this spi module. */
	for(idx = 0; idx < 4; idx++) {
1000b728:	455c      	cmp	r4, fp
1000b72a:	d1e6      	bne.n	1000b6fa <spi_init+0x66>
						(uint16_t)(config->pinmux_sel_pad[idx]));
		}
	}

	/* Set up the input clock for the module */
	spi_module->CLOCK_SOURCE_SELECT.reg = config->clock_source;
1000b72c:	78eb      	ldrb	r3, [r5, #3]
1000b72e:	4642      	mov	r2, r8
1000b730:	7413      	strb	r3, [r2, #16]

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
1000b732:	782b      	ldrb	r3, [r5, #0]
1000b734:	2b01      	cmp	r3, #1
1000b736:	d100      	bne.n	1000b73a <spi_init+0xa6>
		/* Set the mode in SPI master mode */
		spi_module->SPI_MASTER_MODE.reg = SPI_MODE_MASTER;
1000b738:	7713      	strb	r3, [r2, #28]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
1000b73a:	782b      	ldrb	r3, [r5, #0]
1000b73c:	2b00      	cmp	r3, #0
1000b73e:	d101      	bne.n	1000b744 <spi_init+0xb0>
		/* Set the mode in SPI slave mode */
		spi_module->SPI_MASTER_MODE.reg = SPI_MODE_SLAVE;
1000b740:	4642      	mov	r2, r8
1000b742:	7713      	strb	r3, [r2, #28]
		const struct spi_config *const config)
{
	Assert(module);
	Assert(config);

	Spi *const spi_module = (module->hw);
1000b744:	6833      	ldr	r3, [r6, #0]

	module->mode  = config->mode;
1000b746:	782a      	ldrb	r2, [r5, #0]
1000b748:	7172      	strb	r2, [r6, #5]

#if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
1000b74a:	782a      	ldrb	r2, [r5, #0]
1000b74c:	2a01      	cmp	r2, #1
1000b74e:	d101      	bne.n	1000b754 <spi_init+0xc0>
		spi_module->SPI_CLK_DIVIDER.reg = config->clock_divider;
1000b750:	792a      	ldrb	r2, [r5, #4]
1000b752:	829a      	strh	r2, [r3, #20]
	}
#endif

	/* Set data order */
	if (config->data_order == SPI_DATA_ORDER_LSB) {
1000b754:	786a      	ldrb	r2, [r5, #1]
1000b756:	2a04      	cmp	r2, #4
1000b758:	d104      	bne.n	1000b764 <spi_init+0xd0>
		spi_module->SPI_CONFIGURATION.bit.LSB_FIRST_ENABLE = 0x1;
1000b75a:	2124      	movs	r1, #36	; 0x24
1000b75c:	5c58      	ldrb	r0, [r3, r1]
1000b75e:	4302      	orrs	r2, r0
1000b760:	545a      	strb	r2, [r3, r1]
1000b762:	e004      	b.n	1000b76e <spi_init+0xda>
	} else {
		spi_module->SPI_CONFIGURATION.bit.LSB_FIRST_ENABLE = 0x0;
1000b764:	2124      	movs	r1, #36	; 0x24
1000b766:	5c5a      	ldrb	r2, [r3, r1]
1000b768:	2004      	movs	r0, #4
1000b76a:	4382      	bics	r2, r0
1000b76c:	545a      	strb	r2, [r3, r1]
	}

	/* Set clock polarity and clock phase */
	switch(config->transfer_mode)
1000b76e:	78aa      	ldrb	r2, [r5, #2]
1000b770:	2a01      	cmp	r2, #1
1000b772:	d01a      	beq.n	1000b7aa <spi_init+0x116>
1000b774:	2a00      	cmp	r2, #0
1000b776:	d004      	beq.n	1000b782 <spi_init+0xee>
1000b778:	2a02      	cmp	r2, #2
1000b77a:	d00c      	beq.n	1000b796 <spi_init+0x102>
1000b77c:	2a03      	cmp	r2, #3
1000b77e:	d01e      	beq.n	1000b7be <spi_init+0x12a>
1000b780:	e026      	b.n	1000b7d0 <spi_init+0x13c>
	{
		case SPI_TRANSFER_MODE_0:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x0;
1000b782:	2224      	movs	r2, #36	; 0x24
1000b784:	5c99      	ldrb	r1, [r3, r2]
1000b786:	2002      	movs	r0, #2
1000b788:	4381      	bics	r1, r0
1000b78a:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x0;
1000b78c:	5c99      	ldrb	r1, [r3, r2]
1000b78e:	3801      	subs	r0, #1
1000b790:	4381      	bics	r1, r0
1000b792:	5499      	strb	r1, [r3, r2]
1000b794:	e01c      	b.n	1000b7d0 <spi_init+0x13c>
			break;
		case SPI_TRANSFER_MODE_1:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x1;
1000b796:	2224      	movs	r2, #36	; 0x24
1000b798:	5c98      	ldrb	r0, [r3, r2]
1000b79a:	2102      	movs	r1, #2
1000b79c:	4301      	orrs	r1, r0
1000b79e:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x0;
1000b7a0:	5c99      	ldrb	r1, [r3, r2]
1000b7a2:	2001      	movs	r0, #1
1000b7a4:	4381      	bics	r1, r0
1000b7a6:	5499      	strb	r1, [r3, r2]
1000b7a8:	e012      	b.n	1000b7d0 <spi_init+0x13c>
			break;
		case SPI_TRANSFER_MODE_2:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x0;
1000b7aa:	2224      	movs	r2, #36	; 0x24
1000b7ac:	5c99      	ldrb	r1, [r3, r2]
1000b7ae:	2002      	movs	r0, #2
1000b7b0:	4381      	bics	r1, r0
1000b7b2:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x1;
1000b7b4:	5c98      	ldrb	r0, [r3, r2]
1000b7b6:	2101      	movs	r1, #1
1000b7b8:	4301      	orrs	r1, r0
1000b7ba:	5499      	strb	r1, [r3, r2]
1000b7bc:	e008      	b.n	1000b7d0 <spi_init+0x13c>
			break;
		case SPI_TRANSFER_MODE_3:
			spi_module->SPI_CONFIGURATION.bit.SCK_PHASE = 0x1;
1000b7be:	2224      	movs	r2, #36	; 0x24
1000b7c0:	5c98      	ldrb	r0, [r3, r2]
1000b7c2:	2102      	movs	r1, #2
1000b7c4:	4301      	orrs	r1, r0
1000b7c6:	5499      	strb	r1, [r3, r2]
			spi_module->SPI_CONFIGURATION.bit.SCK_POLARITY = 0x1;
1000b7c8:	5c98      	ldrb	r0, [r3, r2]
1000b7ca:	2101      	movs	r1, #1
1000b7cc:	4301      	orrs	r1, r0
1000b7ce:	5499      	strb	r1, [r3, r2]
	module->locked                     = 0;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
1000b7d0:	2000      	movs	r0, #0
1000b7d2:	b003      	add	sp, #12
1000b7d4:	bc0c      	pop	{r2, r3}
1000b7d6:	4690      	mov	r8, r2
1000b7d8:	469b      	mov	fp, r3
1000b7da:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b7dc:	1000b659 	.word	0x1000b659
1000b7e0:	40006000 	.word	0x40006000
1000b7e4:	1000c285 	.word	0x1000c285
1000b7e8:	40007000 	.word	0x40007000
1000b7ec:	1000bbe1 	.word	0x1000bbe1
1000b7f0:	1000bbf1 	.word	0x1000bbf1
1000b7f4:	1000bed5 	.word	0x1000bed5

1000b7f8 <spi_transceive_buffer_wait>:
enum status_code spi_transceive_buffer_wait(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint8_t *rx_data,
		uint16_t length)
{
1000b7f8:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b7fa:	b083      	sub	sp, #12
	Spi *spi_module = module->hw;
1000b7fc:	6804      	ldr	r4, [r0, #0]
	uint8_t dummy = 0;
1000b7fe:	2600      	movs	r6, #0
1000b800:	466d      	mov	r5, sp
1000b802:	71ee      	strb	r6, [r5, #7]
1000b804:	3507      	adds	r5, #7
	uint8_t skip_mosi = 0;
	uint8_t skip_miso = 0;
	uint8_t status;
	uint16_t transfer_len = 0;

	if(spi_module == 0) {
1000b806:	2c00      	cmp	r4, #0
1000b808:	d034      	beq.n	1000b874 <spi_transceive_buffer_wait+0x7c>
		return STATUS_ERR_NOT_INITIALIZED;
	}
	if(!tx_data) {
1000b80a:	2900      	cmp	r1, #0
1000b80c:	d104      	bne.n	1000b818 <spi_transceive_buffer_wait+0x20>
		tx_data = &dummy;
		*tx_data = module->tx_dummy_byte;
1000b80e:	0029      	movs	r1, r5
1000b810:	7980      	ldrb	r0, [r0, #6]
1000b812:	7028      	strb	r0, [r5, #0]
		skip_mosi = 1;
1000b814:	2701      	movs	r7, #1
1000b816:	e00b      	b.n	1000b830 <spi_transceive_buffer_wait+0x38>
	} else if(!rx_data) {
1000b818:	2a00      	cmp	r2, #0
1000b81a:	d005      	beq.n	1000b828 <spi_transceive_buffer_wait+0x30>
		rx_data = &dummy;
		skip_miso = 1;
	} else if(length == 0) {
		return STATUS_ERR_INVALID_ARG;
1000b81c:	2017      	movs	r0, #23
		*tx_data = module->tx_dummy_byte;
		skip_mosi = 1;
	} else if(!rx_data) {
		rx_data = &dummy;
		skip_miso = 1;
	} else if(length == 0) {
1000b81e:	2b00      	cmp	r3, #0
1000b820:	d029      	beq.n	1000b876 <spi_transceive_buffer_wait+0x7e>
		uint16_t length)
{
	Spi *spi_module = module->hw;
	uint8_t dummy = 0;
	uint8_t skip_mosi = 0;
	uint8_t skip_miso = 0;
1000b822:	2600      	movs	r6, #0
		uint8_t *rx_data,
		uint16_t length)
{
	Spi *spi_module = module->hw;
	uint8_t dummy = 0;
	uint8_t skip_mosi = 0;
1000b824:	2700      	movs	r7, #0
1000b826:	e003      	b.n	1000b830 <spi_transceive_buffer_wait+0x38>
		tx_data = &dummy;
		*tx_data = module->tx_dummy_byte;
		skip_mosi = 1;
	} else if(!rx_data) {
		rx_data = &dummy;
		skip_miso = 1;
1000b828:	2601      	movs	r6, #1
		uint8_t *rx_data,
		uint16_t length)
{
	Spi *spi_module = module->hw;
	uint8_t dummy = 0;
	uint8_t skip_mosi = 0;
1000b82a:	2700      	movs	r7, #0
	if(!tx_data) {
		tx_data = &dummy;
		*tx_data = module->tx_dummy_byte;
		skip_mosi = 1;
	} else if(!rx_data) {
		rx_data = &dummy;
1000b82c:	466a      	mov	r2, sp
1000b82e:	3207      	adds	r2, #7
 */
static bool _spi_is_active(Spi *const spi_module)
{
	Assert(spi_module);

	return spi_module->SPI_BUS_STATUS.bit.SPI_ACTIVE;
1000b830:	2528      	movs	r5, #40	; 0x28
1000b832:	5d60      	ldrb	r0, [r4, r5]
	}

	/* Check for Idle */
	do {
		status = _spi_is_active(spi_module);
	}while(status);
1000b834:	07c0      	lsls	r0, r0, #31
1000b836:	d4fc      	bmi.n	1000b832 <spi_transceive_buffer_wait+0x3a>

	/* Clear all status registers */
	spi_module->RECEIVE_STATUS.reg;
1000b838:	7b20      	ldrb	r0, [r4, #12]
	spi_module->TRANSMIT_STATUS.reg;
1000b83a:	7a20      	ldrb	r0, [r4, #8]

	/* Start transfer */
	while(transfer_len < length) {
1000b83c:	2b00      	cmp	r3, #0
1000b83e:	d014      	beq.n	1000b86a <spi_transceive_buffer_wait+0x72>
1000b840:	2500      	movs	r5, #0
		/* Read data shifted from MISO */
		while(!_spi_is_ready_to_read(spi_module));
		*rx_data = spi_module->RECEIVE_DATA.reg;
		transfer_len++;
		if (!skip_mosi) {
			tx_data++;
1000b842:	4278      	negs	r0, r7
1000b844:	4147      	adcs	r7, r0
		}
		if (!skip_miso) {
			rx_data++;
1000b846:	4270      	negs	r0, r6
1000b848:	4146      	adcs	r6, r0
		Spi *const spi_module)
{
	Assert(spi_module);

	/* Check interrupt flag */
	return (spi_module->TRANSMIT_STATUS.bit.TX_FIFO_NOT_FULL);
1000b84a:	7a20      	ldrb	r0, [r4, #8]
	spi_module->TRANSMIT_STATUS.reg;

	/* Start transfer */
	while(transfer_len < length) {
		/* Write data to MOSI */
		while(!_spi_is_ready_to_write(spi_module));
1000b84c:	07c0      	lsls	r0, r0, #31
1000b84e:	d5fc      	bpl.n	1000b84a <spi_transceive_buffer_wait+0x52>
		spi_module->TRANSMIT_DATA.reg = *tx_data;
1000b850:	7808      	ldrb	r0, [r1, #0]
1000b852:	7020      	strb	r0, [r4, #0]
		Spi *const spi_module)
{
	Assert(spi_module);

	/* Check interrupt flag */
	return (spi_module->RECEIVE_STATUS.bit.RX_FIFO_NOT_EMPTY);
1000b854:	7b20      	ldrb	r0, [r4, #12]
	while(transfer_len < length) {
		/* Write data to MOSI */
		while(!_spi_is_ready_to_write(spi_module));
		spi_module->TRANSMIT_DATA.reg = *tx_data;
		/* Read data shifted from MISO */
		while(!_spi_is_ready_to_read(spi_module));
1000b856:	07c0      	lsls	r0, r0, #31
1000b858:	d5fc      	bpl.n	1000b854 <spi_transceive_buffer_wait+0x5c>
		*rx_data = spi_module->RECEIVE_DATA.reg;
1000b85a:	7920      	ldrb	r0, [r4, #4]
1000b85c:	7010      	strb	r0, [r2, #0]
		transfer_len++;
1000b85e:	3501      	adds	r5, #1
1000b860:	b2ad      	uxth	r5, r5
		if (!skip_mosi) {
			tx_data++;
1000b862:	19c9      	adds	r1, r1, r7
		}
		if (!skip_miso) {
			rx_data++;
1000b864:	1992      	adds	r2, r2, r6
	/* Clear all status registers */
	spi_module->RECEIVE_STATUS.reg;
	spi_module->TRANSMIT_STATUS.reg;

	/* Start transfer */
	while(transfer_len < length) {
1000b866:	42ab      	cmp	r3, r5
1000b868:	d1ef      	bne.n	1000b84a <spi_transceive_buffer_wait+0x52>
		Spi *const spi_module)
{
	Assert(spi_module);

	/* Check interrupt flag */
	return (spi_module->TRANSMIT_STATUS.bit.TX_FIFO_EMPTY);
1000b86a:	7a23      	ldrb	r3, [r4, #8]
		}
	}
	/* check TXFIFO is empty */
	do {
		status = _spi_is_write_complete(spi_module);
	}while(!status);
1000b86c:	06db      	lsls	r3, r3, #27
1000b86e:	d5fc      	bpl.n	1000b86a <spi_transceive_buffer_wait+0x72>

	return STATUS_OK;
1000b870:	2000      	movs	r0, #0
1000b872:	e000      	b.n	1000b876 <spi_transceive_buffer_wait+0x7e>
	uint8_t skip_miso = 0;
	uint8_t status;
	uint16_t transfer_len = 0;

	if(spi_module == 0) {
		return STATUS_ERR_NOT_INITIALIZED;
1000b874:	201f      	movs	r0, #31
		status = _spi_is_write_complete(spi_module);
	}while(!status);

	return STATUS_OK;

}
1000b876:	b003      	add	sp, #12
1000b878:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b87a:	46c0      	nop			; (mov r8, r8)

1000b87c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		bool select)
{
1000b87c:	b510      	push	{r4, lr}
	uint8_t gpio_num = slave->ss_pin;
1000b87e:	7808      	ldrb	r0, [r1, #0]
	if(select) {
1000b880:	2a00      	cmp	r2, #0
1000b882:	d003      	beq.n	1000b88c <spi_select_slave+0x10>
		/* ASSERT Slave select pin */
		gpio_pin_set_output_level(gpio_num, false);
1000b884:	2100      	movs	r1, #0
1000b886:	4b04      	ldr	r3, [pc, #16]	; (1000b898 <spi_select_slave+0x1c>)
1000b888:	4798      	blx	r3
1000b88a:	e002      	b.n	1000b892 <spi_select_slave+0x16>
	} else {
		/* DEASSERT Slave select pin */
		gpio_pin_set_output_level(gpio_num, true);
1000b88c:	2101      	movs	r1, #1
1000b88e:	4b02      	ldr	r3, [pc, #8]	; (1000b898 <spi_select_slave+0x1c>)
1000b890:	4798      	blx	r3
	}

	return STATUS_OK;
}
1000b892:	2000      	movs	r0, #0
1000b894:	bd10      	pop	{r4, pc}
1000b896:	46c0      	nop			; (mov r8, r8)
1000b898:	1000be49 	.word	0x1000be49

1000b89c <dualtimer_isr_handler>:
 *
 * Dualtimer ISR handler.
 *
 */
static void dualtimer_isr_handler(void)
{
1000b89c:	b510      	push	{r4, lr}
 * \retval The interrupt status of timer1/timer2
 */
uint8_t dualtimer_get_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		return DUALTIMER0->TIMER1MIS.reg;
1000b89e:	4b0d      	ldr	r3, [pc, #52]	; (1000b8d4 <dualtimer_isr_handler+0x38>)
1000b8a0:	7d1b      	ldrb	r3, [r3, #20]
 * Dualtimer ISR handler.
 *
 */
static void dualtimer_isr_handler(void)
{
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER1)) {
1000b8a2:	2b00      	cmp	r3, #0
1000b8a4:	d007      	beq.n	1000b8b6 <dualtimer_isr_handler+0x1a>
 * \param[in]     timer        Timer1/Timer2
 */
void dualtimer_clear_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		DUALTIMER0->TIMER1INTCLR.reg = 1;
1000b8a6:	2201      	movs	r2, #1
1000b8a8:	4b0a      	ldr	r3, [pc, #40]	; (1000b8d4 <dualtimer_isr_handler+0x38>)
1000b8aa:	731a      	strb	r2, [r3, #12]
 */
static void dualtimer_isr_handler(void)
{
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER1)) {
		dualtimer_clear_interrupt_status(DUALTIMER_TIMER1);
		if (dualtimer_callback_timer1)
1000b8ac:	4b0a      	ldr	r3, [pc, #40]	; (1000b8d8 <dualtimer_isr_handler+0x3c>)
1000b8ae:	681b      	ldr	r3, [r3, #0]
1000b8b0:	2b00      	cmp	r3, #0
1000b8b2:	d000      	beq.n	1000b8b6 <dualtimer_isr_handler+0x1a>
			dualtimer_callback_timer1();
1000b8b4:	4798      	blx	r3
uint8_t dualtimer_get_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		return DUALTIMER0->TIMER1MIS.reg;
	} else {
		return DUALTIMER0->TIMER2MIS.reg;
1000b8b6:	2334      	movs	r3, #52	; 0x34
1000b8b8:	4a06      	ldr	r2, [pc, #24]	; (1000b8d4 <dualtimer_isr_handler+0x38>)
1000b8ba:	5cd3      	ldrb	r3, [r2, r3]
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER1)) {
		dualtimer_clear_interrupt_status(DUALTIMER_TIMER1);
		if (dualtimer_callback_timer1)
			dualtimer_callback_timer1();
	}
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER2)) {
1000b8bc:	2b00      	cmp	r3, #0
1000b8be:	d007      	beq.n	1000b8d0 <dualtimer_isr_handler+0x34>
void dualtimer_clear_interrupt_status(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
		DUALTIMER0->TIMER1INTCLR.reg = 1;
	} else {
		DUALTIMER0->TIMER2INTCLR.reg = 1;
1000b8c0:	2101      	movs	r1, #1
1000b8c2:	232c      	movs	r3, #44	; 0x2c
1000b8c4:	54d1      	strb	r1, [r2, r3]
		if (dualtimer_callback_timer1)
			dualtimer_callback_timer1();
	}
	if (dualtimer_get_interrupt_status(DUALTIMER_TIMER2)) {
		dualtimer_clear_interrupt_status(DUALTIMER_TIMER2);
		if (dualtimer_callback_timer2)
1000b8c6:	4b05      	ldr	r3, [pc, #20]	; (1000b8dc <dualtimer_isr_handler+0x40>)
1000b8c8:	681b      	ldr	r3, [r3, #0]
1000b8ca:	2b00      	cmp	r3, #0
1000b8cc:	d000      	beq.n	1000b8d0 <dualtimer_isr_handler+0x34>
			dualtimer_callback_timer2();
1000b8ce:	4798      	blx	r3
	}
}
1000b8d0:	bd10      	pop	{r4, pc}
1000b8d2:	46c0      	nop			; (mov r8, r8)
1000b8d4:	40001000 	.word	0x40001000
1000b8d8:	10017dcc 	.word	0x10017dcc
1000b8dc:	10017dd0 	.word	0x10017dd0

1000b8e0 <dualtimer_get_config_defaults>:
 *
 * \param[out]  config  Pointer to a DUALTIMER module configuration structure to set
 */
void dualtimer_get_config_defaults(struct dualtimer_config *config)
{
	config->timer1.timer_enable = true;
1000b8e0:	2301      	movs	r3, #1
1000b8e2:	7003      	strb	r3, [r0, #0]
	config->timer2.timer_enable = true;
1000b8e4:	7303      	strb	r3, [r0, #12]

	config->timer1.counter_mode = DUALTIMER_PERIODIC_MODE;
1000b8e6:	2202      	movs	r2, #2
1000b8e8:	7042      	strb	r2, [r0, #1]
	config->timer2.counter_mode = DUALTIMER_PERIODIC_MODE;
1000b8ea:	7342      	strb	r2, [r0, #13]

	config->timer1.counter_size = DUALTIMER_COUNTER_SIZE_32BIT;
1000b8ec:	7083      	strb	r3, [r0, #2]
	config->timer2.counter_size = DUALTIMER_COUNTER_SIZE_32BIT;
1000b8ee:	7383      	strb	r3, [r0, #14]

	config->timer1.clock_prescaler = DUALTIMER_CLOCK_PRESCALER_DIV1;
1000b8f0:	2200      	movs	r2, #0
1000b8f2:	70c2      	strb	r2, [r0, #3]
	config->timer2.clock_prescaler = DUALTIMER_CLOCK_PRESCALER_DIV1;
1000b8f4:	73c2      	strb	r2, [r0, #15]

	config->timer1.interrup_enable = true;
1000b8f6:	7103      	strb	r3, [r0, #4]
	config->timer2.interrup_enable = true;
1000b8f8:	7403      	strb	r3, [r0, #16]

	config->timer1.load_value = 0;
1000b8fa:	6082      	str	r2, [r0, #8]
	config->timer2.load_value = 0;
1000b8fc:	6142      	str	r2, [r0, #20]

	config->clock_source = DUALTIMER_CLK_INPUT_0;
1000b8fe:	7602      	strb	r2, [r0, #24]
}
1000b900:	4770      	bx	lr
1000b902:	46c0      	nop			; (mov r8, r8)

1000b904 <dualtimer_set_counter>:
 * \param[in]     value        Load value
 */
void dualtimer_set_counter(enum dualtimer_timer timer,
		enum dualtimer_set_register cur_bg, uint32_t value)
{
	if (timer == DUALTIMER_TIMER1) {
1000b904:	2800      	cmp	r0, #0
1000b906:	d107      	bne.n	1000b918 <dualtimer_set_counter+0x14>
		if (cur_bg == DUALTIMER_SET_CURRUNT_REG) {
1000b908:	2900      	cmp	r1, #0
1000b90a:	d102      	bne.n	1000b912 <dualtimer_set_counter+0xe>
			DUALTIMER0->TIMER1LOAD.reg = value;
1000b90c:	4b06      	ldr	r3, [pc, #24]	; (1000b928 <dualtimer_set_counter+0x24>)
1000b90e:	601a      	str	r2, [r3, #0]
1000b910:	e009      	b.n	1000b926 <dualtimer_set_counter+0x22>
		} else {
			DUALTIMER0->TIMER1BGLOAD.reg = value;
1000b912:	4b05      	ldr	r3, [pc, #20]	; (1000b928 <dualtimer_set_counter+0x24>)
1000b914:	619a      	str	r2, [r3, #24]
1000b916:	e006      	b.n	1000b926 <dualtimer_set_counter+0x22>
		}
	} else {
		if (cur_bg == DUALTIMER_SET_CURRUNT_REG) {
1000b918:	2900      	cmp	r1, #0
1000b91a:	d102      	bne.n	1000b922 <dualtimer_set_counter+0x1e>
			DUALTIMER0->TIMER2LOAD.reg = value;
1000b91c:	4b02      	ldr	r3, [pc, #8]	; (1000b928 <dualtimer_set_counter+0x24>)
1000b91e:	621a      	str	r2, [r3, #32]
1000b920:	e001      	b.n	1000b926 <dualtimer_set_counter+0x22>
			} else {
			DUALTIMER0->TIMER2BGLOAD.reg = value;
1000b922:	4b01      	ldr	r3, [pc, #4]	; (1000b928 <dualtimer_set_counter+0x24>)
1000b924:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
}
1000b926:	4770      	bx	lr
1000b928:	40001000 	.word	0x40001000

1000b92c <dualtimer_enable>:
 *
 * \param[in]     timer        Timer1/Timer2
 */
void dualtimer_enable(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
1000b92c:	2800      	cmp	r0, #0
1000b92e:	d105      	bne.n	1000b93c <dualtimer_enable+0x10>
		DUALTIMER0->TIMER1CONTROL.reg |= DUALTIMER_TIMER1CONTROL_TIMER_ENABLE;
1000b930:	4a06      	ldr	r2, [pc, #24]	; (1000b94c <dualtimer_enable+0x20>)
1000b932:	7a11      	ldrb	r1, [r2, #8]
1000b934:	2380      	movs	r3, #128	; 0x80
1000b936:	430b      	orrs	r3, r1
1000b938:	7213      	strb	r3, [r2, #8]
1000b93a:	e005      	b.n	1000b948 <dualtimer_enable+0x1c>
	} else {
		DUALTIMER0->TIMER2CONTROL.reg |= DUALTIMER_TIMER2CONTROL_TIMER_ENABLE;
1000b93c:	4903      	ldr	r1, [pc, #12]	; (1000b94c <dualtimer_enable+0x20>)
1000b93e:	2228      	movs	r2, #40	; 0x28
1000b940:	5c88      	ldrb	r0, [r1, r2]
1000b942:	2380      	movs	r3, #128	; 0x80
1000b944:	4303      	orrs	r3, r0
1000b946:	548b      	strb	r3, [r1, r2]
	}
}
1000b948:	4770      	bx	lr
1000b94a:	46c0      	nop			; (mov r8, r8)
1000b94c:	40001000 	.word	0x40001000

1000b950 <dualtimer_disable>:
 *
 * \param[in]     timer        Timer1/Timer2
 */
void dualtimer_disable(enum dualtimer_timer timer)
{
	if (timer == DUALTIMER_TIMER1) {
1000b950:	2800      	cmp	r0, #0
1000b952:	d105      	bne.n	1000b960 <dualtimer_disable+0x10>
		DUALTIMER0->TIMER1CONTROL.reg &= ~DUALTIMER_TIMER1CONTROL_TIMER_ENABLE;
1000b954:	4a06      	ldr	r2, [pc, #24]	; (1000b970 <dualtimer_disable+0x20>)
1000b956:	7a11      	ldrb	r1, [r2, #8]
1000b958:	237f      	movs	r3, #127	; 0x7f
1000b95a:	400b      	ands	r3, r1
1000b95c:	7213      	strb	r3, [r2, #8]
1000b95e:	e005      	b.n	1000b96c <dualtimer_disable+0x1c>
	} else {
		DUALTIMER0->TIMER2CONTROL.reg &= ~DUALTIMER_TIMER2CONTROL_TIMER_ENABLE;
1000b960:	4903      	ldr	r1, [pc, #12]	; (1000b970 <dualtimer_disable+0x20>)
1000b962:	2228      	movs	r2, #40	; 0x28
1000b964:	5c88      	ldrb	r0, [r1, r2]
1000b966:	237f      	movs	r3, #127	; 0x7f
1000b968:	4003      	ands	r3, r0
1000b96a:	548b      	strb	r3, [r1, r2]
	}
}
1000b96c:	4770      	bx	lr
1000b96e:	46c0      	nop			; (mov r8, r8)
1000b970:	40001000 	.word	0x40001000

1000b974 <dualtimer_init>:
 * \param[in]     config       Pointer to the Dualtimer configuration options struct
 *
 * \return Status of the initialization procedure.
 */
void dualtimer_init(const struct dualtimer_config *config)
{
1000b974:	b570      	push	{r4, r5, r6, lr}
1000b976:	0004      	movs	r4, r0
	uint8_t regval = 0;

	/* Global reset */
	system_peripheral_reset(PERIPHERAL_DUALT_TIMER);
1000b978:	2004      	movs	r0, #4
1000b97a:	4b39      	ldr	r3, [pc, #228]	; (1000ba60 <dualtimer_init+0xec>)
1000b97c:	4798      	blx	r3

	/* Common config */
	if (config->timer1.timer_enable || config->timer2.timer_enable) {
1000b97e:	7823      	ldrb	r3, [r4, #0]
1000b980:	2b00      	cmp	r3, #0
1000b982:	d102      	bne.n	1000b98a <dualtimer_init+0x16>
1000b984:	7b23      	ldrb	r3, [r4, #12]
1000b986:	2b00      	cmp	r3, #0
1000b988:	d065      	beq.n	1000ba56 <dualtimer_init+0xe2>
		LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |=
1000b98a:	4936      	ldr	r1, [pc, #216]	; (1000ba64 <dualtimer_init+0xf0>)
1000b98c:	68ca      	ldr	r2, [r1, #12]
1000b98e:	2320      	movs	r3, #32
1000b990:	4313      	orrs	r3, r2
1000b992:	60cb      	str	r3, [r1, #12]
		LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN;
		LPMCU_MISC_REGS0->LPMCU_CTRL.bit.DUALTIMER0_CLK_SEL = config->clock_source;
1000b994:	7e22      	ldrb	r2, [r4, #24]
1000b996:	698b      	ldr	r3, [r1, #24]
1000b998:	2003      	movs	r0, #3
1000b99a:	4002      	ands	r2, r0
1000b99c:	0112      	lsls	r2, r2, #4
1000b99e:	302d      	adds	r0, #45	; 0x2d
1000b9a0:	4383      	bics	r3, r0
1000b9a2:	4313      	orrs	r3, r2
1000b9a4:	618b      	str	r3, [r1, #24]
	}
	
	/* Timer1 config */
	if (config->timer1.timer_enable) {
1000b9a6:	7823      	ldrb	r3, [r4, #0]
1000b9a8:	2b00      	cmp	r3, #0
1000b9aa:	d026      	beq.n	1000b9fa <dualtimer_init+0x86>
		if (config->timer1.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
1000b9ac:	7863      	ldrb	r3, [r4, #1]
			regval = DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_1;
1000b9ae:	2101      	movs	r1, #1
		LPMCU_MISC_REGS0->LPMCU_CTRL.bit.DUALTIMER0_CLK_SEL = config->clock_source;
	}
	
	/* Timer1 config */
	if (config->timer1.timer_enable) {
		if (config->timer1.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
1000b9b0:	2b00      	cmp	r3, #0
1000b9b2:	d003      	beq.n	1000b9bc <dualtimer_init+0x48>
			regval = DUALTIMER_TIMER1CONTROL_ONE_SHOT_COUNT_1;
		} else if (config->timer1.counter_mode == DUALTIMER_FREE_RUNNING_MODE) {
			regval = DUALTIMER_TIMER1CONTROL_TIMER_MODE_0;
		} else if (config->timer1.counter_mode == DUALTIMER_PERIODIC_MODE) {
			regval = DUALTIMER_TIMER1CONTROL_TIMER_MODE_1;
1000b9b4:	3b02      	subs	r3, #2
1000b9b6:	425d      	negs	r5, r3
1000b9b8:	415d      	adcs	r5, r3
1000b9ba:	01a9      	lsls	r1, r5, #6
		}
		regval |= (DUALTIMER_TIMER1CONTROL_TIMER_SIZE &
1000b9bc:	78a2      	ldrb	r2, [r4, #2]
1000b9be:	0052      	lsls	r2, r2, #1
1000b9c0:	2502      	movs	r5, #2
1000b9c2:	402a      	ands	r2, r5
1000b9c4:	78e3      	ldrb	r3, [r4, #3]
1000b9c6:	009b      	lsls	r3, r3, #2
1000b9c8:	350a      	adds	r5, #10
1000b9ca:	402b      	ands	r3, r5
1000b9cc:	431a      	orrs	r2, r3
1000b9ce:	0015      	movs	r5, r2
1000b9d0:	430d      	orrs	r5, r1
				((config->timer1.counter_size) << DUALTIMER_TIMER1CONTROL_TIMER_SIZE_Pos)) |
				DUALTIMER_TIMER1CONTROL_TIMERPRE(config->timer1.clock_prescaler);
		if (config->timer1.interrup_enable) {
1000b9d2:	7923      	ldrb	r3, [r4, #4]
1000b9d4:	2b00      	cmp	r3, #0
1000b9d6:	d001      	beq.n	1000b9dc <dualtimer_init+0x68>
			regval |= DUALTIMER_TIMER1CONTROL_INTERRUPT_ENABLE;
1000b9d8:	2320      	movs	r3, #32
1000b9da:	431d      	orrs	r5, r3
		}
		DUALTIMER0->TIMER1LOAD.reg = config->timer1.load_value;
1000b9dc:	4b22      	ldr	r3, [pc, #136]	; (1000ba68 <dualtimer_init+0xf4>)
1000b9de:	68a2      	ldr	r2, [r4, #8]
1000b9e0:	601a      	str	r2, [r3, #0]
		DUALTIMER0->TIMER1CONTROL.reg = regval;
1000b9e2:	721d      	strb	r5, [r3, #8]
		LPMCU_MISC_REGS0->DUALTIMER0_CTRL.reg |= LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_1_ENABLE;
1000b9e4:	491f      	ldr	r1, [pc, #124]	; (1000ba64 <dualtimer_init+0xf0>)
1000b9e6:	22c4      	movs	r2, #196	; 0xc4
1000b9e8:	0052      	lsls	r2, r2, #1
1000b9ea:	5c88      	ldrb	r0, [r1, r2]
1000b9ec:	2301      	movs	r3, #1
1000b9ee:	4303      	orrs	r3, r0
1000b9f0:	548b      	strb	r3, [r1, r2]
		dualtimer_enable(DUALTIMER_TIMER1);
1000b9f2:	2000      	movs	r0, #0
1000b9f4:	4b1d      	ldr	r3, [pc, #116]	; (1000ba6c <dualtimer_init+0xf8>)
1000b9f6:	4798      	blx	r3
1000b9f8:	e000      	b.n	1000b9fc <dualtimer_init+0x88>
 *
 * \return Status of the initialization procedure.
 */
void dualtimer_init(const struct dualtimer_config *config)
{
	uint8_t regval = 0;
1000b9fa:	2500      	movs	r5, #0
		LPMCU_MISC_REGS0->DUALTIMER0_CTRL.reg |= LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_1_ENABLE;
		dualtimer_enable(DUALTIMER_TIMER1);
	}

	/* Timer2 config */
	if (config->timer2.timer_enable) {
1000b9fc:	7b23      	ldrb	r3, [r4, #12]
1000b9fe:	2b00      	cmp	r3, #0
1000ba00:	d029      	beq.n	1000ba56 <dualtimer_init+0xe2>
		if (config->timer2.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
1000ba02:	7b63      	ldrb	r3, [r4, #13]
1000ba04:	2b00      	cmp	r3, #0
1000ba06:	d005      	beq.n	1000ba14 <dualtimer_init+0xa0>
			regval = DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_1;
		} else if (config->timer2.counter_mode == DUALTIMER_FREE_RUNNING_MODE) {
1000ba08:	2b01      	cmp	r3, #1
1000ba0a:	d005      	beq.n	1000ba18 <dualtimer_init+0xa4>
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_0;
		} else if (config->timer2.counter_mode == DUALTIMER_PERIODIC_MODE) {
1000ba0c:	2b02      	cmp	r3, #2
1000ba0e:	d104      	bne.n	1000ba1a <dualtimer_init+0xa6>
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_1;
1000ba10:	2540      	movs	r5, #64	; 0x40
1000ba12:	e002      	b.n	1000ba1a <dualtimer_init+0xa6>
	}

	/* Timer2 config */
	if (config->timer2.timer_enable) {
		if (config->timer2.counter_mode == DUALTIMER_ONE_SHOT_MODE) {
			regval = DUALTIMER_TIMER2CONTROL_ONE_SHOT_COUNT_1;
1000ba14:	2501      	movs	r5, #1
1000ba16:	e000      	b.n	1000ba1a <dualtimer_init+0xa6>
		} else if (config->timer2.counter_mode == DUALTIMER_FREE_RUNNING_MODE) {
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_0;
1000ba18:	2500      	movs	r5, #0
		} else if (config->timer2.counter_mode == DUALTIMER_PERIODIC_MODE) {
			regval = DUALTIMER_TIMER2CONTROL_TIMER_MODE_1;
		}
		regval |= (DUALTIMER_TIMER2CONTROL_TIMER_SIZE &
1000ba1a:	7ba3      	ldrb	r3, [r4, #14]
1000ba1c:	005b      	lsls	r3, r3, #1
1000ba1e:	2102      	movs	r1, #2
1000ba20:	4019      	ands	r1, r3
1000ba22:	7be2      	ldrb	r2, [r4, #15]
1000ba24:	0092      	lsls	r2, r2, #2
1000ba26:	230c      	movs	r3, #12
1000ba28:	4013      	ands	r3, r2
1000ba2a:	430b      	orrs	r3, r1
1000ba2c:	431d      	orrs	r5, r3
				((config->timer2.counter_size) << DUALTIMER_TIMER2CONTROL_TIMER_SIZE_Pos)) |
				DUALTIMER_TIMER2CONTROL_TIMERPRE(config->timer2.clock_prescaler);
		if (config->timer2.interrup_enable) {
1000ba2e:	7c23      	ldrb	r3, [r4, #16]
1000ba30:	2b00      	cmp	r3, #0
1000ba32:	d001      	beq.n	1000ba38 <dualtimer_init+0xc4>
			regval |= DUALTIMER_TIMER2CONTROL_INTERRUPT_ENABLE;
1000ba34:	2320      	movs	r3, #32
1000ba36:	431d      	orrs	r5, r3
		}
		DUALTIMER0->TIMER2LOAD.reg = config->timer2.load_value;
1000ba38:	6962      	ldr	r2, [r4, #20]
1000ba3a:	4b0b      	ldr	r3, [pc, #44]	; (1000ba68 <dualtimer_init+0xf4>)
1000ba3c:	621a      	str	r2, [r3, #32]
		DUALTIMER0->TIMER2CONTROL.reg = regval;
1000ba3e:	2228      	movs	r2, #40	; 0x28
1000ba40:	549d      	strb	r5, [r3, r2]
		LPMCU_MISC_REGS0->DUALTIMER0_CTRL.reg |= LPMCU_MISC_REGS_DUALTIMER0_CTRL_CNTR_2_ENABLE;
1000ba42:	4908      	ldr	r1, [pc, #32]	; (1000ba64 <dualtimer_init+0xf0>)
1000ba44:	3261      	adds	r2, #97	; 0x61
1000ba46:	32ff      	adds	r2, #255	; 0xff
1000ba48:	5c88      	ldrb	r0, [r1, r2]
1000ba4a:	2302      	movs	r3, #2
1000ba4c:	4303      	orrs	r3, r0
1000ba4e:	548b      	strb	r3, [r1, r2]
		dualtimer_enable(DUALTIMER_TIMER2);
1000ba50:	2001      	movs	r0, #1
1000ba52:	4b06      	ldr	r3, [pc, #24]	; (1000ba6c <dualtimer_init+0xf8>)
1000ba54:	4798      	blx	r3
	}

	system_register_isr(RAM_ISR_TABLE_DUALTIMER_INDEX, (uint32_t)dualtimer_isr_handler);
1000ba56:	4906      	ldr	r1, [pc, #24]	; (1000ba70 <dualtimer_init+0xfc>)
1000ba58:	201e      	movs	r0, #30
1000ba5a:	4b06      	ldr	r3, [pc, #24]	; (1000ba74 <dualtimer_init+0x100>)
1000ba5c:	4798      	blx	r3
}
1000ba5e:	bd70      	pop	{r4, r5, r6, pc}
1000ba60:	1000c94d 	.word	0x1000c94d
1000ba64:	4000b000 	.word	0x4000b000
1000ba68:	40001000 	.word	0x40001000
1000ba6c:	1000b92d 	.word	0x1000b92d
1000ba70:	1000b89d 	.word	0x1000b89d
1000ba74:	1000cdb5 	.word	0x1000cdb5

1000ba78 <dualtimer_register_callback>:
 *
 * \param[in]     callback_func Pointer to callback function
 */
void dualtimer_register_callback(enum dualtimer_timer timer, dualtimer_callback_t fun)
{
	if (timer == DUALTIMER_TIMER1) {
1000ba78:	2800      	cmp	r0, #0
1000ba7a:	d102      	bne.n	1000ba82 <dualtimer_register_callback+0xa>
		dualtimer_callback_timer1 = fun;
1000ba7c:	4b02      	ldr	r3, [pc, #8]	; (1000ba88 <dualtimer_register_callback+0x10>)
1000ba7e:	6019      	str	r1, [r3, #0]
1000ba80:	e001      	b.n	1000ba86 <dualtimer_register_callback+0xe>
	} else {
		dualtimer_callback_timer2 = fun;
1000ba82:	4b02      	ldr	r3, [pc, #8]	; (1000ba8c <dualtimer_register_callback+0x14>)
1000ba84:	6019      	str	r1, [r3, #0]
	}
}
1000ba86:	4770      	bx	lr
1000ba88:	10017dcc 	.word	0x10017dcc
1000ba8c:	10017dd0 	.word	0x10017dd0

1000ba90 <gpio_port0_isr_handler>:
 *
 * This function will enter interrupt.
 *
 */
static void gpio_port0_isr_handler(void)
{
1000ba90:	b570      	push	{r4, r5, r6, lr}
	uint32_t flag = _gpio_instances[0].hw->INTSTATUSCLEAR.reg;
1000ba92:	4b16      	ldr	r3, [pc, #88]	; (1000baec <gpio_port0_isr_handler+0x5c>)
1000ba94:	681d      	ldr	r5, [r3, #0]
1000ba96:	8f29      	ldrh	r1, [r5, #56]	; 0x38
1000ba98:	b289      	uxth	r1, r1

	for (uint8_t i = 0; i < 16; i++){
		if (flag & (1 << i)) {
1000ba9a:	07cb      	lsls	r3, r1, #31
1000ba9c:	d407      	bmi.n	1000baae <gpio_port0_isr_handler+0x1e>
1000ba9e:	2301      	movs	r3, #1
1000baa0:	2401      	movs	r4, #1
1000baa2:	0018      	movs	r0, r3
1000baa4:	0022      	movs	r2, r4
1000baa6:	409a      	lsls	r2, r3
1000baa8:	4211      	tst	r1, r2
1000baaa:	d014      	beq.n	1000bad6 <gpio_port0_isr_handler+0x46>
1000baac:	e001      	b.n	1000bab2 <gpio_port0_isr_handler+0x22>
1000baae:	2201      	movs	r2, #1
1000bab0:	2000      	movs	r0, #0
			/* Clear interrupt flag */
			_gpio_instances[0].hw->INTSTATUSCLEAR.reg = (1 << i);
1000bab2:	b292      	uxth	r2, r2
1000bab4:	872a      	strh	r2, [r5, #56]	; 0x38
			if ((_gpio_instances[0].callback_enable_mask & (1 << i)) && \
1000bab6:	2346      	movs	r3, #70	; 0x46
1000bab8:	4a0c      	ldr	r2, [pc, #48]	; (1000baec <gpio_port0_isr_handler+0x5c>)
1000baba:	5ad3      	ldrh	r3, [r2, r3]
1000babc:	4103      	asrs	r3, r0
1000babe:	07db      	lsls	r3, r3, #31
1000bac0:	d50c      	bpl.n	1000badc <gpio_port0_isr_handler+0x4c>
                    (_gpio_instances[0].callback_reg_mask & (1 << i)))
1000bac2:	2344      	movs	r3, #68	; 0x44

	for (uint8_t i = 0; i < 16; i++){
		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[0].hw->INTSTATUSCLEAR.reg = (1 << i);
			if ((_gpio_instances[0].callback_enable_mask & (1 << i)) && \
1000bac4:	5ad3      	ldrh	r3, [r2, r3]
1000bac6:	4103      	asrs	r3, r0
1000bac8:	07db      	lsls	r3, r3, #31
1000baca:	d507      	bpl.n	1000badc <gpio_port0_isr_handler+0x4c>
                    (_gpio_instances[0].callback_reg_mask & (1 << i)))
                _gpio_instances[0].callback[i]();
1000bacc:	0080      	lsls	r0, r0, #2
1000bace:	1810      	adds	r0, r2, r0
1000bad0:	6843      	ldr	r3, [r0, #4]
1000bad2:	4798      	blx	r3
1000bad4:	e002      	b.n	1000badc <gpio_port0_isr_handler+0x4c>
1000bad6:	3301      	adds	r3, #1
 */
static void gpio_port0_isr_handler(void)
{
	uint32_t flag = _gpio_instances[0].hw->INTSTATUSCLEAR.reg;

	for (uint8_t i = 0; i < 16; i++){
1000bad8:	2b10      	cmp	r3, #16
1000bada:	d1e2      	bne.n	1000baa2 <gpio_port0_isr_handler+0x12>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1000badc:	2180      	movs	r1, #128	; 0x80
1000bade:	0409      	lsls	r1, r1, #16
1000bae0:	23c0      	movs	r3, #192	; 0xc0
1000bae2:	005b      	lsls	r3, r3, #1
1000bae4:	4a02      	ldr	r2, [pc, #8]	; (1000baf0 <gpio_port0_isr_handler+0x60>)
1000bae6:	50d1      	str	r1, [r2, r3]
                _gpio_instances[0].callback[i]();
			break;
		}
	}
	NVIC_ClearPendingIRQ(GPIO0_IRQn);
}
1000bae8:	bd70      	pop	{r4, r5, r6, pc}
1000baea:	46c0      	nop			; (mov r8, r8)
1000baec:	10019a34 	.word	0x10019a34
1000baf0:	e000e100 	.word	0xe000e100

1000baf4 <gpio_port1_isr_handler>:
 *
 * This function will enter interrupt.
 *
 */
static void gpio_port1_isr_handler(void)
{
1000baf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t flag = _gpio_instances[1].hw->INTSTATUSCLEAR.reg;
1000baf6:	4b18      	ldr	r3, [pc, #96]	; (1000bb58 <gpio_port1_isr_handler+0x64>)
1000baf8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
1000bafa:	8f1e      	ldrh	r6, [r3, #56]	; 0x38
1000bafc:	b2b6      	uxth	r6, r6
1000bafe:	0037      	movs	r7, r6
1000bb00:	2400      	movs	r4, #0

	for (uint8_t i = 0; i < 16; i++){
		/* For AON wakeup pin clear interrupt */
		if (flag & ((1<<15) | (1<<14) | (1<<13))) {
1000bb02:	0b76      	lsrs	r6, r6, #13
1000bb04:	0376      	lsls	r6, r6, #13
			aon_handle_ext_wakeup_isr();
		}

		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[1].hw->INTSTATUSCLEAR.reg = (1 << i);
1000bb06:	4d14      	ldr	r5, [pc, #80]	; (1000bb58 <gpio_port1_isr_handler+0x64>)
{
	uint32_t flag = _gpio_instances[1].hw->INTSTATUSCLEAR.reg;

	for (uint8_t i = 0; i < 16; i++){
		/* For AON wakeup pin clear interrupt */
		if (flag & ((1<<15) | (1<<14) | (1<<13))) {
1000bb08:	2e00      	cmp	r6, #0
1000bb0a:	d001      	beq.n	1000bb10 <gpio_port1_isr_handler+0x1c>
			aon_handle_ext_wakeup_isr();
1000bb0c:	4b13      	ldr	r3, [pc, #76]	; (1000bb5c <gpio_port1_isr_handler+0x68>)
1000bb0e:	4798      	blx	r3
		}

		if (flag & (1 << i)) {
1000bb10:	0022      	movs	r2, r4
1000bb12:	2301      	movs	r3, #1
1000bb14:	40a3      	lsls	r3, r4
1000bb16:	421f      	tst	r7, r3
1000bb18:	d013      	beq.n	1000bb42 <gpio_port1_isr_handler+0x4e>
			/* Clear interrupt flag */
			_gpio_instances[1].hw->INTSTATUSCLEAR.reg = (1 << i);
1000bb1a:	b29b      	uxth	r3, r3
1000bb1c:	6ca9      	ldr	r1, [r5, #72]	; 0x48
1000bb1e:	870b      	strh	r3, [r1, #56]	; 0x38
			if ((_gpio_instances[1].callback_enable_mask & (1 << i)) && \
1000bb20:	238e      	movs	r3, #142	; 0x8e
1000bb22:	5aeb      	ldrh	r3, [r5, r3]
1000bb24:	4123      	asrs	r3, r4
1000bb26:	07db      	lsls	r3, r3, #31
1000bb28:	d50b      	bpl.n	1000bb42 <gpio_port1_isr_handler+0x4e>
			(_gpio_instances[1].callback_reg_mask & (1 << i))) {
1000bb2a:	238c      	movs	r3, #140	; 0x8c
		}

		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[1].hw->INTSTATUSCLEAR.reg = (1 << i);
			if ((_gpio_instances[1].callback_enable_mask & (1 << i)) && \
1000bb2c:	490a      	ldr	r1, [pc, #40]	; (1000bb58 <gpio_port1_isr_handler+0x64>)
1000bb2e:	5acb      	ldrh	r3, [r1, r3]
1000bb30:	4123      	asrs	r3, r4
1000bb32:	07db      	lsls	r3, r3, #31
1000bb34:	d505      	bpl.n	1000bb42 <gpio_port1_isr_handler+0x4e>
			(_gpio_instances[1].callback_reg_mask & (1 << i))) {
				_gpio_instances[1].callback[i]();
1000bb36:	3212      	adds	r2, #18
1000bb38:	0092      	lsls	r2, r2, #2
1000bb3a:	188a      	adds	r2, r1, r2
1000bb3c:	6853      	ldr	r3, [r2, #4]
1000bb3e:	4798      	blx	r3
				break;
1000bb40:	e002      	b.n	1000bb48 <gpio_port1_isr_handler+0x54>
1000bb42:	3401      	adds	r4, #1
 */
static void gpio_port1_isr_handler(void)
{
	uint32_t flag = _gpio_instances[1].hw->INTSTATUSCLEAR.reg;

	for (uint8_t i = 0; i < 16; i++){
1000bb44:	2c10      	cmp	r4, #16
1000bb46:	d1df      	bne.n	1000bb08 <gpio_port1_isr_handler+0x14>
1000bb48:	2180      	movs	r1, #128	; 0x80
1000bb4a:	0449      	lsls	r1, r1, #17
1000bb4c:	23c0      	movs	r3, #192	; 0xc0
1000bb4e:	005b      	lsls	r3, r3, #1
1000bb50:	4a03      	ldr	r2, [pc, #12]	; (1000bb60 <gpio_port1_isr_handler+0x6c>)
1000bb52:	50d1      	str	r1, [r2, r3]
				break;
			}
		}
	}
	NVIC_ClearPendingIRQ(GPIO1_IRQn);
}
1000bb54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000bb56:	46c0      	nop			; (mov r8, r8)
1000bb58:	10019a34 	.word	0x10019a34
1000bb5c:	0001bc51 	.word	0x0001bc51
1000bb60:	e000e100 	.word	0xe000e100

1000bb64 <gpio_port2_isr_handler>:
 *
 * This function will enter interrupt.
 *
 */
static void gpio_port2_isr_handler(void)
{
1000bb64:	b510      	push	{r4, lr}
	uint32_t flag = _gpio_instances[2].hw->INTSTATUSCLEAR.reg;
1000bb66:	2390      	movs	r3, #144	; 0x90
1000bb68:	4a1b      	ldr	r2, [pc, #108]	; (1000bbd8 <gpio_port2_isr_handler+0x74>)
1000bb6a:	58d2      	ldr	r2, [r2, r3]
1000bb6c:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000bb6e:	b29b      	uxth	r3, r3

	for (uint8_t i = 12; i < 16; i++){
		if (flag & (1 << i)) {
1000bb70:	04d9      	lsls	r1, r3, #19
1000bb72:	d414      	bmi.n	1000bb9e <gpio_port2_isr_handler+0x3a>
1000bb74:	0499      	lsls	r1, r3, #18
1000bb76:	d40a      	bmi.n	1000bb8e <gpio_port2_isr_handler+0x2a>
1000bb78:	0459      	lsls	r1, r3, #17
1000bb7a:	d40c      	bmi.n	1000bb96 <gpio_port2_isr_handler+0x32>
1000bb7c:	0bdb      	lsrs	r3, r3, #15
1000bb7e:	03db      	lsls	r3, r3, #15
1000bb80:	b29b      	uxth	r3, r3
1000bb82:	2b00      	cmp	r3, #0
1000bb84:	d020      	beq.n	1000bbc8 <gpio_port2_isr_handler+0x64>
1000bb86:	2380      	movs	r3, #128	; 0x80
1000bb88:	021b      	lsls	r3, r3, #8
1000bb8a:	210f      	movs	r1, #15
1000bb8c:	e00a      	b.n	1000bba4 <gpio_port2_isr_handler+0x40>
1000bb8e:	2380      	movs	r3, #128	; 0x80
1000bb90:	019b      	lsls	r3, r3, #6
1000bb92:	210d      	movs	r1, #13
1000bb94:	e006      	b.n	1000bba4 <gpio_port2_isr_handler+0x40>
1000bb96:	2380      	movs	r3, #128	; 0x80
1000bb98:	01db      	lsls	r3, r3, #7
1000bb9a:	210e      	movs	r1, #14
1000bb9c:	e002      	b.n	1000bba4 <gpio_port2_isr_handler+0x40>
1000bb9e:	2380      	movs	r3, #128	; 0x80
1000bba0:	015b      	lsls	r3, r3, #5
1000bba2:	210c      	movs	r1, #12
			/* Clear interrupt flag */
			_gpio_instances[2].hw->INTSTATUSCLEAR.reg = (1 << i);
1000bba4:	b29b      	uxth	r3, r3
1000bba6:	8713      	strh	r3, [r2, #56]	; 0x38
			if ((_gpio_instances[2].callback_enable_mask & (1 << i)) && \
1000bba8:	23d6      	movs	r3, #214	; 0xd6
1000bbaa:	4a0b      	ldr	r2, [pc, #44]	; (1000bbd8 <gpio_port2_isr_handler+0x74>)
1000bbac:	5ad3      	ldrh	r3, [r2, r3]
1000bbae:	410b      	asrs	r3, r1
1000bbb0:	07db      	lsls	r3, r3, #31
1000bbb2:	d509      	bpl.n	1000bbc8 <gpio_port2_isr_handler+0x64>
                    (_gpio_instances[2].callback_reg_mask & (1 << i)))
1000bbb4:	23d4      	movs	r3, #212	; 0xd4

	for (uint8_t i = 12; i < 16; i++){
		if (flag & (1 << i)) {
			/* Clear interrupt flag */
			_gpio_instances[2].hw->INTSTATUSCLEAR.reg = (1 << i);
			if ((_gpio_instances[2].callback_enable_mask & (1 << i)) && \
1000bbb6:	5ad3      	ldrh	r3, [r2, r3]
1000bbb8:	410b      	asrs	r3, r1
1000bbba:	07db      	lsls	r3, r3, #31
1000bbbc:	d504      	bpl.n	1000bbc8 <gpio_port2_isr_handler+0x64>
                    (_gpio_instances[2].callback_reg_mask & (1 << i)))
                _gpio_instances[2].callback[i]();
1000bbbe:	3124      	adds	r1, #36	; 0x24
1000bbc0:	0089      	lsls	r1, r1, #2
1000bbc2:	1851      	adds	r1, r2, r1
1000bbc4:	684b      	ldr	r3, [r1, #4]
1000bbc6:	4798      	blx	r3
1000bbc8:	2180      	movs	r1, #128	; 0x80
1000bbca:	0489      	lsls	r1, r1, #18
1000bbcc:	23c0      	movs	r3, #192	; 0xc0
1000bbce:	005b      	lsls	r3, r3, #1
1000bbd0:	4a02      	ldr	r2, [pc, #8]	; (1000bbdc <gpio_port2_isr_handler+0x78>)
1000bbd2:	50d1      	str	r1, [r2, r3]
			break;
		}
	}
	NVIC_ClearPendingIRQ(GPIO2_IRQn);
}
1000bbd4:	bd10      	pop	{r4, pc}
1000bbd6:	46c0      	nop			; (mov r8, r8)
1000bbd8:	10019a34 	.word	0x10019a34
1000bbdc:	e000e100 	.word	0xe000e100

1000bbe0 <gpio_get_config_defaults>:
 *  \param[out] config  Configuration structure to initialize to default values.
 */
void gpio_get_config_defaults(struct gpio_config *const config)
{
	/* Default configuration values */
	config->direction  = GPIO_PIN_DIR_INPUT;
1000bbe0:	2300      	movs	r3, #0
1000bbe2:	7003      	strb	r3, [r0, #0]
	config->input_pull = GPIO_PIN_PULL_UP;
1000bbe4:	2201      	movs	r2, #1
1000bbe6:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
1000bbe8:	7083      	strb	r3, [r0, #2]
	config->aon_wakeup = false;
1000bbea:	70c3      	strb	r3, [r0, #3]
}
1000bbec:	4770      	bx	lr
1000bbee:	46c0      	nop			; (mov r8, r8)

1000bbf0 <gpio_pin_set_config>:
 *  \retval STATUS_RESOURCE_NOT_AVAILABLE   Requested gpio is already in use.
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
1000bbf0:	b570      	push	{r4, r5, r6, lr}
	* GPIO_0 & GPIO_1 are used for SWD.
	*/
	if ((gpio_pin == PIN_LP_GPIO_0) || \
		(gpio_pin == PIN_LP_GPIO_1))
	{
		status = STATUS_ERR_INVALID_ARG;
1000bbf2:	2317      	movs	r3, #23
	enum status_code status = STATUS_OK;

	/* Following GPIO's should never be modified by user.
	* GPIO_0 & GPIO_1 are used for SWD.
	*/
	if ((gpio_pin == PIN_LP_GPIO_0) || \
1000bbf4:	2801      	cmp	r0, #1
1000bbf6:	d800      	bhi.n	1000bbfa <gpio_pin_set_config+0xa>
1000bbf8:	e0c8      	b.n	1000bd8c <gpio_pin_set_config+0x19c>
		(gpio_pin == PIN_LP_GPIO_1))
	{
		status = STATUS_ERR_INVALID_ARG;
	} else {
		if (gpio_pin <= 7) {
1000bbfa:	2807      	cmp	r0, #7
1000bbfc:	d809      	bhi.n	1000bc12 <gpio_pin_set_config+0x22>
			LPMCU_MISC_REGS0->PINMUX_SEL_0.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000bbfe:	4d64      	ldr	r5, [pc, #400]	; (1000bd90 <gpio_pin_set_config+0x1a0>)
1000bc00:	6c6a      	ldr	r2, [r5, #68]	; 0x44
1000bc02:	3b10      	subs	r3, #16
1000bc04:	4003      	ands	r3, r0
1000bc06:	009b      	lsls	r3, r3, #2
1000bc08:	2407      	movs	r4, #7
1000bc0a:	409c      	lsls	r4, r3
1000bc0c:	43a2      	bics	r2, r4
1000bc0e:	646a      	str	r2, [r5, #68]	; 0x44
1000bc10:	e029      	b.n	1000bc66 <gpio_pin_set_config+0x76>
		} else if (gpio_pin <= 15) {
1000bc12:	280f      	cmp	r0, #15
1000bc14:	d809      	bhi.n	1000bc2a <gpio_pin_set_config+0x3a>
			LPMCU_MISC_REGS0->PINMUX_SEL_1.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000bc16:	4d5e      	ldr	r5, [pc, #376]	; (1000bd90 <gpio_pin_set_config+0x1a0>)
1000bc18:	6caa      	ldr	r2, [r5, #72]	; 0x48
1000bc1a:	2307      	movs	r3, #7
1000bc1c:	4003      	ands	r3, r0
1000bc1e:	009b      	lsls	r3, r3, #2
1000bc20:	2407      	movs	r4, #7
1000bc22:	409c      	lsls	r4, r3
1000bc24:	43a2      	bics	r2, r4
1000bc26:	64aa      	str	r2, [r5, #72]	; 0x48
1000bc28:	e01d      	b.n	1000bc66 <gpio_pin_set_config+0x76>
		} else if (gpio_pin <= 23) {
1000bc2a:	2817      	cmp	r0, #23
1000bc2c:	d809      	bhi.n	1000bc42 <gpio_pin_set_config+0x52>
			LPMCU_MISC_REGS0->PINMUX_SEL_2.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000bc2e:	4d58      	ldr	r5, [pc, #352]	; (1000bd90 <gpio_pin_set_config+0x1a0>)
1000bc30:	6cea      	ldr	r2, [r5, #76]	; 0x4c
1000bc32:	2307      	movs	r3, #7
1000bc34:	4003      	ands	r3, r0
1000bc36:	009b      	lsls	r3, r3, #2
1000bc38:	2407      	movs	r4, #7
1000bc3a:	409c      	lsls	r4, r3
1000bc3c:	43a2      	bics	r2, r4
1000bc3e:	64ea      	str	r2, [r5, #76]	; 0x4c
1000bc40:	e011      	b.n	1000bc66 <gpio_pin_set_config+0x76>
		} else if (44 <= gpio_pin  && gpio_pin < 48) {
1000bc42:	0003      	movs	r3, r0
1000bc44:	3b2c      	subs	r3, #44	; 0x2c
1000bc46:	2b03      	cmp	r3, #3
1000bc48:	d80d      	bhi.n	1000bc66 <gpio_pin_set_config+0x76>
			/* Set GPIO_MSx as digital mode */
			AON_GP_REGS0->MS_GPIO_MODE.vec.ANALOG_ENABLE_ &= ~(1 << (gpio_pin - PIN_GPIO_MS4));
1000bc4a:	4d52      	ldr	r5, [pc, #328]	; (1000bd94 <gpio_pin_set_config+0x1a4>)
1000bc4c:	2482      	movs	r4, #130	; 0x82
1000bc4e:	00e4      	lsls	r4, r4, #3
1000bc50:	5d2a      	ldrb	r2, [r5, r4]
1000bc52:	0712      	lsls	r2, r2, #28
1000bc54:	2601      	movs	r6, #1
1000bc56:	409e      	lsls	r6, r3
1000bc58:	0f12      	lsrs	r2, r2, #28
1000bc5a:	5d2b      	ldrb	r3, [r5, r4]
1000bc5c:	43b2      	bics	r2, r6
1000bc5e:	260f      	movs	r6, #15
1000bc60:	43b3      	bics	r3, r6
1000bc62:	4313      	orrs	r3, r2
1000bc64:	552b      	strb	r3, [r5, r4]
		}
	
		if ((gpio_pin == PIN_AO_GPIO_0) || (gpio_pin == PIN_AO_GPIO_1) ||
1000bc66:	0003      	movs	r3, r0
1000bc68:	3b1d      	subs	r3, #29
1000bc6a:	2b02      	cmp	r3, #2
1000bc6c:	d829      	bhi.n	1000bcc2 <gpio_pin_set_config+0xd2>
				(gpio_pin == PIN_AO_GPIO_2)) {
			/* Active Low, Always On Pull Enable Control */
			if (config->input_pull == GPIO_PIN_PULL_UP) {
1000bc6e:	784b      	ldrb	r3, [r1, #1]
1000bc70:	2b01      	cmp	r3, #1
1000bc72:	d108      	bne.n	1000bc86 <gpio_pin_set_config+0x96>
				AON_GP_REGS0->AON_PULL_ENABLE.reg &= ~(1 << (31 - gpio_pin));
1000bc74:	4d47      	ldr	r5, [pc, #284]	; (1000bd94 <gpio_pin_set_config+0x1a4>)
1000bc76:	7d2b      	ldrb	r3, [r5, #20]
1000bc78:	241f      	movs	r4, #31
1000bc7a:	1a24      	subs	r4, r4, r0
1000bc7c:	2201      	movs	r2, #1
1000bc7e:	40a2      	lsls	r2, r4
1000bc80:	4393      	bics	r3, r2
1000bc82:	752b      	strb	r3, [r5, #20]
1000bc84:	e008      	b.n	1000bc98 <gpio_pin_set_config+0xa8>
			} else {
				AON_GP_REGS0->AON_PULL_ENABLE.reg |= 1 << (31 - gpio_pin);
1000bc86:	4c43      	ldr	r4, [pc, #268]	; (1000bd94 <gpio_pin_set_config+0x1a4>)
1000bc88:	7d25      	ldrb	r5, [r4, #20]
1000bc8a:	221f      	movs	r2, #31
1000bc8c:	1a12      	subs	r2, r2, r0
1000bc8e:	2301      	movs	r3, #1
1000bc90:	4093      	lsls	r3, r2
1000bc92:	432b      	orrs	r3, r5
1000bc94:	b2db      	uxtb	r3, r3
1000bc96:	7523      	strb	r3, [r4, #20]
			}
			if (config->aon_wakeup) {
1000bc98:	78ca      	ldrb	r2, [r1, #3]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bc9a:	2300      	movs	r3, #0
			if (config->input_pull == GPIO_PIN_PULL_UP) {
				AON_GP_REGS0->AON_PULL_ENABLE.reg &= ~(1 << (31 - gpio_pin));
			} else {
				AON_GP_REGS0->AON_PULL_ENABLE.reg |= 1 << (31 - gpio_pin);
			}
			if (config->aon_wakeup) {
1000bc9c:	2a00      	cmp	r2, #0
1000bc9e:	d075      	beq.n	1000bd8c <gpio_pin_set_config+0x19c>
				/* Enable AON_GPIO_x to be a wakeup MCU from sleep mode */
				AON_GP_REGS0->AON_PINMUX_SEL.reg |= 1 << (4 * (31 - gpio_pin));
1000bca0:	493c      	ldr	r1, [pc, #240]	; (1000bd94 <gpio_pin_set_config+0x1a4>)
1000bca2:	880c      	ldrh	r4, [r1, #0]
1000bca4:	221f      	movs	r2, #31
1000bca6:	1a10      	subs	r0, r2, r0
1000bca8:	0080      	lsls	r0, r0, #2
1000bcaa:	3301      	adds	r3, #1
1000bcac:	4083      	lsls	r3, r0
1000bcae:	4323      	orrs	r3, r4
1000bcb0:	b29b      	uxth	r3, r3
1000bcb2:	800b      	strh	r3, [r1, #0]
				/* Enable AON_GPIO_x to wake up the BLE domain from sleep mode */
				AON_PWR_SEQ0->GPIO_WAKEUP_CTRL.bit.BLE_ENABLE = 1;
1000bcb4:	4a38      	ldr	r2, [pc, #224]	; (1000bd98 <gpio_pin_set_config+0x1a8>)
1000bcb6:	7811      	ldrb	r1, [r2, #0]
1000bcb8:	2302      	movs	r3, #2
1000bcba:	430b      	orrs	r3, r1
1000bcbc:	7013      	strb	r3, [r2, #0]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bcbe:	2300      	movs	r3, #0
1000bcc0:	e064      	b.n	1000bd8c <gpio_pin_set_config+0x19c>
				AON_GP_REGS0->AON_PINMUX_SEL.reg |= 1 << (4 * (31 - gpio_pin));
				/* Enable AON_GPIO_x to wake up the BLE domain from sleep mode */
				AON_PWR_SEQ0->GPIO_WAKEUP_CTRL.bit.BLE_ENABLE = 1;
			}
		} else {
			if(config->direction == GPIO_PIN_DIR_INPUT) {
1000bcc2:	780a      	ldrb	r2, [r1, #0]
1000bcc4:	2a00      	cmp	r2, #0
1000bcc6:	d140      	bne.n	1000bd4a <gpio_pin_set_config+0x15a>
				if(gpio_pin < 16) {
1000bcc8:	280f      	cmp	r0, #15
1000bcca:	d808      	bhi.n	1000bcde <gpio_pin_set_config+0xee>
					GPIO0->OUTENCLR.reg = (1 << gpio_pin);
1000bccc:	2301      	movs	r3, #1
1000bcce:	4083      	lsls	r3, r0
1000bcd0:	b29b      	uxth	r3, r3
1000bcd2:	4a32      	ldr	r2, [pc, #200]	; (1000bd9c <gpio_pin_set_config+0x1ac>)
1000bcd4:	8293      	strh	r3, [r2, #20]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bcd6:	2300      	movs	r3, #0
					GPIO1->OUTENCLR.reg = (1 << (gpio_pin % 16));
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
				}
				/* pull_enable. */
				if (gpio_pin < 32) {
1000bcd8:	281f      	cmp	r0, #31
1000bcda:	d857      	bhi.n	1000bd8c <gpio_pin_set_config+0x19c>
1000bcdc:	e012      	b.n	1000bd04 <gpio_pin_set_config+0x114>
			}
		} else {
			if(config->direction == GPIO_PIN_DIR_INPUT) {
				if(gpio_pin < 16) {
					GPIO0->OUTENCLR.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32){
1000bcde:	281f      	cmp	r0, #31
1000bce0:	d807      	bhi.n	1000bcf2 <gpio_pin_set_config+0x102>
					GPIO1->OUTENCLR.reg = (1 << (gpio_pin % 16));
1000bce2:	220f      	movs	r2, #15
1000bce4:	4002      	ands	r2, r0
1000bce6:	2301      	movs	r3, #1
1000bce8:	4093      	lsls	r3, r2
1000bcea:	b29b      	uxth	r3, r3
1000bcec:	4a2c      	ldr	r2, [pc, #176]	; (1000bda0 <gpio_pin_set_config+0x1b0>)
1000bcee:	8293      	strh	r3, [r2, #20]
1000bcf0:	e008      	b.n	1000bd04 <gpio_pin_set_config+0x114>
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
1000bcf2:	230f      	movs	r3, #15
1000bcf4:	4018      	ands	r0, r3
1000bcf6:	3b0e      	subs	r3, #14
1000bcf8:	4083      	lsls	r3, r0
1000bcfa:	b29b      	uxth	r3, r3
1000bcfc:	4a29      	ldr	r2, [pc, #164]	; (1000bda4 <gpio_pin_set_config+0x1b4>)
1000bcfe:	8293      	strh	r3, [r2, #20]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bd00:	2300      	movs	r3, #0
1000bd02:	e043      	b.n	1000bd8c <gpio_pin_set_config+0x19c>
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
				}
				/* pull_enable. */
				if (gpio_pin < 32) {
					switch(config->input_pull) {
1000bd04:	784b      	ldrb	r3, [r1, #1]
1000bd06:	2b01      	cmp	r3, #1
1000bd08:	d00c      	beq.n	1000bd24 <gpio_pin_set_config+0x134>
1000bd0a:	2b00      	cmp	r3, #0
1000bd0c:	d002      	beq.n	1000bd14 <gpio_pin_set_config+0x124>
1000bd0e:	2b02      	cmp	r3, #2
1000bd10:	d010      	beq.n	1000bd34 <gpio_pin_set_config+0x144>
1000bd12:	e03a      	b.n	1000bd8a <gpio_pin_set_config+0x19a>
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
1000bd14:	491e      	ldr	r1, [pc, #120]	; (1000bd90 <gpio_pin_set_config+0x1a0>)
1000bd16:	6d0a      	ldr	r2, [r1, #80]	; 0x50
1000bd18:	2301      	movs	r3, #1
1000bd1a:	4083      	lsls	r3, r0
1000bd1c:	4313      	orrs	r3, r2
1000bd1e:	650b      	str	r3, [r1, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bd20:	2300      	movs	r3, #0
				/* pull_enable. */
				if (gpio_pin < 32) {
					switch(config->input_pull) {
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
							break;
1000bd22:	e033      	b.n	1000bd8c <gpio_pin_set_config+0x19c>
						case GPIO_PIN_PULL_UP:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
1000bd24:	491a      	ldr	r1, [pc, #104]	; (1000bd90 <gpio_pin_set_config+0x1a0>)
1000bd26:	6d0b      	ldr	r3, [r1, #80]	; 0x50
1000bd28:	2201      	movs	r2, #1
1000bd2a:	4082      	lsls	r2, r0
1000bd2c:	4393      	bics	r3, r2
1000bd2e:	650b      	str	r3, [r1, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bd30:	2300      	movs	r3, #0
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
							break;
						case GPIO_PIN_PULL_UP:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
1000bd32:	e02b      	b.n	1000bd8c <gpio_pin_set_config+0x19c>
						case GPIO_PIN_PULL_DOWN:
							/* Set R-Type */
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
1000bd34:	4b16      	ldr	r3, [pc, #88]	; (1000bd90 <gpio_pin_set_config+0x1a0>)
1000bd36:	6d59      	ldr	r1, [r3, #84]	; 0x54
1000bd38:	2201      	movs	r2, #1
1000bd3a:	4082      	lsls	r2, r0
1000bd3c:	4311      	orrs	r1, r2
1000bd3e:	6559      	str	r1, [r3, #84]	; 0x54
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
1000bd40:	6d19      	ldr	r1, [r3, #80]	; 0x50
1000bd42:	4391      	bics	r1, r2
1000bd44:	6519      	str	r1, [r3, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bd46:	2300      	movs	r3, #0
						case GPIO_PIN_PULL_DOWN:
							/* Set R-Type */
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
1000bd48:	e020      	b.n	1000bd8c <gpio_pin_set_config+0x19c>
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bd4a:	2300      	movs	r3, #0
						default:
							status = STATUS_ERR_INVALID_ARG;
							break;
					}
				}
			} else if(config->direction == GPIO_PIN_DIR_OUTPUT) {
1000bd4c:	2a01      	cmp	r2, #1
1000bd4e:	d11d      	bne.n	1000bd8c <gpio_pin_set_config+0x19c>
				if (gpio_pin < 16) {
1000bd50:	280f      	cmp	r0, #15
1000bd52:	d806      	bhi.n	1000bd62 <gpio_pin_set_config+0x172>
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
1000bd54:	3301      	adds	r3, #1
1000bd56:	4083      	lsls	r3, r0
1000bd58:	b29b      	uxth	r3, r3
1000bd5a:	4a10      	ldr	r2, [pc, #64]	; (1000bd9c <gpio_pin_set_config+0x1ac>)
1000bd5c:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bd5e:	2300      	movs	r3, #0
1000bd60:	e014      	b.n	1000bd8c <gpio_pin_set_config+0x19c>
					}
				}
			} else if(config->direction == GPIO_PIN_DIR_OUTPUT) {
				if (gpio_pin < 16) {
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32) {
1000bd62:	281f      	cmp	r0, #31
1000bd64:	d808      	bhi.n	1000bd78 <gpio_pin_set_config+0x188>
					GPIO1->OUTENSET.reg = (1 << (gpio_pin % 16));
1000bd66:	230f      	movs	r3, #15
1000bd68:	4018      	ands	r0, r3
1000bd6a:	3b0e      	subs	r3, #14
1000bd6c:	4083      	lsls	r3, r0
1000bd6e:	b29b      	uxth	r3, r3
1000bd70:	4a0b      	ldr	r2, [pc, #44]	; (1000bda0 <gpio_pin_set_config+0x1b0>)
1000bd72:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bd74:	2300      	movs	r3, #0
1000bd76:	e009      	b.n	1000bd8c <gpio_pin_set_config+0x19c>
				if (gpio_pin < 16) {
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32) {
					GPIO1->OUTENSET.reg = (1 << (gpio_pin % 16));
				} else {
					GPIO2->OUTENSET.reg = (1 << (gpio_pin % 16));
1000bd78:	230f      	movs	r3, #15
1000bd7a:	4018      	ands	r0, r3
1000bd7c:	3b0e      	subs	r3, #14
1000bd7e:	4083      	lsls	r3, r0
1000bd80:	b29b      	uxth	r3, r3
1000bd82:	4a08      	ldr	r2, [pc, #32]	; (1000bda4 <gpio_pin_set_config+0x1b4>)
1000bd84:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000bd86:	2300      	movs	r3, #0
1000bd88:	e000      	b.n	1000bd8c <gpio_pin_set_config+0x19c>
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
						default:
							status = STATUS_ERR_INVALID_ARG;
1000bd8a:	2317      	movs	r3, #23
				}
			}
		}
	}
	return status;
}
1000bd8c:	0018      	movs	r0, r3
1000bd8e:	bd70      	pop	{r4, r5, r6, pc}
1000bd90:	4000b000 	.word	0x4000b000
1000bd94:	4000f000 	.word	0x4000f000
1000bd98:	4000e000 	.word	0x4000e000
1000bd9c:	40010000 	.word	0x40010000
1000bda0:	40011000 	.word	0x40011000
1000bda4:	40013000 	.word	0x40013000

1000bda8 <gpio_pin_get_input_level>:
 */
bool gpio_pin_get_input_level(const uint8_t gpio_pin)
{
	uint32_t regval = 0;

	if (gpio_pin < 16) {
1000bda8:	280f      	cmp	r0, #15
1000bdaa:	d806      	bhi.n	1000bdba <gpio_pin_get_input_level+0x12>
		regval = GPIO0->DATA.reg;
1000bdac:	4b0f      	ldr	r3, [pc, #60]	; (1000bdec <gpio_pin_get_input_level+0x44>)
1000bdae:	8819      	ldrh	r1, [r3, #0]
		regval &= (1 << gpio_pin);
1000bdb0:	2301      	movs	r3, #1
1000bdb2:	4083      	lsls	r3, r0
1000bdb4:	0018      	movs	r0, r3
1000bdb6:	4008      	ands	r0, r1
1000bdb8:	e014      	b.n	1000bde4 <gpio_pin_get_input_level+0x3c>
	} else if (gpio_pin < 32) {
1000bdba:	281f      	cmp	r0, #31
1000bdbc:	d809      	bhi.n	1000bdd2 <gpio_pin_get_input_level+0x2a>
		regval = GPIO1->DATA.reg;
1000bdbe:	4b0c      	ldr	r3, [pc, #48]	; (1000bdf0 <gpio_pin_get_input_level+0x48>)
1000bdc0:	8819      	ldrh	r1, [r3, #0]
		regval &= (1 << (gpio_pin % 16));
1000bdc2:	230f      	movs	r3, #15
1000bdc4:	4003      	ands	r3, r0
1000bdc6:	001a      	movs	r2, r3
1000bdc8:	2301      	movs	r3, #1
1000bdca:	4093      	lsls	r3, r2
1000bdcc:	0018      	movs	r0, r3
1000bdce:	4008      	ands	r0, r1
1000bdd0:	e008      	b.n	1000bde4 <gpio_pin_get_input_level+0x3c>
	} else {
		regval = GPIO2->DATA.reg;
1000bdd2:	4b08      	ldr	r3, [pc, #32]	; (1000bdf4 <gpio_pin_get_input_level+0x4c>)
1000bdd4:	8819      	ldrh	r1, [r3, #0]
		regval &= (1 << (gpio_pin % 16));
1000bdd6:	230f      	movs	r3, #15
1000bdd8:	4003      	ands	r3, r0
1000bdda:	001a      	movs	r2, r3
1000bddc:	2301      	movs	r3, #1
1000bdde:	4093      	lsls	r3, r2
1000bde0:	0018      	movs	r0, r3
1000bde2:	4008      	ands	r0, r1
	}

	return regval;
1000bde4:	1e43      	subs	r3, r0, #1
1000bde6:	4198      	sbcs	r0, r3
1000bde8:	b2c0      	uxtb	r0, r0
}
1000bdea:	4770      	bx	lr
1000bdec:	40010000 	.word	0x40010000
1000bdf0:	40011000 	.word	0x40011000
1000bdf4:	40013000 	.word	0x40013000

1000bdf8 <gpio_pin_get_output_level>:
 */
bool gpio_pin_get_output_level(const uint8_t gpio_pin)
{
	uint32_t regval = 0;

	if (gpio_pin < 16) {
1000bdf8:	280f      	cmp	r0, #15
1000bdfa:	d806      	bhi.n	1000be0a <gpio_pin_get_output_level+0x12>
		regval = GPIO0->DATAOUT.reg;
1000bdfc:	4b0f      	ldr	r3, [pc, #60]	; (1000be3c <gpio_pin_get_output_level+0x44>)
1000bdfe:	8899      	ldrh	r1, [r3, #4]
		regval &= (1 << gpio_pin);
1000be00:	2301      	movs	r3, #1
1000be02:	4083      	lsls	r3, r0
1000be04:	0018      	movs	r0, r3
1000be06:	4008      	ands	r0, r1
1000be08:	e014      	b.n	1000be34 <gpio_pin_get_output_level+0x3c>
	} else if (gpio_pin < 32) {
1000be0a:	281f      	cmp	r0, #31
1000be0c:	d809      	bhi.n	1000be22 <gpio_pin_get_output_level+0x2a>
		regval = GPIO1->DATAOUT.reg;
1000be0e:	4b0c      	ldr	r3, [pc, #48]	; (1000be40 <gpio_pin_get_output_level+0x48>)
1000be10:	8899      	ldrh	r1, [r3, #4]
		regval &= (1 << (gpio_pin % 16));
1000be12:	230f      	movs	r3, #15
1000be14:	4003      	ands	r3, r0
1000be16:	001a      	movs	r2, r3
1000be18:	2301      	movs	r3, #1
1000be1a:	4093      	lsls	r3, r2
1000be1c:	0018      	movs	r0, r3
1000be1e:	4008      	ands	r0, r1
1000be20:	e008      	b.n	1000be34 <gpio_pin_get_output_level+0x3c>
	} else {
		regval = GPIO2->DATAOUT.reg;
1000be22:	4b08      	ldr	r3, [pc, #32]	; (1000be44 <gpio_pin_get_output_level+0x4c>)
1000be24:	8899      	ldrh	r1, [r3, #4]
		regval &= (1 << (gpio_pin % 16));
1000be26:	230f      	movs	r3, #15
1000be28:	4003      	ands	r3, r0
1000be2a:	001a      	movs	r2, r3
1000be2c:	2301      	movs	r3, #1
1000be2e:	4093      	lsls	r3, r2
1000be30:	0018      	movs	r0, r3
1000be32:	4008      	ands	r0, r1
	}

	return regval;
1000be34:	1e43      	subs	r3, r0, #1
1000be36:	4198      	sbcs	r0, r3
1000be38:	b2c0      	uxtb	r0, r0
}
1000be3a:	4770      	bx	lr
1000be3c:	40010000 	.word	0x40010000
1000be40:	40011000 	.word	0x40011000
1000be44:	40013000 	.word	0x40013000

1000be48 <gpio_pin_set_output_level>:
 *
 *  \param[in] gpio_pin  Index of the GPIO pin to write to.
 *  \param[in] level     Logical level to set the given pin to.
 */
void gpio_pin_set_output_level(const uint8_t gpio_pin, const bool level)
{
1000be48:	b510      	push	{r4, lr}
	if (gpio_pin < 16) {
1000be4a:	280f      	cmp	r0, #15
1000be4c:	d810      	bhi.n	1000be70 <gpio_pin_set_output_level+0x28>
		if(level) {
1000be4e:	2900      	cmp	r1, #0
1000be50:	d007      	beq.n	1000be62 <gpio_pin_set_output_level+0x1a>
			GPIO0->DATAOUT.reg |= (1 << gpio_pin);
1000be52:	4a1d      	ldr	r2, [pc, #116]	; (1000bec8 <gpio_pin_set_output_level+0x80>)
1000be54:	8891      	ldrh	r1, [r2, #4]
1000be56:	2301      	movs	r3, #1
1000be58:	4083      	lsls	r3, r0
1000be5a:	430b      	orrs	r3, r1
1000be5c:	b29b      	uxth	r3, r3
1000be5e:	8093      	strh	r3, [r2, #4]
1000be60:	e031      	b.n	1000bec6 <gpio_pin_set_output_level+0x7e>
		} else {
			GPIO0->DATAOUT.reg &= ~(1 << gpio_pin);
1000be62:	4919      	ldr	r1, [pc, #100]	; (1000bec8 <gpio_pin_set_output_level+0x80>)
1000be64:	888b      	ldrh	r3, [r1, #4]
1000be66:	2201      	movs	r2, #1
1000be68:	4082      	lsls	r2, r0
1000be6a:	4393      	bics	r3, r2
1000be6c:	808b      	strh	r3, [r1, #4]
1000be6e:	e02a      	b.n	1000bec6 <gpio_pin_set_output_level+0x7e>
		}
	} else if (gpio_pin < 32) {
1000be70:	281f      	cmp	r0, #31
1000be72:	d814      	bhi.n	1000be9e <gpio_pin_set_output_level+0x56>
		if(level) {
1000be74:	2900      	cmp	r1, #0
1000be76:	d009      	beq.n	1000be8c <gpio_pin_set_output_level+0x44>
			GPIO1->DATAOUT.reg |= (1 << (gpio_pin % 16));
1000be78:	4914      	ldr	r1, [pc, #80]	; (1000becc <gpio_pin_set_output_level+0x84>)
1000be7a:	888c      	ldrh	r4, [r1, #4]
1000be7c:	220f      	movs	r2, #15
1000be7e:	4010      	ands	r0, r2
1000be80:	2301      	movs	r3, #1
1000be82:	4083      	lsls	r3, r0
1000be84:	4323      	orrs	r3, r4
1000be86:	b29b      	uxth	r3, r3
1000be88:	808b      	strh	r3, [r1, #4]
1000be8a:	e01c      	b.n	1000bec6 <gpio_pin_set_output_level+0x7e>
		} else {
			GPIO1->DATAOUT.reg &= ~(1 << (gpio_pin % 16));
1000be8c:	490f      	ldr	r1, [pc, #60]	; (1000becc <gpio_pin_set_output_level+0x84>)
1000be8e:	888b      	ldrh	r3, [r1, #4]
1000be90:	220f      	movs	r2, #15
1000be92:	4010      	ands	r0, r2
1000be94:	3a0e      	subs	r2, #14
1000be96:	4082      	lsls	r2, r0
1000be98:	4393      	bics	r3, r2
1000be9a:	808b      	strh	r3, [r1, #4]
1000be9c:	e013      	b.n	1000bec6 <gpio_pin_set_output_level+0x7e>
		}
	} else {
		if(level) {
1000be9e:	2900      	cmp	r1, #0
1000bea0:	d009      	beq.n	1000beb6 <gpio_pin_set_output_level+0x6e>
			GPIO2->DATAOUT.reg |= (1 << (gpio_pin % 16));
1000bea2:	490b      	ldr	r1, [pc, #44]	; (1000bed0 <gpio_pin_set_output_level+0x88>)
1000bea4:	888c      	ldrh	r4, [r1, #4]
1000bea6:	220f      	movs	r2, #15
1000bea8:	4010      	ands	r0, r2
1000beaa:	2301      	movs	r3, #1
1000beac:	4083      	lsls	r3, r0
1000beae:	4323      	orrs	r3, r4
1000beb0:	b29b      	uxth	r3, r3
1000beb2:	808b      	strh	r3, [r1, #4]
1000beb4:	e007      	b.n	1000bec6 <gpio_pin_set_output_level+0x7e>
		} else {
			GPIO2->DATAOUT.reg &= ~(1 << (gpio_pin % 16));
1000beb6:	4906      	ldr	r1, [pc, #24]	; (1000bed0 <gpio_pin_set_output_level+0x88>)
1000beb8:	888b      	ldrh	r3, [r1, #4]
1000beba:	220f      	movs	r2, #15
1000bebc:	4010      	ands	r0, r2
1000bebe:	3a0e      	subs	r2, #14
1000bec0:	4082      	lsls	r2, r0
1000bec2:	4393      	bics	r3, r2
1000bec4:	808b      	strh	r3, [r1, #4]
		}
	}
}
1000bec6:	bd10      	pop	{r4, pc}
1000bec8:	40010000 	.word	0x40010000
1000becc:	40011000 	.word	0x40011000
1000bed0:	40013000 	.word	0x40013000

1000bed4 <gpio_pinmux_cofiguration>:
 *
 *  \param[in] gpio_pin   Index of the GPIO pin to toggle.
 *  \param[in] pinmux_sel PINMUX selection.
 */
void gpio_pinmux_cofiguration(const uint8_t gpio_pin, uint16_t pinmux_sel)
{
1000bed4:	b570      	push	{r4, r5, r6, lr}
	uint8_t megamux_sel = (pinmux_sel >> 8) & 0xFF;
1000bed6:	0a0d      	lsrs	r5, r1, #8

	pinmux_sel &= 0xFF;
1000bed8:	23ff      	movs	r3, #255	; 0xff
1000beda:	4019      	ands	r1, r3

	if (gpio_pin <= 7) {
1000bedc:	2807      	cmp	r0, #7
1000bede:	d833      	bhi.n	1000bf48 <gpio_pinmux_cofiguration+0x74>
		LPMCU_MISC_REGS0->PINMUX_SEL_0.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000bee0:	4a4e      	ldr	r2, [pc, #312]	; (1000c01c <gpio_pinmux_cofiguration+0x148>)
1000bee2:	6c54      	ldr	r4, [r2, #68]	; 0x44
1000bee4:	3bf8      	subs	r3, #248	; 0xf8
1000bee6:	4003      	ands	r3, r0
1000bee8:	009b      	lsls	r3, r3, #2
1000beea:	2607      	movs	r6, #7
1000beec:	409e      	lsls	r6, r3
1000beee:	43b4      	bics	r4, r6
1000bef0:	6454      	str	r4, [r2, #68]	; 0x44
		LPMCU_MISC_REGS0->PINMUX_SEL_0.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
1000bef2:	6c54      	ldr	r4, [r2, #68]	; 0x44
1000bef4:	000e      	movs	r6, r1
1000bef6:	409e      	lsls	r6, r3
1000bef8:	0033      	movs	r3, r6
1000befa:	4323      	orrs	r3, r4
1000befc:	6453      	str	r3, [r2, #68]	; 0x44
		if (pinmux_sel == 0x01) {
1000befe:	2901      	cmp	r1, #1
1000bf00:	d000      	beq.n	1000bf04 <gpio_pinmux_cofiguration+0x30>
1000bf02:	e08a      	b.n	1000c01a <gpio_pinmux_cofiguration+0x146>
			if (gpio_pin <= 3) {
1000bf04:	2803      	cmp	r0, #3
1000bf06:	d80f      	bhi.n	1000bf28 <gpio_pinmux_cofiguration+0x54>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_0.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000bf08:	0011      	movs	r1, r2
1000bf0a:	22d0      	movs	r2, #208	; 0xd0
1000bf0c:	0052      	lsls	r2, r2, #1
1000bf0e:	588c      	ldr	r4, [r1, r2]
1000bf10:	2303      	movs	r3, #3
1000bf12:	4018      	ands	r0, r3
1000bf14:	00c0      	lsls	r0, r0, #3
1000bf16:	333c      	adds	r3, #60	; 0x3c
1000bf18:	4083      	lsls	r3, r0
1000bf1a:	439c      	bics	r4, r3
1000bf1c:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_0.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000bf1e:	588b      	ldr	r3, [r1, r2]
1000bf20:	4085      	lsls	r5, r0
1000bf22:	431d      	orrs	r5, r3
1000bf24:	508d      	str	r5, [r1, r2]
1000bf26:	e078      	b.n	1000c01a <gpio_pinmux_cofiguration+0x146>
			} else if (gpio_pin <= 7) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_1.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000bf28:	493c      	ldr	r1, [pc, #240]	; (1000c01c <gpio_pinmux_cofiguration+0x148>)
1000bf2a:	22d2      	movs	r2, #210	; 0xd2
1000bf2c:	0052      	lsls	r2, r2, #1
1000bf2e:	588c      	ldr	r4, [r1, r2]
1000bf30:	2303      	movs	r3, #3
1000bf32:	4018      	ands	r0, r3
1000bf34:	00c0      	lsls	r0, r0, #3
1000bf36:	333c      	adds	r3, #60	; 0x3c
1000bf38:	4083      	lsls	r3, r0
1000bf3a:	439c      	bics	r4, r3
1000bf3c:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_1.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000bf3e:	588b      	ldr	r3, [r1, r2]
1000bf40:	4085      	lsls	r5, r0
1000bf42:	431d      	orrs	r5, r3
1000bf44:	508d      	str	r5, [r1, r2]
1000bf46:	e068      	b.n	1000c01a <gpio_pinmux_cofiguration+0x146>
			}
		}
	} else if (gpio_pin <= 15) {
1000bf48:	280f      	cmp	r0, #15
1000bf4a:	d832      	bhi.n	1000bfb2 <gpio_pinmux_cofiguration+0xde>
		LPMCU_MISC_REGS0->PINMUX_SEL_1.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000bf4c:	4a33      	ldr	r2, [pc, #204]	; (1000c01c <gpio_pinmux_cofiguration+0x148>)
1000bf4e:	6c94      	ldr	r4, [r2, #72]	; 0x48
1000bf50:	2307      	movs	r3, #7
1000bf52:	4003      	ands	r3, r0
1000bf54:	009b      	lsls	r3, r3, #2
1000bf56:	2607      	movs	r6, #7
1000bf58:	409e      	lsls	r6, r3
1000bf5a:	43b4      	bics	r4, r6
1000bf5c:	6494      	str	r4, [r2, #72]	; 0x48
		LPMCU_MISC_REGS0->PINMUX_SEL_1.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
1000bf5e:	6c94      	ldr	r4, [r2, #72]	; 0x48
1000bf60:	000e      	movs	r6, r1
1000bf62:	409e      	lsls	r6, r3
1000bf64:	0033      	movs	r3, r6
1000bf66:	4323      	orrs	r3, r4
1000bf68:	6493      	str	r3, [r2, #72]	; 0x48
		if (pinmux_sel == 0x01) {
1000bf6a:	2901      	cmp	r1, #1
1000bf6c:	d155      	bne.n	1000c01a <gpio_pinmux_cofiguration+0x146>
			if (gpio_pin <= 11) {
1000bf6e:	280b      	cmp	r0, #11
1000bf70:	d80f      	bhi.n	1000bf92 <gpio_pinmux_cofiguration+0xbe>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_2.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000bf72:	0011      	movs	r1, r2
1000bf74:	22d4      	movs	r2, #212	; 0xd4
1000bf76:	0052      	lsls	r2, r2, #1
1000bf78:	588c      	ldr	r4, [r1, r2]
1000bf7a:	2303      	movs	r3, #3
1000bf7c:	4018      	ands	r0, r3
1000bf7e:	00c0      	lsls	r0, r0, #3
1000bf80:	333c      	adds	r3, #60	; 0x3c
1000bf82:	4083      	lsls	r3, r0
1000bf84:	439c      	bics	r4, r3
1000bf86:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_2.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000bf88:	588b      	ldr	r3, [r1, r2]
1000bf8a:	4085      	lsls	r5, r0
1000bf8c:	431d      	orrs	r5, r3
1000bf8e:	508d      	str	r5, [r1, r2]
1000bf90:	e043      	b.n	1000c01a <gpio_pinmux_cofiguration+0x146>
			} else if (gpio_pin <= 15) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_3.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000bf92:	4922      	ldr	r1, [pc, #136]	; (1000c01c <gpio_pinmux_cofiguration+0x148>)
1000bf94:	22d6      	movs	r2, #214	; 0xd6
1000bf96:	0052      	lsls	r2, r2, #1
1000bf98:	588c      	ldr	r4, [r1, r2]
1000bf9a:	2303      	movs	r3, #3
1000bf9c:	4018      	ands	r0, r3
1000bf9e:	00c0      	lsls	r0, r0, #3
1000bfa0:	333c      	adds	r3, #60	; 0x3c
1000bfa2:	4083      	lsls	r3, r0
1000bfa4:	439c      	bics	r4, r3
1000bfa6:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_3.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000bfa8:	588b      	ldr	r3, [r1, r2]
1000bfaa:	4085      	lsls	r5, r0
1000bfac:	431d      	orrs	r5, r3
1000bfae:	508d      	str	r5, [r1, r2]
1000bfb0:	e033      	b.n	1000c01a <gpio_pinmux_cofiguration+0x146>
			}
		}
	} else if (gpio_pin <= 23) {
1000bfb2:	2817      	cmp	r0, #23
1000bfb4:	d831      	bhi.n	1000c01a <gpio_pinmux_cofiguration+0x146>
		LPMCU_MISC_REGS0->PINMUX_SEL_2.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000bfb6:	4a19      	ldr	r2, [pc, #100]	; (1000c01c <gpio_pinmux_cofiguration+0x148>)
1000bfb8:	6cd4      	ldr	r4, [r2, #76]	; 0x4c
1000bfba:	2307      	movs	r3, #7
1000bfbc:	4003      	ands	r3, r0
1000bfbe:	009b      	lsls	r3, r3, #2
1000bfc0:	2607      	movs	r6, #7
1000bfc2:	409e      	lsls	r6, r3
1000bfc4:	43b4      	bics	r4, r6
1000bfc6:	64d4      	str	r4, [r2, #76]	; 0x4c
		LPMCU_MISC_REGS0->PINMUX_SEL_2.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
1000bfc8:	6cd4      	ldr	r4, [r2, #76]	; 0x4c
1000bfca:	000e      	movs	r6, r1
1000bfcc:	409e      	lsls	r6, r3
1000bfce:	0033      	movs	r3, r6
1000bfd0:	4323      	orrs	r3, r4
1000bfd2:	64d3      	str	r3, [r2, #76]	; 0x4c
		if (pinmux_sel == 0x01) {
1000bfd4:	2901      	cmp	r1, #1
1000bfd6:	d120      	bne.n	1000c01a <gpio_pinmux_cofiguration+0x146>
			if (gpio_pin <= 19) {
1000bfd8:	2813      	cmp	r0, #19
1000bfda:	d80f      	bhi.n	1000bffc <gpio_pinmux_cofiguration+0x128>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_4.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000bfdc:	0011      	movs	r1, r2
1000bfde:	22d8      	movs	r2, #216	; 0xd8
1000bfe0:	0052      	lsls	r2, r2, #1
1000bfe2:	588c      	ldr	r4, [r1, r2]
1000bfe4:	2303      	movs	r3, #3
1000bfe6:	4018      	ands	r0, r3
1000bfe8:	00c0      	lsls	r0, r0, #3
1000bfea:	333c      	adds	r3, #60	; 0x3c
1000bfec:	4083      	lsls	r3, r0
1000bfee:	439c      	bics	r4, r3
1000bff0:	508c      	str	r4, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_4.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000bff2:	588b      	ldr	r3, [r1, r2]
1000bff4:	4085      	lsls	r5, r0
1000bff6:	431d      	orrs	r5, r3
1000bff8:	508d      	str	r5, [r1, r2]
1000bffa:	e00e      	b.n	1000c01a <gpio_pinmux_cofiguration+0x146>
			} else if (gpio_pin <= 23) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_5.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
1000bffc:	4a07      	ldr	r2, [pc, #28]	; (1000c01c <gpio_pinmux_cofiguration+0x148>)
1000bffe:	23da      	movs	r3, #218	; 0xda
1000c000:	005b      	lsls	r3, r3, #1
1000c002:	58d1      	ldr	r1, [r2, r3]
1000c004:	2403      	movs	r4, #3
1000c006:	4020      	ands	r0, r4
1000c008:	00c0      	lsls	r0, r0, #3
1000c00a:	343c      	adds	r4, #60	; 0x3c
1000c00c:	4084      	lsls	r4, r0
1000c00e:	43a1      	bics	r1, r4
1000c010:	50d1      	str	r1, [r2, r3]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_5.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
1000c012:	58d1      	ldr	r1, [r2, r3]
1000c014:	4085      	lsls	r5, r0
1000c016:	430d      	orrs	r5, r1
1000c018:	50d5      	str	r5, [r2, r3]
			}
		}
	}
}
1000c01a:	bd70      	pop	{r4, r5, r6, pc}
1000c01c:	4000b000 	.word	0x4000b000

1000c020 <gpio_register_callback>:
 * \param[in]  callback_type  Callback type given by an enum
 *
 */
void gpio_register_callback(uint8_t gpio_pin, gpio_callback_t callback_func,
				enum gpio_callback callback_type)
{
1000c020:	b5f0      	push	{r4, r5, r6, r7, lr}
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
		gpio_port = 0;
1000c022:	2300      	movs	r3, #0
	Assert(callback_func);
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
1000c024:	280f      	cmp	r0, #15
1000c026:	d904      	bls.n	1000c032 <gpio_register_callback+0x12>
		gpio_port = 0;
	} else if (gpio_pin < 32) {
		gpio_port = 1;
	} else {
		gpio_port = 2;
1000c028:	241f      	movs	r4, #31
1000c02a:	4284      	cmp	r4, r0
1000c02c:	415b      	adcs	r3, r3
1000c02e:	3c1d      	subs	r4, #29
1000c030:	1ae3      	subs	r3, r4, r3
	}
	switch (callback_type) {
1000c032:	2a01      	cmp	r2, #1
1000c034:	d016      	beq.n	1000c064 <gpio_register_callback+0x44>
1000c036:	2a00      	cmp	r2, #0
1000c038:	d004      	beq.n	1000c044 <gpio_register_callback+0x24>
1000c03a:	2a02      	cmp	r2, #2
1000c03c:	d022      	beq.n	1000c084 <gpio_register_callback+0x64>
1000c03e:	2a03      	cmp	r2, #3
1000c040:	d030      	beq.n	1000c0a4 <gpio_register_callback+0x84>
1000c042:	e03e      	b.n	1000c0c2 <gpio_register_callback+0xa2>
	case GPIO_CALLBACK_LOW:
		_gpio_instances[gpio_port].hw->INTTYPECLR.reg = 1 << (gpio_pin % 16);
1000c044:	4e29      	ldr	r6, [pc, #164]	; (1000c0ec <gpio_register_callback+0xcc>)
1000c046:	00dc      	lsls	r4, r3, #3
1000c048:	18e2      	adds	r2, r4, r3
1000c04a:	00d2      	lsls	r2, r2, #3
1000c04c:	5997      	ldr	r7, [r2, r6]
1000c04e:	250f      	movs	r5, #15
1000c050:	4005      	ands	r5, r0
1000c052:	2201      	movs	r2, #1
1000c054:	40aa      	lsls	r2, r5
1000c056:	b292      	uxth	r2, r2
1000c058:	85ba      	strh	r2, [r7, #44]	; 0x2c
		_gpio_instances[gpio_port].hw->INTPOLCLR.reg = 1 << (gpio_pin % 16);
1000c05a:	18e4      	adds	r4, r4, r3
1000c05c:	00e4      	lsls	r4, r4, #3
1000c05e:	59a4      	ldr	r4, [r4, r6]
1000c060:	86a2      	strh	r2, [r4, #52]	; 0x34
		break;
1000c062:	e02e      	b.n	1000c0c2 <gpio_register_callback+0xa2>

	case GPIO_CALLBACK_HIGH:
		_gpio_instances[gpio_port].hw->INTTYPECLR.reg = 1 << (gpio_pin % 16);
1000c064:	4e21      	ldr	r6, [pc, #132]	; (1000c0ec <gpio_register_callback+0xcc>)
1000c066:	00dc      	lsls	r4, r3, #3
1000c068:	18e2      	adds	r2, r4, r3
1000c06a:	00d2      	lsls	r2, r2, #3
1000c06c:	5997      	ldr	r7, [r2, r6]
1000c06e:	250f      	movs	r5, #15
1000c070:	4005      	ands	r5, r0
1000c072:	2201      	movs	r2, #1
1000c074:	40aa      	lsls	r2, r5
1000c076:	b292      	uxth	r2, r2
1000c078:	85ba      	strh	r2, [r7, #44]	; 0x2c
		_gpio_instances[gpio_port].hw->INTPOLSET.reg = 1 << (gpio_pin % 16);
1000c07a:	18e4      	adds	r4, r4, r3
1000c07c:	00e4      	lsls	r4, r4, #3
1000c07e:	59a4      	ldr	r4, [r4, r6]
1000c080:	8622      	strh	r2, [r4, #48]	; 0x30
		break;
1000c082:	e01e      	b.n	1000c0c2 <gpio_register_callback+0xa2>

	case GPIO_CALLBACK_RISING:
		_gpio_instances[gpio_port].hw->INTTYPESET.reg = 1 << (gpio_pin % 16);
1000c084:	4e19      	ldr	r6, [pc, #100]	; (1000c0ec <gpio_register_callback+0xcc>)
1000c086:	00dc      	lsls	r4, r3, #3
1000c088:	18e2      	adds	r2, r4, r3
1000c08a:	00d2      	lsls	r2, r2, #3
1000c08c:	5997      	ldr	r7, [r2, r6]
1000c08e:	250f      	movs	r5, #15
1000c090:	4005      	ands	r5, r0
1000c092:	2201      	movs	r2, #1
1000c094:	40aa      	lsls	r2, r5
1000c096:	b292      	uxth	r2, r2
1000c098:	853a      	strh	r2, [r7, #40]	; 0x28
		_gpio_instances[gpio_port].hw->INTPOLSET.reg = 1 << (gpio_pin % 16);
1000c09a:	18e4      	adds	r4, r4, r3
1000c09c:	00e4      	lsls	r4, r4, #3
1000c09e:	59a4      	ldr	r4, [r4, r6]
1000c0a0:	8622      	strh	r2, [r4, #48]	; 0x30
		break;
1000c0a2:	e00e      	b.n	1000c0c2 <gpio_register_callback+0xa2>

	case GPIO_CALLBACK_FALLING:
		_gpio_instances[gpio_port].hw->INTTYPESET.reg = 1 << (gpio_pin % 16);
1000c0a4:	4e11      	ldr	r6, [pc, #68]	; (1000c0ec <gpio_register_callback+0xcc>)
1000c0a6:	00dc      	lsls	r4, r3, #3
1000c0a8:	18e2      	adds	r2, r4, r3
1000c0aa:	00d2      	lsls	r2, r2, #3
1000c0ac:	5997      	ldr	r7, [r2, r6]
1000c0ae:	250f      	movs	r5, #15
1000c0b0:	4005      	ands	r5, r0
1000c0b2:	2201      	movs	r2, #1
1000c0b4:	40aa      	lsls	r2, r5
1000c0b6:	b292      	uxth	r2, r2
1000c0b8:	853a      	strh	r2, [r7, #40]	; 0x28
		_gpio_instances[gpio_port].hw->INTPOLCLR.reg = (1 << (gpio_pin % 16));
1000c0ba:	18e4      	adds	r4, r4, r3
1000c0bc:	00e4      	lsls	r4, r4, #3
1000c0be:	59a4      	ldr	r4, [r4, r6]
1000c0c0:	86a2      	strh	r2, [r4, #52]	; 0x34

	case GPIO_CALLBACK_N:
		break;
	}
	/* Register callback function */
	_gpio_instances[gpio_port].callback[gpio_pin % 16] = callback_func;
1000c0c2:	220f      	movs	r2, #15
1000c0c4:	4010      	ands	r0, r2
1000c0c6:	4c09      	ldr	r4, [pc, #36]	; (1000c0ec <gpio_register_callback+0xcc>)
1000c0c8:	00dd      	lsls	r5, r3, #3
1000c0ca:	18ea      	adds	r2, r5, r3
1000c0cc:	0052      	lsls	r2, r2, #1
1000c0ce:	1812      	adds	r2, r2, r0
1000c0d0:	0092      	lsls	r2, r2, #2
1000c0d2:	18a2      	adds	r2, r4, r2
1000c0d4:	6051      	str	r1, [r2, #4]
	/* Set the bit corresponding to the gpio pin */
	_gpio_instances[gpio_port].callback_reg_mask |= (1 << (gpio_pin % 16));
1000c0d6:	18ea      	adds	r2, r5, r3
1000c0d8:	00d2      	lsls	r2, r2, #3
1000c0da:	18a2      	adds	r2, r4, r2
1000c0dc:	3244      	adds	r2, #68	; 0x44
1000c0de:	2101      	movs	r1, #1
1000c0e0:	4081      	lsls	r1, r0
1000c0e2:	8813      	ldrh	r3, [r2, #0]
1000c0e4:	430b      	orrs	r3, r1
1000c0e6:	8013      	strh	r3, [r2, #0]
}
1000c0e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000c0ea:	46c0      	nop			; (mov r8, r8)
1000c0ec:	10019a34 	.word	0x10019a34

1000c0f0 <gpio_enable_callback>:
 * conditions for the callback type are met.
 *
 * \param[in]  gpio_pin   GPIO pin
 */
void gpio_enable_callback(uint8_t gpio_pin)
{
1000c0f0:	b530      	push	{r4, r5, lr}
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
1000c0f2:	280f      	cmp	r0, #15
1000c0f4:	d805      	bhi.n	1000c102 <gpio_enable_callback+0x12>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000c0f6:	2280      	movs	r2, #128	; 0x80
1000c0f8:	0412      	lsls	r2, r2, #16
1000c0fa:	4b12      	ldr	r3, [pc, #72]	; (1000c144 <gpio_enable_callback+0x54>)
1000c0fc:	601a      	str	r2, [r3, #0]
		gpio_port = 0;
1000c0fe:	2200      	movs	r2, #0
1000c100:	e00c      	b.n	1000c11c <gpio_enable_callback+0x2c>
		NVIC_EnableIRQ(GPIO0_IRQn);
	} else if (gpio_pin < 32) {
1000c102:	281f      	cmp	r0, #31
1000c104:	d805      	bhi.n	1000c112 <gpio_enable_callback+0x22>
1000c106:	2280      	movs	r2, #128	; 0x80
1000c108:	0452      	lsls	r2, r2, #17
1000c10a:	4b0e      	ldr	r3, [pc, #56]	; (1000c144 <gpio_enable_callback+0x54>)
1000c10c:	601a      	str	r2, [r3, #0]
		gpio_port = 1;
1000c10e:	2201      	movs	r2, #1
1000c110:	e004      	b.n	1000c11c <gpio_enable_callback+0x2c>
1000c112:	2280      	movs	r2, #128	; 0x80
1000c114:	0492      	lsls	r2, r2, #18
1000c116:	4b0b      	ldr	r3, [pc, #44]	; (1000c144 <gpio_enable_callback+0x54>)
1000c118:	601a      	str	r2, [r3, #0]
		NVIC_EnableIRQ(GPIO1_IRQn);
	} else {
		gpio_port = 2;
1000c11a:	2202      	movs	r2, #2
		NVIC_EnableIRQ(GPIO2_IRQn);
	}

	/* Enable callback */
	_gpio_instances[gpio_port].callback_enable_mask |= (1 << (gpio_pin % 16));
1000c11c:	230f      	movs	r3, #15
1000c11e:	4018      	ands	r0, r3
1000c120:	2101      	movs	r1, #1
1000c122:	4081      	lsls	r1, r0
1000c124:	4c08      	ldr	r4, [pc, #32]	; (1000c148 <gpio_enable_callback+0x58>)
1000c126:	00d5      	lsls	r5, r2, #3
1000c128:	18ab      	adds	r3, r5, r2
1000c12a:	00db      	lsls	r3, r3, #3
1000c12c:	18e3      	adds	r3, r4, r3
1000c12e:	3346      	adds	r3, #70	; 0x46
1000c130:	8818      	ldrh	r0, [r3, #0]
1000c132:	4308      	orrs	r0, r1
1000c134:	8018      	strh	r0, [r3, #0]
	_gpio_instances[gpio_port].hw->INTENSET.reg = (1 << (gpio_pin % 16));
1000c136:	18aa      	adds	r2, r5, r2
1000c138:	00d2      	lsls	r2, r2, #3
1000c13a:	5913      	ldr	r3, [r2, r4]
1000c13c:	b289      	uxth	r1, r1
1000c13e:	8419      	strh	r1, [r3, #32]
}
1000c140:	bd30      	pop	{r4, r5, pc}
1000c142:	46c0      	nop			; (mov r8, r8)
1000c144:	e000e100 	.word	0xe000e100
1000c148:	10019a34 	.word	0x10019a34

1000c14c <gpio_disable_callback>:
 * The callback function will not be called from the interrupt handler.
 *
 * \param[in]  gpio_pin   GPIO pin
 */
void gpio_disable_callback(uint8_t gpio_pin)
{
1000c14c:	b530      	push	{r4, r5, lr}
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
		gpio_port = 0;
1000c14e:	2300      	movs	r3, #0
{
	Assert(gpio_pin < 48);

	uint8_t gpio_port = 0;

	if (gpio_pin < 16) {
1000c150:	280f      	cmp	r0, #15
1000c152:	d904      	bls.n	1000c15e <gpio_disable_callback+0x12>
		gpio_port = 0;
	} else if (gpio_pin < 32) {
		gpio_port = 1;
	} else {
		gpio_port = 2;
1000c154:	221f      	movs	r2, #31
1000c156:	4282      	cmp	r2, r0
1000c158:	415b      	adcs	r3, r3
1000c15a:	3a1d      	subs	r2, #29
1000c15c:	1ad3      	subs	r3, r2, r3
	}

	/* Enable callback */
	_gpio_instances[gpio_port].callback_enable_mask &= ~(1 << (gpio_pin % 16));
1000c15e:	220f      	movs	r2, #15
1000c160:	4010      	ands	r0, r2
1000c162:	2101      	movs	r1, #1
1000c164:	4081      	lsls	r1, r0
1000c166:	4c07      	ldr	r4, [pc, #28]	; (1000c184 <gpio_disable_callback+0x38>)
1000c168:	00dd      	lsls	r5, r3, #3
1000c16a:	18ea      	adds	r2, r5, r3
1000c16c:	00d2      	lsls	r2, r2, #3
1000c16e:	18a2      	adds	r2, r4, r2
1000c170:	3246      	adds	r2, #70	; 0x46
1000c172:	8810      	ldrh	r0, [r2, #0]
1000c174:	4388      	bics	r0, r1
1000c176:	8010      	strh	r0, [r2, #0]
	_gpio_instances[gpio_port].hw->INTENCLR.reg = (1 << (gpio_pin % 16));
1000c178:	18eb      	adds	r3, r5, r3
1000c17a:	00db      	lsls	r3, r3, #3
1000c17c:	591b      	ldr	r3, [r3, r4]
1000c17e:	b289      	uxth	r1, r1
1000c180:	8499      	strh	r1, [r3, #36]	; 0x24
}
1000c182:	bd30      	pop	{r4, r5, pc}
1000c184:	10019a34 	.word	0x10019a34

1000c188 <gpio_init>:
 *
 * This function will init GPIO callback.
 *
 */
void gpio_init(void)
{
1000c188:	b510      	push	{r4, lr}
1000c18a:	4a11      	ldr	r2, [pc, #68]	; (1000c1d0 <gpio_init+0x48>)
1000c18c:	0010      	movs	r0, r2
1000c18e:	30d8      	adds	r0, #216	; 0xd8
	uint8_t i, j;

	for(i = 0; i < 3; i++) {
		for(j = 0; j < 16; j++) {
			_gpio_instances[i].callback[j] = NULL;
1000c190:	2100      	movs	r1, #0
1000c192:	e007      	b.n	1000c1a4 <gpio_init+0x1c>
1000c194:	c302      	stmia	r3!, {r1}
void gpio_init(void)
{
	uint8_t i, j;

	for(i = 0; i < 3; i++) {
		for(j = 0; j < 16; j++) {
1000c196:	4293      	cmp	r3, r2
1000c198:	d1fc      	bne.n	1000c194 <gpio_init+0xc>
			_gpio_instances[i].callback[j] = NULL;
		}
		_gpio_instances[i].callback_enable_mask = 0;
1000c19a:	8051      	strh	r1, [r2, #2]
		_gpio_instances[i].callback_reg_mask = 0;
1000c19c:	8011      	strh	r1, [r2, #0]
1000c19e:	3248      	adds	r2, #72	; 0x48
 */
void gpio_init(void)
{
	uint8_t i, j;

	for(i = 0; i < 3; i++) {
1000c1a0:	4282      	cmp	r2, r0
1000c1a2:	d002      	beq.n	1000c1aa <gpio_init+0x22>
1000c1a4:	0013      	movs	r3, r2
1000c1a6:	3b40      	subs	r3, #64	; 0x40
1000c1a8:	e7f4      	b.n	1000c194 <gpio_init+0xc>
			_gpio_instances[i].callback[j] = NULL;
		}
		_gpio_instances[i].callback_enable_mask = 0;
		_gpio_instances[i].callback_reg_mask = 0;
	}
	_gpio_instances[0].hw = (void *)GPIO0;
1000c1aa:	4b0a      	ldr	r3, [pc, #40]	; (1000c1d4 <gpio_init+0x4c>)
1000c1ac:	4a0a      	ldr	r2, [pc, #40]	; (1000c1d8 <gpio_init+0x50>)
1000c1ae:	601a      	str	r2, [r3, #0]
	_gpio_instances[1].hw = (void *)GPIO1;
1000c1b0:	4a0a      	ldr	r2, [pc, #40]	; (1000c1dc <gpio_init+0x54>)
1000c1b2:	649a      	str	r2, [r3, #72]	; 0x48
	_gpio_instances[2].hw = (void *)GPIO2;
1000c1b4:	490a      	ldr	r1, [pc, #40]	; (1000c1e0 <gpio_init+0x58>)
1000c1b6:	2290      	movs	r2, #144	; 0x90
1000c1b8:	5099      	str	r1, [r3, r2]
	system_register_isr(RAM_ISR_TABLE_PORT0_COMB_INDEX, (uint32_t)gpio_port0_isr_handler);
1000c1ba:	490a      	ldr	r1, [pc, #40]	; (1000c1e4 <gpio_init+0x5c>)
1000c1bc:	2027      	movs	r0, #39	; 0x27
1000c1be:	4c0a      	ldr	r4, [pc, #40]	; (1000c1e8 <gpio_init+0x60>)
1000c1c0:	47a0      	blx	r4
	system_register_isr(RAM_ISR_TABLE_PORT1_COMB_INDEX, (uint32_t)gpio_port1_isr_handler);
1000c1c2:	490a      	ldr	r1, [pc, #40]	; (1000c1ec <gpio_init+0x64>)
1000c1c4:	2028      	movs	r0, #40	; 0x28
1000c1c6:	47a0      	blx	r4
	system_register_isr(RAM_ISR_TABLE_PORT2_COMB_INDEX, (uint32_t)gpio_port2_isr_handler);
1000c1c8:	4909      	ldr	r1, [pc, #36]	; (1000c1f0 <gpio_init+0x68>)
1000c1ca:	2029      	movs	r0, #41	; 0x29
1000c1cc:	47a0      	blx	r4
}
1000c1ce:	bd10      	pop	{r4, pc}
1000c1d0:	10019a78 	.word	0x10019a78
1000c1d4:	10019a34 	.word	0x10019a34
1000c1d8:	40010000 	.word	0x40010000
1000c1dc:	40011000 	.word	0x40011000
1000c1e0:	40013000 	.word	0x40013000
1000c1e4:	1000ba91 	.word	0x1000ba91
1000c1e8:	1000cdb5 	.word	0x1000cdb5
1000c1ec:	1000baf5 	.word	0x1000baf5
1000c1f0:	1000bb65 	.word	0x1000bb65

1000c1f4 <system_clock_config>:
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_config(enum system_clock_resource resoure, \
				enum system_clock_freq freq)
{
	switch (resoure) {
1000c1f4:	2801      	cmp	r0, #1
1000c1f6:	d00d      	beq.n	1000c214 <system_clock_config+0x20>
1000c1f8:	2800      	cmp	r0, #0
1000c1fa:	d002      	beq.n	1000c202 <system_clock_config+0xe>
1000c1fc:	2802      	cmp	r0, #2
1000c1fe:	d01c      	beq.n	1000c23a <system_clock_config+0x46>
1000c200:	e02e      	b.n	1000c260 <system_clock_config+0x6c>
		case CLOCK_RESOURCE_XO_26_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
1000c202:	4a18      	ldr	r2, [pc, #96]	; (1000c264 <system_clock_config+0x70>)
1000c204:	6990      	ldr	r0, [r2, #24]
1000c206:	230c      	movs	r3, #12
1000c208:	4303      	orrs	r3, r0
1000c20a:	6193      	str	r3, [r2, #24]
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK | \
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK;
			system_clock_value = 26000000;
1000c20c:	4a16      	ldr	r2, [pc, #88]	; (1000c268 <system_clock_config+0x74>)
1000c20e:	4b17      	ldr	r3, [pc, #92]	; (1000c26c <system_clock_config+0x78>)
1000c210:	601a      	str	r2, [r3, #0]
			break;
1000c212:	e01a      	b.n	1000c24a <system_clock_config+0x56>

		case CLOCK_RESOURCE_LP_2_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
1000c214:	4b13      	ldr	r3, [pc, #76]	; (1000c264 <system_clock_config+0x70>)
1000c216:	6998      	ldr	r0, [r3, #24]
1000c218:	2208      	movs	r2, #8
1000c21a:	4302      	orrs	r2, r0
1000c21c:	619a      	str	r2, [r3, #24]
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK;
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg &= \
1000c21e:	699a      	ldr	r2, [r3, #24]
1000c220:	2004      	movs	r0, #4
1000c222:	4382      	bics	r2, r0
1000c224:	619a      	str	r2, [r3, #24]
					~LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK;
			AON_GP_REGS0->AON_PMU_CTRL.reg |= \
1000c226:	4a12      	ldr	r2, [pc, #72]	; (1000c270 <system_clock_config+0x7c>)
1000c228:	6853      	ldr	r3, [r2, #4]
1000c22a:	2080      	movs	r0, #128	; 0x80
1000c22c:	0300      	lsls	r0, r0, #12
1000c22e:	4303      	orrs	r3, r0
1000c230:	6053      	str	r3, [r2, #4]
					AON_GP_REGS_AON_PMU_CTRL_PMU_2MHZ_CLK_EN;
			system_clock_value = 2000000;
1000c232:	4a10      	ldr	r2, [pc, #64]	; (1000c274 <system_clock_config+0x80>)
1000c234:	4b0d      	ldr	r3, [pc, #52]	; (1000c26c <system_clock_config+0x78>)
1000c236:	601a      	str	r2, [r3, #0]
			break;
1000c238:	e007      	b.n	1000c24a <system_clock_config+0x56>

		case CLOCK_RESOURCE_RC_26_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CTRL.reg &= \
1000c23a:	4a0a      	ldr	r2, [pc, #40]	; (1000c264 <system_clock_config+0x70>)
1000c23c:	6993      	ldr	r3, [r2, #24]
1000c23e:	200c      	movs	r0, #12
1000c240:	4383      	bics	r3, r0
1000c242:	6193      	str	r3, [r2, #24]
					~(LPMCU_MISC_REGS_LPMCU_CTRL_USE_BT26M_CLK | \
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK);
			system_clock_value = 26000000;
1000c244:	4a08      	ldr	r2, [pc, #32]	; (1000c268 <system_clock_config+0x74>)
1000c246:	4b09      	ldr	r3, [pc, #36]	; (1000c26c <system_clock_config+0x78>)
1000c248:	601a      	str	r2, [r3, #0]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	LPMCU_MISC_REGS0->LPMCU_CTRL.reg &= \
1000c24a:	4b06      	ldr	r3, [pc, #24]	; (1000c264 <system_clock_config+0x70>)
1000c24c:	699a      	ldr	r2, [r3, #24]
1000c24e:	2003      	movs	r0, #3
1000c250:	4382      	bics	r2, r0
1000c252:	619a      	str	r2, [r3, #24]
		~LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
1000c254:	699a      	ldr	r2, [r3, #24]
1000c256:	4001      	ands	r1, r0
1000c258:	4311      	orrs	r1, r2
1000c25a:	6199      	str	r1, [r3, #24]
		LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL(freq);

	return STATUS_OK;
1000c25c:	2000      	movs	r0, #0
1000c25e:	e000      	b.n	1000c262 <system_clock_config+0x6e>
					LPMCU_MISC_REGS_LPMCU_CTRL_USE_ARM_LP_CLK);
			system_clock_value = 26000000;
			break;

		default:
			return STATUS_ERR_INVALID_ARG;
1000c260:	2017      	movs	r0, #23
		~LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CTRL.reg |= \
		LPMCU_MISC_REGS_LPMCU_CTRL_LPMCU_CLK_SEL(freq);

	return STATUS_OK;
}
1000c262:	4770      	bx	lr
1000c264:	4000b000 	.word	0x4000b000
1000c268:	018cba80 	.word	0x018cba80
1000c26c:	10019b0c 	.word	0x10019b0c
1000c270:	4000f000 	.word	0x4000f000
1000c274:	001e8480 	.word	0x001e8480

1000c278 <system_clock_get_value>:
 *
 * \return system clock value.
 */
uint32_t system_clock_get_value(void)
{
	return system_clock_value;
1000c278:	4b01      	ldr	r3, [pc, #4]	; (1000c280 <system_clock_get_value+0x8>)
1000c27a:	6818      	ldr	r0, [r3, #0]
}
1000c27c:	4770      	bx	lr
1000c27e:	46c0      	nop			; (mov r8, r8)
1000c280:	10019b0c 	.word	0x10019b0c

1000c284 <system_clock_peripheral_enable>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_peripheral_enable(enum system_peripheral peripheral)
{
1000c284:	b500      	push	{lr}
	switch (peripheral) {
1000c286:	2835      	cmp	r0, #53	; 0x35
1000c288:	d900      	bls.n	1000c28c <system_clock_peripheral_enable+0x8>
1000c28a:	e1a2      	b.n	1000c5d2 <system_clock_peripheral_enable+0x34e>
1000c28c:	0080      	lsls	r0, r0, #2
1000c28e:	4bd2      	ldr	r3, [pc, #840]	; (1000c5d8 <system_clock_peripheral_enable+0x354>)
1000c290:	581b      	ldr	r3, [r3, r0]
1000c292:	469f      	mov	pc, r3
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c294:	4ad1      	ldr	r2, [pc, #836]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c296:	68d1      	ldr	r1, [r2, #12]
1000c298:	2302      	movs	r3, #2
1000c29a:	430b      	orrs	r3, r1
1000c29c:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c29e:	2000      	movs	r0, #0
{
	switch (peripheral) {
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN;
		break;
1000c2a0:	e198      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c2a2:	4ace      	ldr	r2, [pc, #824]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c2a4:	68d1      	ldr	r1, [r2, #12]
1000c2a6:	2304      	movs	r3, #4
1000c2a8:	430b      	orrs	r3, r1
1000c2aa:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c2ac:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN;
		break;
1000c2ae:	e191      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c2b0:	4aca      	ldr	r2, [pc, #808]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c2b2:	68d1      	ldr	r1, [r2, #12]
1000c2b4:	2308      	movs	r3, #8
1000c2b6:	430b      	orrs	r3, r1
1000c2b8:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c2ba:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN;
		break;
1000c2bc:	e18a      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c2be:	4ac7      	ldr	r2, [pc, #796]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c2c0:	68d1      	ldr	r1, [r2, #12]
1000c2c2:	2310      	movs	r3, #16
1000c2c4:	430b      	orrs	r3, r1
1000c2c6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c2c8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN;
		break;
1000c2ca:	e183      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c2cc:	4ac3      	ldr	r2, [pc, #780]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c2ce:	68d1      	ldr	r1, [r2, #12]
1000c2d0:	2320      	movs	r3, #32
1000c2d2:	430b      	orrs	r3, r1
1000c2d4:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c2d6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN;
		break;
1000c2d8:	e17c      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c2da:	4ac0      	ldr	r2, [pc, #768]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c2dc:	68d1      	ldr	r1, [r2, #12]
1000c2de:	2380      	movs	r3, #128	; 0x80
1000c2e0:	430b      	orrs	r3, r1
1000c2e2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c2e4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN;
		break;
1000c2e6:	e175      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c2e8:	4abc      	ldr	r2, [pc, #752]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c2ea:	68d3      	ldr	r3, [r2, #12]
1000c2ec:	2180      	movs	r1, #128	; 0x80
1000c2ee:	0049      	lsls	r1, r1, #1
1000c2f0:	430b      	orrs	r3, r1
1000c2f2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c2f4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN;
		break;
1000c2f6:	e16d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c2f8:	4ab8      	ldr	r2, [pc, #736]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c2fa:	68d3      	ldr	r3, [r2, #12]
1000c2fc:	2180      	movs	r1, #128	; 0x80
1000c2fe:	0109      	lsls	r1, r1, #4
1000c300:	430b      	orrs	r3, r1
1000c302:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c304:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN;
		break;
1000c306:	e165      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c308:	4ab4      	ldr	r2, [pc, #720]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c30a:	68d3      	ldr	r3, [r2, #12]
1000c30c:	2180      	movs	r1, #128	; 0x80
1000c30e:	0149      	lsls	r1, r1, #5
1000c310:	430b      	orrs	r3, r1
1000c312:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c314:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN;
		break;
1000c316:	e15d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c318:	4ab0      	ldr	r2, [pc, #704]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c31a:	68d3      	ldr	r3, [r2, #12]
1000c31c:	2180      	movs	r1, #128	; 0x80
1000c31e:	0189      	lsls	r1, r1, #6
1000c320:	430b      	orrs	r3, r1
1000c322:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c324:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN;
		break;
1000c326:	e155      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c328:	4aac      	ldr	r2, [pc, #688]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c32a:	68d3      	ldr	r3, [r2, #12]
1000c32c:	2180      	movs	r1, #128	; 0x80
1000c32e:	01c9      	lsls	r1, r1, #7
1000c330:	430b      	orrs	r3, r1
1000c332:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c334:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN;
		break;
1000c336:	e14d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c338:	4aa8      	ldr	r2, [pc, #672]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c33a:	68d3      	ldr	r3, [r2, #12]
1000c33c:	2180      	movs	r1, #128	; 0x80
1000c33e:	0209      	lsls	r1, r1, #8
1000c340:	430b      	orrs	r3, r1
1000c342:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c344:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN;
		break;
1000c346:	e145      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c348:	4aa4      	ldr	r2, [pc, #656]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c34a:	68d3      	ldr	r3, [r2, #12]
1000c34c:	2180      	movs	r1, #128	; 0x80
1000c34e:	0249      	lsls	r1, r1, #9
1000c350:	430b      	orrs	r3, r1
1000c352:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c354:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN;
		break;
1000c356:	e13d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c358:	4aa0      	ldr	r2, [pc, #640]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c35a:	68d3      	ldr	r3, [r2, #12]
1000c35c:	2180      	movs	r1, #128	; 0x80
1000c35e:	0289      	lsls	r1, r1, #10
1000c360:	430b      	orrs	r3, r1
1000c362:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c364:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN;
		break;
1000c366:	e135      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c368:	4a9c      	ldr	r2, [pc, #624]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c36a:	68d3      	ldr	r3, [r2, #12]
1000c36c:	2180      	movs	r1, #128	; 0x80
1000c36e:	02c9      	lsls	r1, r1, #11
1000c370:	430b      	orrs	r3, r1
1000c372:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c374:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN;
		break;
1000c376:	e12d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c378:	4a98      	ldr	r2, [pc, #608]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c37a:	68d3      	ldr	r3, [r2, #12]
1000c37c:	2180      	movs	r1, #128	; 0x80
1000c37e:	0309      	lsls	r1, r1, #12
1000c380:	430b      	orrs	r3, r1
1000c382:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c384:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN;
		break;
1000c386:	e125      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c388:	4a94      	ldr	r2, [pc, #592]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c38a:	68d3      	ldr	r3, [r2, #12]
1000c38c:	2180      	movs	r1, #128	; 0x80
1000c38e:	0349      	lsls	r1, r1, #13
1000c390:	430b      	orrs	r3, r1
1000c392:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c394:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN;
		break;
1000c396:	e11d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c398:	4a90      	ldr	r2, [pc, #576]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c39a:	68d3      	ldr	r3, [r2, #12]
1000c39c:	2180      	movs	r1, #128	; 0x80
1000c39e:	0389      	lsls	r1, r1, #14
1000c3a0:	430b      	orrs	r3, r1
1000c3a2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3a4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN;
		break;
1000c3a6:	e115      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3a8:	4a8c      	ldr	r2, [pc, #560]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c3aa:	68d3      	ldr	r3, [r2, #12]
1000c3ac:	2180      	movs	r1, #128	; 0x80
1000c3ae:	03c9      	lsls	r1, r1, #15
1000c3b0:	430b      	orrs	r3, r1
1000c3b2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3b4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN;
		break;
1000c3b6:	e10d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3b8:	4a88      	ldr	r2, [pc, #544]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c3ba:	68d3      	ldr	r3, [r2, #12]
1000c3bc:	2180      	movs	r1, #128	; 0x80
1000c3be:	0409      	lsls	r1, r1, #16
1000c3c0:	430b      	orrs	r3, r1
1000c3c2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3c4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN;
		break;
1000c3c6:	e105      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3c8:	4a84      	ldr	r2, [pc, #528]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c3ca:	68d3      	ldr	r3, [r2, #12]
1000c3cc:	2180      	movs	r1, #128	; 0x80
1000c3ce:	0449      	lsls	r1, r1, #17
1000c3d0:	430b      	orrs	r3, r1
1000c3d2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3d4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN;
		break;
1000c3d6:	e0fd      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3d8:	4a80      	ldr	r2, [pc, #512]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c3da:	68d3      	ldr	r3, [r2, #12]
1000c3dc:	2180      	movs	r1, #128	; 0x80
1000c3de:	0489      	lsls	r1, r1, #18
1000c3e0:	430b      	orrs	r3, r1
1000c3e2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3e4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN;
		break;
1000c3e6:	e0f5      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3e8:	4a7c      	ldr	r2, [pc, #496]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c3ea:	68d3      	ldr	r3, [r2, #12]
1000c3ec:	2180      	movs	r1, #128	; 0x80
1000c3ee:	04c9      	lsls	r1, r1, #19
1000c3f0:	430b      	orrs	r3, r1
1000c3f2:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c3f4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN;
		break;
1000c3f6:	e0ed      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c3f8:	4a78      	ldr	r2, [pc, #480]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c3fa:	68d3      	ldr	r3, [r2, #12]
1000c3fc:	2180      	movs	r1, #128	; 0x80
1000c3fe:	0509      	lsls	r1, r1, #20
1000c400:	430b      	orrs	r3, r1
1000c402:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c404:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN;
		break;
1000c406:	e0e5      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c408:	4a74      	ldr	r2, [pc, #464]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c40a:	68d3      	ldr	r3, [r2, #12]
1000c40c:	2180      	movs	r1, #128	; 0x80
1000c40e:	0549      	lsls	r1, r1, #21
1000c410:	430b      	orrs	r3, r1
1000c412:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c414:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN;
		break;
1000c416:	e0dd      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c418:	4a70      	ldr	r2, [pc, #448]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c41a:	68d3      	ldr	r3, [r2, #12]
1000c41c:	2180      	movs	r1, #128	; 0x80
1000c41e:	0589      	lsls	r1, r1, #22
1000c420:	430b      	orrs	r3, r1
1000c422:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c424:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN;
		break;
1000c426:	e0d5      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
1000c428:	4a6c      	ldr	r2, [pc, #432]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c42a:	68d3      	ldr	r3, [r2, #12]
1000c42c:	2180      	movs	r1, #128	; 0x80
1000c42e:	05c9      	lsls	r1, r1, #23
1000c430:	430b      	orrs	r3, r1
1000c432:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c434:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN;
		break;
1000c436:	e0cd      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c438:	4a68      	ldr	r2, [pc, #416]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c43a:	6911      	ldr	r1, [r2, #16]
1000c43c:	2301      	movs	r3, #1
1000c43e:	430b      	orrs	r3, r1
1000c440:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c442:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN;
		break;
1000c444:	e0c6      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c446:	4a65      	ldr	r2, [pc, #404]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c448:	6911      	ldr	r1, [r2, #16]
1000c44a:	2302      	movs	r3, #2
1000c44c:	430b      	orrs	r3, r1
1000c44e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c450:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN;
		break;
1000c452:	e0bf      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c454:	4a61      	ldr	r2, [pc, #388]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c456:	6911      	ldr	r1, [r2, #16]
1000c458:	2304      	movs	r3, #4
1000c45a:	430b      	orrs	r3, r1
1000c45c:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c45e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN;
		break;
1000c460:	e0b8      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c462:	4a5e      	ldr	r2, [pc, #376]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c464:	6911      	ldr	r1, [r2, #16]
1000c466:	2308      	movs	r3, #8
1000c468:	430b      	orrs	r3, r1
1000c46a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c46c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN;
		break;
1000c46e:	e0b1      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c470:	4a5a      	ldr	r2, [pc, #360]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c472:	6911      	ldr	r1, [r2, #16]
1000c474:	2310      	movs	r3, #16
1000c476:	430b      	orrs	r3, r1
1000c478:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c47a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN;
		break;
1000c47c:	e0aa      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c47e:	4a57      	ldr	r2, [pc, #348]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c480:	6911      	ldr	r1, [r2, #16]
1000c482:	2320      	movs	r3, #32
1000c484:	430b      	orrs	r3, r1
1000c486:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c488:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN;
		break;
1000c48a:	e0a3      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c48c:	4a53      	ldr	r2, [pc, #332]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c48e:	6911      	ldr	r1, [r2, #16]
1000c490:	2340      	movs	r3, #64	; 0x40
1000c492:	430b      	orrs	r3, r1
1000c494:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c496:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN;
		break;
1000c498:	e09c      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c49a:	4a50      	ldr	r2, [pc, #320]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c49c:	6911      	ldr	r1, [r2, #16]
1000c49e:	2380      	movs	r3, #128	; 0x80
1000c4a0:	430b      	orrs	r3, r1
1000c4a2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4a4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN;
		break;
1000c4a6:	e095      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c4a8:	4a4c      	ldr	r2, [pc, #304]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c4aa:	6913      	ldr	r3, [r2, #16]
1000c4ac:	2180      	movs	r1, #128	; 0x80
1000c4ae:	0049      	lsls	r1, r1, #1
1000c4b0:	430b      	orrs	r3, r1
1000c4b2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4b4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN;
		break;
1000c4b6:	e08d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c4b8:	4a48      	ldr	r2, [pc, #288]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c4ba:	6913      	ldr	r3, [r2, #16]
1000c4bc:	2180      	movs	r1, #128	; 0x80
1000c4be:	0089      	lsls	r1, r1, #2
1000c4c0:	430b      	orrs	r3, r1
1000c4c2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4c4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN;
		break;
1000c4c6:	e085      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c4c8:	4a44      	ldr	r2, [pc, #272]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c4ca:	6913      	ldr	r3, [r2, #16]
1000c4cc:	2180      	movs	r1, #128	; 0x80
1000c4ce:	00c9      	lsls	r1, r1, #3
1000c4d0:	430b      	orrs	r3, r1
1000c4d2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4d4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN;
		break;
1000c4d6:	e07d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c4d8:	4a40      	ldr	r2, [pc, #256]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c4da:	6913      	ldr	r3, [r2, #16]
1000c4dc:	2180      	movs	r1, #128	; 0x80
1000c4de:	0109      	lsls	r1, r1, #4
1000c4e0:	430b      	orrs	r3, r1
1000c4e2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4e4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN;
		break;
1000c4e6:	e075      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c4e8:	4a3c      	ldr	r2, [pc, #240]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c4ea:	6913      	ldr	r3, [r2, #16]
1000c4ec:	2180      	movs	r1, #128	; 0x80
1000c4ee:	0149      	lsls	r1, r1, #5
1000c4f0:	430b      	orrs	r3, r1
1000c4f2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c4f4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN;
		break;
1000c4f6:	e06d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c4f8:	4a38      	ldr	r2, [pc, #224]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c4fa:	6913      	ldr	r3, [r2, #16]
1000c4fc:	2180      	movs	r1, #128	; 0x80
1000c4fe:	0189      	lsls	r1, r1, #6
1000c500:	430b      	orrs	r3, r1
1000c502:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c504:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN;
		break;
1000c506:	e065      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c508:	4a34      	ldr	r2, [pc, #208]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c50a:	6913      	ldr	r3, [r2, #16]
1000c50c:	2180      	movs	r1, #128	; 0x80
1000c50e:	01c9      	lsls	r1, r1, #7
1000c510:	430b      	orrs	r3, r1
1000c512:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c514:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN;
		break;
1000c516:	e05d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c518:	4a30      	ldr	r2, [pc, #192]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c51a:	6913      	ldr	r3, [r2, #16]
1000c51c:	2180      	movs	r1, #128	; 0x80
1000c51e:	0209      	lsls	r1, r1, #8
1000c520:	430b      	orrs	r3, r1
1000c522:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c524:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN;
		break;
1000c526:	e055      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c528:	4a2c      	ldr	r2, [pc, #176]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c52a:	6913      	ldr	r3, [r2, #16]
1000c52c:	2180      	movs	r1, #128	; 0x80
1000c52e:	0249      	lsls	r1, r1, #9
1000c530:	430b      	orrs	r3, r1
1000c532:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c534:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN;
		break;
1000c536:	e04d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c538:	4a28      	ldr	r2, [pc, #160]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c53a:	6913      	ldr	r3, [r2, #16]
1000c53c:	2180      	movs	r1, #128	; 0x80
1000c53e:	0289      	lsls	r1, r1, #10
1000c540:	430b      	orrs	r3, r1
1000c542:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c544:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN;
		break;
1000c546:	e045      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c548:	4a24      	ldr	r2, [pc, #144]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c54a:	6913      	ldr	r3, [r2, #16]
1000c54c:	2180      	movs	r1, #128	; 0x80
1000c54e:	02c9      	lsls	r1, r1, #11
1000c550:	430b      	orrs	r3, r1
1000c552:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c554:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN;
		break;
1000c556:	e03d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c558:	4a20      	ldr	r2, [pc, #128]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c55a:	6913      	ldr	r3, [r2, #16]
1000c55c:	2180      	movs	r1, #128	; 0x80
1000c55e:	0309      	lsls	r1, r1, #12
1000c560:	430b      	orrs	r3, r1
1000c562:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c564:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN;
		break;
1000c566:	e035      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c568:	4a1c      	ldr	r2, [pc, #112]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c56a:	6913      	ldr	r3, [r2, #16]
1000c56c:	2180      	movs	r1, #128	; 0x80
1000c56e:	0349      	lsls	r1, r1, #13
1000c570:	430b      	orrs	r3, r1
1000c572:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c574:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN;
		break;
1000c576:	e02d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c578:	4a18      	ldr	r2, [pc, #96]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c57a:	6913      	ldr	r3, [r2, #16]
1000c57c:	2180      	movs	r1, #128	; 0x80
1000c57e:	0389      	lsls	r1, r1, #14
1000c580:	430b      	orrs	r3, r1
1000c582:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c584:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN;
		break;
1000c586:	e025      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c588:	4a14      	ldr	r2, [pc, #80]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c58a:	6913      	ldr	r3, [r2, #16]
1000c58c:	2180      	movs	r1, #128	; 0x80
1000c58e:	03c9      	lsls	r1, r1, #15
1000c590:	430b      	orrs	r3, r1
1000c592:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c594:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN;
		break;
1000c596:	e01d      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
1000c598:	4a10      	ldr	r2, [pc, #64]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c59a:	6913      	ldr	r3, [r2, #16]
1000c59c:	2180      	movs	r1, #128	; 0x80
1000c59e:	0409      	lsls	r1, r1, #16
1000c5a0:	430b      	orrs	r3, r1
1000c5a2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5a4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN;
		break;
1000c5a6:	e015      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
1000c5a8:	4a0c      	ldr	r2, [pc, #48]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c5aa:	7d11      	ldrb	r1, [r2, #20]
1000c5ac:	2301      	movs	r3, #1
1000c5ae:	430b      	orrs	r3, r1
1000c5b0:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5b2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CTRL_RXTX_SEQ_CLK_EN;
		break;
1000c5b4:	e00e      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
1000c5b6:	4a09      	ldr	r2, [pc, #36]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c5b8:	7d11      	ldrb	r1, [r2, #20]
1000c5ba:	2302      	movs	r3, #2
1000c5bc:	430b      	orrs	r3, r1
1000c5be:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5c0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CTRL_AHB_CLK_EN;
		break;
1000c5c2:	e007      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
1000c5c4:	4a05      	ldr	r2, [pc, #20]	; (1000c5dc <system_clock_peripheral_enable+0x358>)
1000c5c6:	7d11      	ldrb	r1, [r2, #20]
1000c5c8:	2304      	movs	r3, #4
1000c5ca:	430b      	orrs	r3, r1
1000c5cc:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5ce:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CTRL_PERIPH_REGS_CLK_EN;
		break;
1000c5d0:	e000      	b.n	1000c5d4 <system_clock_peripheral_enable+0x350>

		default:
			return STATUS_ERR_INVALID_ARG;
1000c5d2:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
1000c5d4:	bd00      	pop	{pc}
1000c5d6:	46c0      	nop			; (mov r8, r8)
1000c5d8:	10016ac8 	.word	0x10016ac8
1000c5dc:	4000b000 	.word	0x4000b000

1000c5e0 <system_clock_peripheral_disable>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_peripheral_disable(enum system_peripheral peripheral)
{
1000c5e0:	b500      	push	{lr}
	switch (peripheral) {
1000c5e2:	2835      	cmp	r0, #53	; 0x35
1000c5e4:	d900      	bls.n	1000c5e8 <system_clock_peripheral_disable+0x8>
1000c5e6:	e17d      	b.n	1000c8e4 <system_clock_peripheral_disable+0x304>
1000c5e8:	0080      	lsls	r0, r0, #2
1000c5ea:	4bbf      	ldr	r3, [pc, #764]	; (1000c8e8 <system_clock_peripheral_disable+0x308>)
1000c5ec:	581b      	ldr	r3, [r3, r0]
1000c5ee:	469f      	mov	pc, r3
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c5f0:	4abe      	ldr	r2, [pc, #760]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c5f2:	68d3      	ldr	r3, [r2, #12]
1000c5f4:	2102      	movs	r1, #2
1000c5f6:	438b      	bics	r3, r1
1000c5f8:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c5fa:	2000      	movs	r0, #0
{
	switch (peripheral) {
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI_FLASH0_CLK_EN;
		break;
1000c5fc:	e173      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c5fe:	4abb      	ldr	r2, [pc, #748]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c600:	68d3      	ldr	r3, [r2, #12]
1000c602:	2104      	movs	r1, #4
1000c604:	438b      	bics	r3, r1
1000c606:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c608:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI0_CORE_CLK_EN;
		break;
1000c60a:	e16c      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c60c:	4ab7      	ldr	r2, [pc, #732]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c60e:	68d3      	ldr	r3, [r2, #12]
1000c610:	2108      	movs	r1, #8
1000c612:	438b      	bics	r3, r1
1000c614:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c616:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPI1_CORE_CLK_EN;
		break;
1000c618:	e165      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c61a:	4ab4      	ldr	r2, [pc, #720]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c61c:	68d3      	ldr	r3, [r2, #12]
1000c61e:	2110      	movs	r1, #16
1000c620:	438b      	bics	r3, r1
1000c622:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c624:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C0_CORE_CLK_EN;
		break;
1000c626:	e15e      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c628:	4ab0      	ldr	r2, [pc, #704]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c62a:	68d3      	ldr	r3, [r2, #12]
1000c62c:	2120      	movs	r1, #32
1000c62e:	438b      	bics	r3, r1
1000c630:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c632:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER0_CLK_EN;
		break;
1000c634:	e157      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c636:	4aad      	ldr	r2, [pc, #692]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c638:	68d3      	ldr	r3, [r2, #12]
1000c63a:	2180      	movs	r1, #128	; 0x80
1000c63c:	438b      	bics	r3, r1
1000c63e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c640:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN;
		break;
1000c642:	e150      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c644:	4aa9      	ldr	r2, [pc, #676]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c646:	68d1      	ldr	r1, [r2, #12]
1000c648:	4ba9      	ldr	r3, [pc, #676]	; (1000c8f0 <system_clock_peripheral_disable+0x310>)
1000c64a:	400b      	ands	r3, r1
1000c64c:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c64e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_TIMER0_CLK_EN;
		break;
1000c650:	e149      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c652:	4aa6      	ldr	r2, [pc, #664]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c654:	68d1      	ldr	r1, [r2, #12]
1000c656:	4ba7      	ldr	r3, [pc, #668]	; (1000c8f4 <system_clock_peripheral_disable+0x314>)
1000c658:	400b      	ands	r3, r1
1000c65a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c65c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT0_CLK_EN;
		break;
1000c65e:	e142      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c660:	4aa2      	ldr	r2, [pc, #648]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c662:	68d1      	ldr	r1, [r2, #12]
1000c664:	4ba4      	ldr	r3, [pc, #656]	; (1000c8f8 <system_clock_peripheral_disable+0x318>)
1000c666:	400b      	ands	r3, r1
1000c668:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c66a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WDT1_CLK_EN;
		break;
1000c66c:	e13b      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c66e:	4a9f      	ldr	r2, [pc, #636]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c670:	68d1      	ldr	r1, [r2, #12]
1000c672:	4ba2      	ldr	r3, [pc, #648]	; (1000c8fc <system_clock_peripheral_disable+0x31c>)
1000c674:	400b      	ands	r3, r1
1000c676:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c678:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_CORE_CLK_EN;
		break;
1000c67a:	e134      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c67c:	4a9b      	ldr	r2, [pc, #620]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c67e:	68d1      	ldr	r1, [r2, #12]
1000c680:	4b9f      	ldr	r3, [pc, #636]	; (1000c900 <system_clock_peripheral_disable+0x320>)
1000c682:	400b      	ands	r3, r1
1000c684:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c686:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART0_IF_CLK_EN;
		break;
1000c688:	e12d      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c68a:	4a98      	ldr	r2, [pc, #608]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c68c:	68d1      	ldr	r1, [r2, #12]
1000c68e:	4b9d      	ldr	r3, [pc, #628]	; (1000c904 <system_clock_peripheral_disable+0x324>)
1000c690:	400b      	ands	r3, r1
1000c692:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c694:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_CORE_CLK_EN;
		break;
1000c696:	e126      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c698:	4a94      	ldr	r2, [pc, #592]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c69a:	68d1      	ldr	r1, [r2, #12]
1000c69c:	4b9a      	ldr	r3, [pc, #616]	; (1000c908 <system_clock_peripheral_disable+0x328>)
1000c69e:	400b      	ands	r3, r1
1000c6a0:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6a2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART1_IF_CLK_EN;
		break;
1000c6a4:	e11f      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c6a6:	4a91      	ldr	r2, [pc, #580]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c6a8:	68d1      	ldr	r1, [r2, #12]
1000c6aa:	4b98      	ldr	r3, [pc, #608]	; (1000c90c <system_clock_peripheral_disable+0x32c>)
1000c6ac:	400b      	ands	r3, r1
1000c6ae:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6b0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN;
		break;
1000c6b2:	e118      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c6b4:	4a8d      	ldr	r2, [pc, #564]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c6b6:	68d1      	ldr	r1, [r2, #12]
1000c6b8:	4b95      	ldr	r3, [pc, #596]	; (1000c910 <system_clock_peripheral_disable+0x330>)
1000c6ba:	400b      	ands	r3, r1
1000c6bc:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6be:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN;
		break;
1000c6c0:	e111      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c6c2:	4a8a      	ldr	r2, [pc, #552]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c6c4:	68d1      	ldr	r1, [r2, #12]
1000c6c6:	4b93      	ldr	r3, [pc, #588]	; (1000c914 <system_clock_peripheral_disable+0x334>)
1000c6c8:	400b      	ands	r3, r1
1000c6ca:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6cc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN;
		break;
1000c6ce:	e10a      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c6d0:	4a86      	ldr	r2, [pc, #536]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c6d2:	68d1      	ldr	r1, [r2, #12]
1000c6d4:	4b90      	ldr	r3, [pc, #576]	; (1000c918 <system_clock_peripheral_disable+0x338>)
1000c6d6:	400b      	ands	r3, r1
1000c6d8:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6da:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN;
		break;
1000c6dc:	e103      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c6de:	4a83      	ldr	r2, [pc, #524]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c6e0:	68d1      	ldr	r1, [r2, #12]
1000c6e2:	4b8e      	ldr	r3, [pc, #568]	; (1000c91c <system_clock_peripheral_disable+0x33c>)
1000c6e4:	400b      	ands	r3, r1
1000c6e6:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6e8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN;
		break;
1000c6ea:	e0fc      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c6ec:	4a7f      	ldr	r2, [pc, #508]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c6ee:	68d1      	ldr	r1, [r2, #12]
1000c6f0:	4b8b      	ldr	r3, [pc, #556]	; (1000c920 <system_clock_peripheral_disable+0x340>)
1000c6f2:	400b      	ands	r3, r1
1000c6f4:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c6f6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN;
		break;
1000c6f8:	e0f5      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c6fa:	4a7c      	ldr	r2, [pc, #496]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c6fc:	68d1      	ldr	r1, [r2, #12]
1000c6fe:	4b89      	ldr	r3, [pc, #548]	; (1000c924 <system_clock_peripheral_disable+0x344>)
1000c700:	400b      	ands	r3, r1
1000c702:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c704:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN;
		break;
1000c706:	e0ee      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c708:	4a78      	ldr	r2, [pc, #480]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c70a:	68d1      	ldr	r1, [r2, #12]
1000c70c:	4b86      	ldr	r3, [pc, #536]	; (1000c928 <system_clock_peripheral_disable+0x348>)
1000c70e:	400b      	ands	r3, r1
1000c710:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c712:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN;
		break;
1000c714:	e0e7      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c716:	4a75      	ldr	r2, [pc, #468]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c718:	68d1      	ldr	r1, [r2, #12]
1000c71a:	4b84      	ldr	r3, [pc, #528]	; (1000c92c <system_clock_peripheral_disable+0x34c>)
1000c71c:	400b      	ands	r3, r1
1000c71e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c720:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN;
		break;
1000c722:	e0e0      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c724:	4a71      	ldr	r2, [pc, #452]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c726:	68d1      	ldr	r1, [r2, #12]
1000c728:	4b81      	ldr	r3, [pc, #516]	; (1000c930 <system_clock_peripheral_disable+0x350>)
1000c72a:	400b      	ands	r3, r1
1000c72c:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c72e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC0_CLK_EN;
		break;
1000c730:	e0d9      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c732:	4a6e      	ldr	r2, [pc, #440]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c734:	68d1      	ldr	r1, [r2, #12]
1000c736:	4b7f      	ldr	r3, [pc, #508]	; (1000c934 <system_clock_peripheral_disable+0x354>)
1000c738:	400b      	ands	r3, r1
1000c73a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c73c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC1_CLK_EN;
		break;
1000c73e:	e0d2      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c740:	4a6a      	ldr	r2, [pc, #424]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c742:	68d1      	ldr	r1, [r2, #12]
1000c744:	4b7c      	ldr	r3, [pc, #496]	; (1000c938 <system_clock_peripheral_disable+0x358>)
1000c746:	400b      	ands	r3, r1
1000c748:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c74a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC2_CLK_EN;
		break;
1000c74c:	e0cb      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c74e:	4a67      	ldr	r2, [pc, #412]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c750:	68d1      	ldr	r1, [r2, #12]
1000c752:	4b7a      	ldr	r3, [pc, #488]	; (1000c93c <system_clock_peripheral_disable+0x35c>)
1000c754:	400b      	ands	r3, r1
1000c756:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c758:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_I2C1_CORE_CLK_EN;
		break;
1000c75a:	e0c4      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
1000c75c:	4a63      	ldr	r2, [pc, #396]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c75e:	68d1      	ldr	r1, [r2, #12]
1000c760:	4b77      	ldr	r3, [pc, #476]	; (1000c940 <system_clock_peripheral_disable+0x360>)
1000c762:	400b      	ands	r3, r1
1000c764:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c766:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN;
		break;
1000c768:	e0bd      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c76a:	4a60      	ldr	r2, [pc, #384]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c76c:	6913      	ldr	r3, [r2, #16]
1000c76e:	2101      	movs	r1, #1
1000c770:	438b      	bics	r3, r1
1000c772:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c774:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE0_CLK_EN;
		break;
1000c776:	e0b6      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c778:	4a5c      	ldr	r2, [pc, #368]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c77a:	6913      	ldr	r3, [r2, #16]
1000c77c:	2102      	movs	r1, #2
1000c77e:	438b      	bics	r3, r1
1000c780:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c782:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE1_CLK_EN;
		break;
1000c784:	e0af      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c786:	4a59      	ldr	r2, [pc, #356]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c788:	6913      	ldr	r3, [r2, #16]
1000c78a:	2104      	movs	r1, #4
1000c78c:	438b      	bics	r3, r1
1000c78e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c790:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE2_CLK_EN;
		break;
1000c792:	e0a8      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c794:	4a55      	ldr	r2, [pc, #340]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c796:	6913      	ldr	r3, [r2, #16]
1000c798:	2108      	movs	r1, #8
1000c79a:	438b      	bics	r3, r1
1000c79c:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c79e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE3_CLK_EN;
		break;
1000c7a0:	e0a1      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c7a2:	4a52      	ldr	r2, [pc, #328]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c7a4:	6913      	ldr	r3, [r2, #16]
1000c7a6:	2110      	movs	r1, #16
1000c7a8:	438b      	bics	r3, r1
1000c7aa:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7ac:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE4_CLK_EN;
		break;
1000c7ae:	e09a      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c7b0:	4a4e      	ldr	r2, [pc, #312]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c7b2:	6913      	ldr	r3, [r2, #16]
1000c7b4:	2120      	movs	r1, #32
1000c7b6:	438b      	bics	r3, r1
1000c7b8:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7ba:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE5_CLK_EN;
		break;
1000c7bc:	e093      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c7be:	4a4b      	ldr	r2, [pc, #300]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c7c0:	6913      	ldr	r3, [r2, #16]
1000c7c2:	2140      	movs	r1, #64	; 0x40
1000c7c4:	438b      	bics	r3, r1
1000c7c6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7c8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM0_CLK_EN;
		break;
1000c7ca:	e08c      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c7cc:	4a47      	ldr	r2, [pc, #284]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c7ce:	6913      	ldr	r3, [r2, #16]
1000c7d0:	2180      	movs	r1, #128	; 0x80
1000c7d2:	438b      	bics	r3, r1
1000c7d4:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7d6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM1_CLK_EN;
		break;
1000c7d8:	e085      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c7da:	4a44      	ldr	r2, [pc, #272]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c7dc:	6911      	ldr	r1, [r2, #16]
1000c7de:	4b44      	ldr	r3, [pc, #272]	; (1000c8f0 <system_clock_peripheral_disable+0x310>)
1000c7e0:	400b      	ands	r3, r1
1000c7e2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7e4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM2_CLK_EN;
		break;
1000c7e6:	e07e      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c7e8:	4a40      	ldr	r2, [pc, #256]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c7ea:	6911      	ldr	r1, [r2, #16]
1000c7ec:	4b55      	ldr	r3, [pc, #340]	; (1000c944 <system_clock_peripheral_disable+0x364>)
1000c7ee:	400b      	ands	r3, r1
1000c7f0:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c7f2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM3_CLK_EN;
		break;
1000c7f4:	e077      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c7f6:	4a3d      	ldr	r2, [pc, #244]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c7f8:	6911      	ldr	r1, [r2, #16]
1000c7fa:	4b53      	ldr	r3, [pc, #332]	; (1000c948 <system_clock_peripheral_disable+0x368>)
1000c7fc:	400b      	ands	r3, r1
1000c7fe:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c800:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN;
		break;
1000c802:	e070      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c804:	4a39      	ldr	r2, [pc, #228]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c806:	6911      	ldr	r1, [r2, #16]
1000c808:	4b3a      	ldr	r3, [pc, #232]	; (1000c8f4 <system_clock_peripheral_disable+0x314>)
1000c80a:	400b      	ands	r3, r1
1000c80c:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c80e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN;
		break;
1000c810:	e069      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c812:	4a36      	ldr	r2, [pc, #216]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c814:	6911      	ldr	r1, [r2, #16]
1000c816:	4b38      	ldr	r3, [pc, #224]	; (1000c8f8 <system_clock_peripheral_disable+0x318>)
1000c818:	400b      	ands	r3, r1
1000c81a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c81c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN;
		break;
1000c81e:	e062      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c820:	4a32      	ldr	r2, [pc, #200]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c822:	6911      	ldr	r1, [r2, #16]
1000c824:	4b35      	ldr	r3, [pc, #212]	; (1000c8fc <system_clock_peripheral_disable+0x31c>)
1000c826:	400b      	ands	r3, r1
1000c828:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c82a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN;
		break;
1000c82c:	e05b      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c82e:	4a2f      	ldr	r2, [pc, #188]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c830:	6911      	ldr	r1, [r2, #16]
1000c832:	4b33      	ldr	r3, [pc, #204]	; (1000c900 <system_clock_peripheral_disable+0x320>)
1000c834:	400b      	ands	r3, r1
1000c836:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c838:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_TIMER0_PGCLK_EN;
		break;
1000c83a:	e054      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c83c:	4a2b      	ldr	r2, [pc, #172]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c83e:	6911      	ldr	r1, [r2, #16]
1000c840:	4b30      	ldr	r3, [pc, #192]	; (1000c904 <system_clock_peripheral_disable+0x324>)
1000c842:	400b      	ands	r3, r1
1000c844:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c846:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN;
		break;
1000c848:	e04d      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c84a:	4a28      	ldr	r2, [pc, #160]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c84c:	6911      	ldr	r1, [r2, #16]
1000c84e:	4b2e      	ldr	r3, [pc, #184]	; (1000c908 <system_clock_peripheral_disable+0x328>)
1000c850:	400b      	ands	r3, r1
1000c852:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c854:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN;
		break;
1000c856:	e046      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c858:	4a24      	ldr	r2, [pc, #144]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c85a:	6911      	ldr	r1, [r2, #16]
1000c85c:	4b2b      	ldr	r3, [pc, #172]	; (1000c90c <system_clock_peripheral_disable+0x32c>)
1000c85e:	400b      	ands	r3, r1
1000c860:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c862:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN;
		break;
1000c864:	e03f      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c866:	4a21      	ldr	r2, [pc, #132]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c868:	6911      	ldr	r1, [r2, #16]
1000c86a:	4b29      	ldr	r3, [pc, #164]	; (1000c910 <system_clock_peripheral_disable+0x330>)
1000c86c:	400b      	ands	r3, r1
1000c86e:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c870:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN;
		break;
1000c872:	e038      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c874:	4a1d      	ldr	r2, [pc, #116]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c876:	6911      	ldr	r1, [r2, #16]
1000c878:	4b26      	ldr	r3, [pc, #152]	; (1000c914 <system_clock_peripheral_disable+0x334>)
1000c87a:	400b      	ands	r3, r1
1000c87c:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c87e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN;
		break;
1000c880:	e031      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c882:	4a1a      	ldr	r2, [pc, #104]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c884:	6911      	ldr	r1, [r2, #16]
1000c886:	4b24      	ldr	r3, [pc, #144]	; (1000c918 <system_clock_peripheral_disable+0x338>)
1000c888:	400b      	ands	r3, r1
1000c88a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c88c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN;
		break;
1000c88e:	e02a      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c890:	4a16      	ldr	r2, [pc, #88]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c892:	6911      	ldr	r1, [r2, #16]
1000c894:	4b21      	ldr	r3, [pc, #132]	; (1000c91c <system_clock_peripheral_disable+0x33c>)
1000c896:	400b      	ands	r3, r1
1000c898:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c89a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN;
		break;
1000c89c:	e023      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c89e:	4a13      	ldr	r2, [pc, #76]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c8a0:	6911      	ldr	r1, [r2, #16]
1000c8a2:	4b1f      	ldr	r3, [pc, #124]	; (1000c920 <system_clock_peripheral_disable+0x340>)
1000c8a4:	400b      	ands	r3, r1
1000c8a6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8a8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN;
		break;
1000c8aa:	e01c      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
1000c8ac:	4a0f      	ldr	r2, [pc, #60]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c8ae:	6911      	ldr	r1, [r2, #16]
1000c8b0:	4b1c      	ldr	r3, [pc, #112]	; (1000c924 <system_clock_peripheral_disable+0x344>)
1000c8b2:	400b      	ands	r3, r1
1000c8b4:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8b6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN;
		break;
1000c8b8:	e015      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
1000c8ba:	4a0c      	ldr	r2, [pc, #48]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c8bc:	7d13      	ldrb	r3, [r2, #20]
1000c8be:	2101      	movs	r1, #1
1000c8c0:	438b      	bics	r3, r1
1000c8c2:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8c4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
				~LPMCU_MISC_REGS_BTMCU_CTRL_RXTX_SEQ_CLK_EN;
		break;
1000c8c6:	e00e      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
1000c8c8:	4a08      	ldr	r2, [pc, #32]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c8ca:	7d13      	ldrb	r3, [r2, #20]
1000c8cc:	2102      	movs	r1, #2
1000c8ce:	438b      	bics	r3, r1
1000c8d0:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8d2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
				~LPMCU_MISC_REGS_BTMCU_CTRL_AHB_CLK_EN;
		break;
1000c8d4:	e007      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
1000c8d6:	4a05      	ldr	r2, [pc, #20]	; (1000c8ec <system_clock_peripheral_disable+0x30c>)
1000c8d8:	7d13      	ldrb	r3, [r2, #20]
1000c8da:	2104      	movs	r1, #4
1000c8dc:	438b      	bics	r3, r1
1000c8de:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c8e0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CTRL.reg &= \
				~LPMCU_MISC_REGS_BTMCU_CTRL_PERIPH_REGS_CLK_EN;
		break;
1000c8e2:	e000      	b.n	1000c8e6 <system_clock_peripheral_disable+0x306>

		default:
			return STATUS_ERR_INVALID_ARG;
1000c8e4:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
1000c8e6:	bd00      	pop	{pc}
1000c8e8:	10016ba0 	.word	0x10016ba0
1000c8ec:	4000b000 	.word	0x4000b000
1000c8f0:	fffffeff 	.word	0xfffffeff
1000c8f4:	fffff7ff 	.word	0xfffff7ff
1000c8f8:	ffffefff 	.word	0xffffefff
1000c8fc:	ffffdfff 	.word	0xffffdfff
1000c900:	ffffbfff 	.word	0xffffbfff
1000c904:	ffff7fff 	.word	0xffff7fff
1000c908:	fffeffff 	.word	0xfffeffff
1000c90c:	fffdffff 	.word	0xfffdffff
1000c910:	fffbffff 	.word	0xfffbffff
1000c914:	fff7ffff 	.word	0xfff7ffff
1000c918:	ffefffff 	.word	0xffefffff
1000c91c:	ffdfffff 	.word	0xffdfffff
1000c920:	ffbfffff 	.word	0xffbfffff
1000c924:	ff7fffff 	.word	0xff7fffff
1000c928:	feffffff 	.word	0xfeffffff
1000c92c:	fdffffff 	.word	0xfdffffff
1000c930:	fbffffff 	.word	0xfbffffff
1000c934:	f7ffffff 	.word	0xf7ffffff
1000c938:	efffffff 	.word	0xefffffff
1000c93c:	dfffffff 	.word	0xdfffffff
1000c940:	bfffffff 	.word	0xbfffffff
1000c944:	fffffdff 	.word	0xfffffdff
1000c948:	fffffbff 	.word	0xfffffbff

1000c94c <system_peripheral_reset>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_peripheral_reset(enum system_peripheral peripheral)
{
1000c94c:	b500      	push	{lr}
	switch (peripheral) {
1000c94e:	2843      	cmp	r0, #67	; 0x43
1000c950:	d900      	bls.n	1000c954 <system_peripheral_reset+0x8>
1000c952:	e223      	b.n	1000cd9c <system_peripheral_reset+0x450>
1000c954:	0080      	lsls	r0, r0, #2
1000c956:	4be0      	ldr	r3, [pc, #896]	; (1000ccd8 <system_peripheral_reset+0x38c>)
1000c958:	581b      	ldr	r3, [r3, r0]
1000c95a:	469f      	mov	pc, r3
		case PERIPHERAL_LPMCU_CPU:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000c95c:	4bdf      	ldr	r3, [pc, #892]	; (1000ccdc <system_peripheral_reset+0x390>)
1000c95e:	6859      	ldr	r1, [r3, #4]
1000c960:	2202      	movs	r2, #2
1000c962:	4391      	bics	r1, r2
1000c964:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000c966:	6859      	ldr	r1, [r3, #4]
1000c968:	430a      	orrs	r2, r1
1000c96a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c96c:	2000      	movs	r0, #0
		case PERIPHERAL_LPMCU_CPU:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
		break;
1000c96e:	e216      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000c970:	4bda      	ldr	r3, [pc, #872]	; (1000ccdc <system_peripheral_reset+0x390>)
1000c972:	6859      	ldr	r1, [r3, #4]
1000c974:	2204      	movs	r2, #4
1000c976:	4391      	bics	r1, r2
1000c978:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000c97a:	6859      	ldr	r1, [r3, #4]
1000c97c:	430a      	orrs	r2, r1
1000c97e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c980:	2000      	movs	r0, #0
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_SYS_RSTN;
		break;
1000c982:	e20c      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI_FLASH_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000c984:	4bd5      	ldr	r3, [pc, #852]	; (1000ccdc <system_peripheral_reset+0x390>)
1000c986:	6859      	ldr	r1, [r3, #4]
1000c988:	2208      	movs	r2, #8
1000c98a:	4391      	bics	r1, r2
1000c98c:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000c98e:	6859      	ldr	r1, [r3, #4]
1000c990:	430a      	orrs	r2, r1
1000c992:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c994:	2000      	movs	r0, #0
		case PERIPHERAL_SPI_FLASH_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI_FLASH0_RSTN;
		break;
1000c996:	e202      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000c998:	4bd0      	ldr	r3, [pc, #832]	; (1000ccdc <system_peripheral_reset+0x390>)
1000c99a:	6859      	ldr	r1, [r3, #4]
1000c99c:	2210      	movs	r2, #16
1000c99e:	4391      	bics	r1, r2
1000c9a0:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000c9a2:	6859      	ldr	r1, [r3, #4]
1000c9a4:	430a      	orrs	r2, r1
1000c9a6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c9a8:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_CORE_RSTN;
		break;
1000c9aa:	e1f8      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000c9ac:	4bcb      	ldr	r3, [pc, #812]	; (1000ccdc <system_peripheral_reset+0x390>)
1000c9ae:	6859      	ldr	r1, [r3, #4]
1000c9b0:	2220      	movs	r2, #32
1000c9b2:	4391      	bics	r1, r2
1000c9b4:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000c9b6:	6859      	ldr	r1, [r3, #4]
1000c9b8:	430a      	orrs	r2, r1
1000c9ba:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c9bc:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI0_IF_RSTN;
		break;
1000c9be:	e1ee      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000c9c0:	4bc6      	ldr	r3, [pc, #792]	; (1000ccdc <system_peripheral_reset+0x390>)
1000c9c2:	6859      	ldr	r1, [r3, #4]
1000c9c4:	2240      	movs	r2, #64	; 0x40
1000c9c6:	4391      	bics	r1, r2
1000c9c8:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000c9ca:	6859      	ldr	r1, [r3, #4]
1000c9cc:	430a      	orrs	r2, r1
1000c9ce:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c9d0:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_CORE_RESETN;
		break;
1000c9d2:	e1e4      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000c9d4:	4bc1      	ldr	r3, [pc, #772]	; (1000ccdc <system_peripheral_reset+0x390>)
1000c9d6:	6859      	ldr	r1, [r3, #4]
1000c9d8:	2280      	movs	r2, #128	; 0x80
1000c9da:	4391      	bics	r1, r2
1000c9dc:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000c9de:	6859      	ldr	r1, [r3, #4]
1000c9e0:	430a      	orrs	r2, r1
1000c9e2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c9e4:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPI1_IF_RSTN;
		break;
1000c9e6:	e1da      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000c9e8:	4bbc      	ldr	r3, [pc, #752]	; (1000ccdc <system_peripheral_reset+0x390>)
1000c9ea:	6859      	ldr	r1, [r3, #4]
1000c9ec:	4abc      	ldr	r2, [pc, #752]	; (1000cce0 <system_peripheral_reset+0x394>)
1000c9ee:	400a      	ands	r2, r1
1000c9f0:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000c9f2:	685a      	ldr	r2, [r3, #4]
1000c9f4:	2180      	movs	r1, #128	; 0x80
1000c9f6:	0049      	lsls	r1, r1, #1
1000c9f8:	430a      	orrs	r2, r1
1000c9fa:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000c9fc:	2000      	movs	r0, #0
		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_CORE_RSTN;
		break;
1000c9fe:	e1ce      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca00:	4bb6      	ldr	r3, [pc, #728]	; (1000ccdc <system_peripheral_reset+0x390>)
1000ca02:	6859      	ldr	r1, [r3, #4]
1000ca04:	4ab7      	ldr	r2, [pc, #732]	; (1000cce4 <system_peripheral_reset+0x398>)
1000ca06:	400a      	ands	r2, r1
1000ca08:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ca0a:	685a      	ldr	r2, [r3, #4]
1000ca0c:	2180      	movs	r1, #128	; 0x80
1000ca0e:	0089      	lsls	r1, r1, #2
1000ca10:	430a      	orrs	r2, r1
1000ca12:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca14:	2000      	movs	r0, #0
		case PERIPHERAL_I2C0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_I2C0_IF_RSTN;
		break;
1000ca16:	e1c2      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca18:	4bb0      	ldr	r3, [pc, #704]	; (1000ccdc <system_peripheral_reset+0x390>)
1000ca1a:	6859      	ldr	r1, [r3, #4]
1000ca1c:	4ab2      	ldr	r2, [pc, #712]	; (1000cce8 <system_peripheral_reset+0x39c>)
1000ca1e:	400a      	ands	r2, r1
1000ca20:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ca22:	685a      	ldr	r2, [r3, #4]
1000ca24:	2180      	movs	r1, #128	; 0x80
1000ca26:	00c9      	lsls	r1, r1, #3
1000ca28:	430a      	orrs	r2, r1
1000ca2a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca2c:	2000      	movs	r0, #0
		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
		break;
1000ca2e:	e1b6      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca30:	4baa      	ldr	r3, [pc, #680]	; (1000ccdc <system_peripheral_reset+0x390>)
1000ca32:	6859      	ldr	r1, [r3, #4]
1000ca34:	4aad      	ldr	r2, [pc, #692]	; (1000ccec <system_peripheral_reset+0x3a0>)
1000ca36:	400a      	ands	r2, r1
1000ca38:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ca3a:	685a      	ldr	r2, [r3, #4]
1000ca3c:	2180      	movs	r1, #128	; 0x80
1000ca3e:	0109      	lsls	r1, r1, #4
1000ca40:	430a      	orrs	r2, r1
1000ca42:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca44:	2000      	movs	r0, #0
		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_TIMER0_RSTN;
		break;
1000ca46:	e1aa      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca48:	4ba4      	ldr	r3, [pc, #656]	; (1000ccdc <system_peripheral_reset+0x390>)
1000ca4a:	6859      	ldr	r1, [r3, #4]
1000ca4c:	4aa8      	ldr	r2, [pc, #672]	; (1000ccf0 <system_peripheral_reset+0x3a4>)
1000ca4e:	400a      	ands	r2, r1
1000ca50:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ca52:	685a      	ldr	r2, [r3, #4]
1000ca54:	2180      	movs	r1, #128	; 0x80
1000ca56:	0149      	lsls	r1, r1, #5
1000ca58:	430a      	orrs	r2, r1
1000ca5a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca5c:	2000      	movs	r0, #0
		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_CORE_RSTN;
		break;
1000ca5e:	e19e      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca60:	4b9e      	ldr	r3, [pc, #632]	; (1000ccdc <system_peripheral_reset+0x390>)
1000ca62:	6859      	ldr	r1, [r3, #4]
1000ca64:	4aa3      	ldr	r2, [pc, #652]	; (1000ccf4 <system_peripheral_reset+0x3a8>)
1000ca66:	400a      	ands	r2, r1
1000ca68:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ca6a:	685a      	ldr	r2, [r3, #4]
1000ca6c:	2180      	movs	r1, #128	; 0x80
1000ca6e:	0189      	lsls	r1, r1, #6
1000ca70:	430a      	orrs	r2, r1
1000ca72:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca74:	2000      	movs	r0, #0
		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART0_IF_RSTN;
		break;
1000ca76:	e192      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca78:	4b98      	ldr	r3, [pc, #608]	; (1000ccdc <system_peripheral_reset+0x390>)
1000ca7a:	6859      	ldr	r1, [r3, #4]
1000ca7c:	4a9e      	ldr	r2, [pc, #632]	; (1000ccf8 <system_peripheral_reset+0x3ac>)
1000ca7e:	400a      	ands	r2, r1
1000ca80:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ca82:	685a      	ldr	r2, [r3, #4]
1000ca84:	2180      	movs	r1, #128	; 0x80
1000ca86:	01c9      	lsls	r1, r1, #7
1000ca88:	430a      	orrs	r2, r1
1000ca8a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ca8c:	2000      	movs	r0, #0
		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_CORE_RSTN;
		break;
1000ca8e:	e186      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000ca90:	4b92      	ldr	r3, [pc, #584]	; (1000ccdc <system_peripheral_reset+0x390>)
1000ca92:	6859      	ldr	r1, [r3, #4]
1000ca94:	4a99      	ldr	r2, [pc, #612]	; (1000ccfc <system_peripheral_reset+0x3b0>)
1000ca96:	400a      	ands	r2, r1
1000ca98:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000ca9a:	685a      	ldr	r2, [r3, #4]
1000ca9c:	2180      	movs	r1, #128	; 0x80
1000ca9e:	0209      	lsls	r1, r1, #8
1000caa0:	430a      	orrs	r2, r1
1000caa2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000caa4:	2000      	movs	r0, #0
		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART1_IF_RSTN;
		break;
1000caa6:	e17a      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000caa8:	4b8c      	ldr	r3, [pc, #560]	; (1000ccdc <system_peripheral_reset+0x390>)
1000caaa:	6859      	ldr	r1, [r3, #4]
1000caac:	4a94      	ldr	r2, [pc, #592]	; (1000cd00 <system_peripheral_reset+0x3b4>)
1000caae:	400a      	ands	r2, r1
1000cab0:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cab2:	685a      	ldr	r2, [r3, #4]
1000cab4:	2180      	movs	r1, #128	; 0x80
1000cab6:	0249      	lsls	r1, r1, #9
1000cab8:	430a      	orrs	r2, r1
1000caba:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cabc:	2000      	movs	r0, #0
		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT0_RSTN;
		break;
1000cabe:	e16e      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cac0:	4b86      	ldr	r3, [pc, #536]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cac2:	6859      	ldr	r1, [r3, #4]
1000cac4:	4a8f      	ldr	r2, [pc, #572]	; (1000cd04 <system_peripheral_reset+0x3b8>)
1000cac6:	400a      	ands	r2, r1
1000cac8:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000caca:	685a      	ldr	r2, [r3, #4]
1000cacc:	2180      	movs	r1, #128	; 0x80
1000cace:	0289      	lsls	r1, r1, #10
1000cad0:	430a      	orrs	r2, r1
1000cad2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cad4:	2000      	movs	r0, #0
		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WDT1_RSTN;
		break;
1000cad6:	e162      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cad8:	4b80      	ldr	r3, [pc, #512]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cada:	6859      	ldr	r1, [r3, #4]
1000cadc:	4a8a      	ldr	r2, [pc, #552]	; (1000cd08 <system_peripheral_reset+0x3bc>)
1000cade:	400a      	ands	r2, r1
1000cae0:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cae2:	685a      	ldr	r2, [r3, #4]
1000cae4:	2180      	movs	r1, #128	; 0x80
1000cae6:	02c9      	lsls	r1, r1, #11
1000cae8:	430a      	orrs	r2, r1
1000caea:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000caec:	2000      	movs	r0, #0
		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
		break;
1000caee:	e156      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_MBIST:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000caf0:	4b7a      	ldr	r3, [pc, #488]	; (1000ccdc <system_peripheral_reset+0x390>)
1000caf2:	6859      	ldr	r1, [r3, #4]
1000caf4:	4a85      	ldr	r2, [pc, #532]	; (1000cd0c <system_peripheral_reset+0x3c0>)
1000caf6:	400a      	ands	r2, r1
1000caf8:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cafa:	685a      	ldr	r2, [r3, #4]
1000cafc:	2180      	movs	r1, #128	; 0x80
1000cafe:	0309      	lsls	r1, r1, #12
1000cb00:	430a      	orrs	r2, r1
1000cb02:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb04:	2000      	movs	r0, #0
		case PERIPHERAL_MBIST:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
		break;
1000cb06:	e14a      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb08:	4b74      	ldr	r3, [pc, #464]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cb0a:	6859      	ldr	r1, [r3, #4]
1000cb0c:	4a80      	ldr	r2, [pc, #512]	; (1000cd10 <system_peripheral_reset+0x3c4>)
1000cb0e:	400a      	ands	r2, r1
1000cb10:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb12:	685a      	ldr	r2, [r3, #4]
1000cb14:	2180      	movs	r1, #128	; 0x80
1000cb16:	0349      	lsls	r1, r1, #13
1000cb18:	430a      	orrs	r2, r1
1000cb1a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb1c:	2000      	movs	r0, #0
		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
		break;
1000cb1e:	e13e      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_LOW_POWER_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb20:	4b6e      	ldr	r3, [pc, #440]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cb22:	6859      	ldr	r1, [r3, #4]
1000cb24:	4a7b      	ldr	r2, [pc, #492]	; (1000cd14 <system_peripheral_reset+0x3c8>)
1000cb26:	400a      	ands	r2, r1
1000cb28:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb2a:	685a      	ldr	r2, [r3, #4]
1000cb2c:	2180      	movs	r1, #128	; 0x80
1000cb2e:	0389      	lsls	r1, r1, #14
1000cb30:	430a      	orrs	r2, r1
1000cb32:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb34:	2000      	movs	r0, #0
		case PERIPHERAL_LOW_POWER_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
		break;
1000cb36:	e132      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_LPMCU_DEBUG:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb38:	4b68      	ldr	r3, [pc, #416]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cb3a:	6859      	ldr	r1, [r3, #4]
1000cb3c:	4a76      	ldr	r2, [pc, #472]	; (1000cd18 <system_peripheral_reset+0x3cc>)
1000cb3e:	400a      	ands	r2, r1
1000cb40:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb42:	685a      	ldr	r2, [r3, #4]
1000cb44:	2180      	movs	r1, #128	; 0x80
1000cb46:	03c9      	lsls	r1, r1, #15
1000cb48:	430a      	orrs	r2, r1
1000cb4a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb4c:	2000      	movs	r0, #0
		case PERIPHERAL_LPMCU_DEBUG:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
		break;
1000cb4e:	e126      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_ARM_FREE_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb50:	4b62      	ldr	r3, [pc, #392]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cb52:	6859      	ldr	r1, [r3, #4]
1000cb54:	4a71      	ldr	r2, [pc, #452]	; (1000cd1c <system_peripheral_reset+0x3d0>)
1000cb56:	400a      	ands	r2, r1
1000cb58:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb5a:	685a      	ldr	r2, [r3, #4]
1000cb5c:	2180      	movs	r1, #128	; 0x80
1000cb5e:	0409      	lsls	r1, r1, #16
1000cb60:	430a      	orrs	r2, r1
1000cb62:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb64:	2000      	movs	r0, #0
		case PERIPHERAL_ARM_FREE_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
		break;
1000cb66:	e11a      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_ARM_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb68:	4b5c      	ldr	r3, [pc, #368]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cb6a:	6859      	ldr	r1, [r3, #4]
1000cb6c:	4a6c      	ldr	r2, [pc, #432]	; (1000cd20 <system_peripheral_reset+0x3d4>)
1000cb6e:	400a      	ands	r2, r1
1000cb70:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb72:	685a      	ldr	r2, [r3, #4]
1000cb74:	2180      	movs	r1, #128	; 0x80
1000cb76:	0449      	lsls	r1, r1, #17
1000cb78:	430a      	orrs	r2, r1
1000cb7a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb7c:	2000      	movs	r0, #0
		case PERIPHERAL_ARM_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
		break;
1000cb7e:	e10e      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb80:	4b56      	ldr	r3, [pc, #344]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cb82:	6859      	ldr	r1, [r3, #4]
1000cb84:	4a67      	ldr	r2, [pc, #412]	; (1000cd24 <system_peripheral_reset+0x3d8>)
1000cb86:	400a      	ands	r2, r1
1000cb88:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cb8a:	685a      	ldr	r2, [r3, #4]
1000cb8c:	2180      	movs	r1, #128	; 0x80
1000cb8e:	0489      	lsls	r1, r1, #18
1000cb90:	430a      	orrs	r2, r1
1000cb92:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cb94:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC0_RSTN;
		break;
1000cb96:	e102      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cb98:	4b50      	ldr	r3, [pc, #320]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cb9a:	6859      	ldr	r1, [r3, #4]
1000cb9c:	4a62      	ldr	r2, [pc, #392]	; (1000cd28 <system_peripheral_reset+0x3dc>)
1000cb9e:	400a      	ands	r2, r1
1000cba0:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cba2:	685a      	ldr	r2, [r3, #4]
1000cba4:	2180      	movs	r1, #128	; 0x80
1000cba6:	04c9      	lsls	r1, r1, #19
1000cba8:	430a      	orrs	r2, r1
1000cbaa:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cbac:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC1_RSTN;
		break;
1000cbae:	e0f6      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cbb0:	4b4a      	ldr	r3, [pc, #296]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cbb2:	6859      	ldr	r1, [r3, #4]
1000cbb4:	4a5d      	ldr	r2, [pc, #372]	; (1000cd2c <system_peripheral_reset+0x3e0>)
1000cbb6:	400a      	ands	r2, r1
1000cbb8:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cbba:	685a      	ldr	r2, [r3, #4]
1000cbbc:	2180      	movs	r1, #128	; 0x80
1000cbbe:	0509      	lsls	r1, r1, #20
1000cbc0:	430a      	orrs	r2, r1
1000cbc2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cbc4:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC2_RSTN;
		break;
1000cbc6:	e0ea      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cbc8:	4b44      	ldr	r3, [pc, #272]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cbca:	6859      	ldr	r1, [r3, #4]
1000cbcc:	4a58      	ldr	r2, [pc, #352]	; (1000cd30 <system_peripheral_reset+0x3e4>)
1000cbce:	400a      	ands	r2, r1
1000cbd0:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cbd2:	685a      	ldr	r2, [r3, #4]
1000cbd4:	2180      	movs	r1, #128	; 0x80
1000cbd6:	0549      	lsls	r1, r1, #21
1000cbd8:	430a      	orrs	r2, r1
1000cbda:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cbdc:	2000      	movs	r0, #0
		case PERIPHERAL_PWM0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM0_RSTN;
		break;
1000cbde:	e0de      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cbe0:	4b3e      	ldr	r3, [pc, #248]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cbe2:	6859      	ldr	r1, [r3, #4]
1000cbe4:	4a53      	ldr	r2, [pc, #332]	; (1000cd34 <system_peripheral_reset+0x3e8>)
1000cbe6:	400a      	ands	r2, r1
1000cbe8:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cbea:	685a      	ldr	r2, [r3, #4]
1000cbec:	2180      	movs	r1, #128	; 0x80
1000cbee:	0589      	lsls	r1, r1, #22
1000cbf0:	430a      	orrs	r2, r1
1000cbf2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cbf4:	2000      	movs	r0, #0
		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM1_RSTN;
		break;
1000cbf6:	e0d2      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cbf8:	4b38      	ldr	r3, [pc, #224]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cbfa:	6859      	ldr	r1, [r3, #4]
1000cbfc:	4a4e      	ldr	r2, [pc, #312]	; (1000cd38 <system_peripheral_reset+0x3ec>)
1000cbfe:	400a      	ands	r2, r1
1000cc00:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc02:	685a      	ldr	r2, [r3, #4]
1000cc04:	2180      	movs	r1, #128	; 0x80
1000cc06:	05c9      	lsls	r1, r1, #23
1000cc08:	430a      	orrs	r2, r1
1000cc0a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc0c:	2000      	movs	r0, #0
		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM2_RSTN;
		break;
1000cc0e:	e0c6      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000cc10:	4a32      	ldr	r2, [pc, #200]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cc12:	6853      	ldr	r3, [r2, #4]
1000cc14:	005b      	lsls	r3, r3, #1
1000cc16:	085b      	lsrs	r3, r3, #1
1000cc18:	6053      	str	r3, [r2, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000cc1a:	6853      	ldr	r3, [r2, #4]
1000cc1c:	2180      	movs	r1, #128	; 0x80
1000cc1e:	0609      	lsls	r1, r1, #24
1000cc20:	430b      	orrs	r3, r1
1000cc22:	6053      	str	r3, [r2, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc24:	2000      	movs	r0, #0
		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM3_RSTN;
		break;
1000cc26:	e0ba      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cc28:	4b2c      	ldr	r3, [pc, #176]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cc2a:	891a      	ldrh	r2, [r3, #8]
1000cc2c:	2101      	movs	r1, #1
1000cc2e:	438a      	bics	r2, r1
1000cc30:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cc32:	8919      	ldrh	r1, [r3, #8]
1000cc34:	2201      	movs	r2, #1
1000cc36:	430a      	orrs	r2, r1
1000cc38:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc3a:	2000      	movs	r0, #0
		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER0_RSTN;
		break;
1000cc3c:	e0af      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cc3e:	4b27      	ldr	r3, [pc, #156]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cc40:	891a      	ldrh	r2, [r3, #8]
1000cc42:	2102      	movs	r1, #2
1000cc44:	438a      	bics	r2, r1
1000cc46:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cc48:	8919      	ldrh	r1, [r3, #8]
1000cc4a:	2202      	movs	r2, #2
1000cc4c:	430a      	orrs	r2, r1
1000cc4e:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc50:	2000      	movs	r0, #0
		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_CORE_RSTN;
		break;
1000cc52:	e0a4      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cc54:	4b21      	ldr	r3, [pc, #132]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cc56:	891a      	ldrh	r2, [r3, #8]
1000cc58:	2104      	movs	r1, #4
1000cc5a:	438a      	bics	r2, r1
1000cc5c:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cc5e:	8919      	ldrh	r1, [r3, #8]
1000cc60:	2204      	movs	r2, #4
1000cc62:	430a      	orrs	r2, r1
1000cc64:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc66:	2000      	movs	r0, #0
		case PERIPHERAL_I2C1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_I2C1_IF_RSTN;
		break;
1000cc68:	e099      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cc6a:	4b1c      	ldr	r3, [pc, #112]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cc6c:	891a      	ldrh	r2, [r3, #8]
1000cc6e:	2108      	movs	r1, #8
1000cc70:	438a      	bics	r2, r1
1000cc72:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cc74:	8919      	ldrh	r1, [r3, #8]
1000cc76:	2208      	movs	r2, #8
1000cc78:	430a      	orrs	r2, r1
1000cc7a:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc7c:	2000      	movs	r0, #0
		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
		break;
1000cc7e:	e08e      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cc80:	4b16      	ldr	r3, [pc, #88]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cc82:	891a      	ldrh	r2, [r3, #8]
1000cc84:	2110      	movs	r1, #16
1000cc86:	438a      	bics	r2, r1
1000cc88:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cc8a:	8919      	ldrh	r1, [r3, #8]
1000cc8c:	2210      	movs	r2, #16
1000cc8e:	430a      	orrs	r2, r1
1000cc90:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cc92:	2000      	movs	r0, #0
		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
		break;
1000cc94:	e083      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cc96:	4b11      	ldr	r3, [pc, #68]	; (1000ccdc <system_peripheral_reset+0x390>)
1000cc98:	891a      	ldrh	r2, [r3, #8]
1000cc9a:	2120      	movs	r1, #32
1000cc9c:	438a      	bics	r2, r1
1000cc9e:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cca0:	8919      	ldrh	r1, [r3, #8]
1000cca2:	2220      	movs	r2, #32
1000cca4:	430a      	orrs	r2, r1
1000cca6:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cca8:	2000      	movs	r0, #0
		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
		break;
1000ccaa:	e078      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000ccac:	4b0b      	ldr	r3, [pc, #44]	; (1000ccdc <system_peripheral_reset+0x390>)
1000ccae:	891a      	ldrh	r2, [r3, #8]
1000ccb0:	2140      	movs	r1, #64	; 0x40
1000ccb2:	438a      	bics	r2, r1
1000ccb4:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000ccb6:	8919      	ldrh	r1, [r3, #8]
1000ccb8:	2240      	movs	r2, #64	; 0x40
1000ccba:	430a      	orrs	r2, r1
1000ccbc:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ccbe:	2000      	movs	r0, #0
		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
		break;
1000ccc0:	e06d      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000ccc2:	4b06      	ldr	r3, [pc, #24]	; (1000ccdc <system_peripheral_reset+0x390>)
1000ccc4:	891a      	ldrh	r2, [r3, #8]
1000ccc6:	2180      	movs	r1, #128	; 0x80
1000ccc8:	438a      	bics	r2, r1
1000ccca:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cccc:	8919      	ldrh	r1, [r3, #8]
1000ccce:	2280      	movs	r2, #128	; 0x80
1000ccd0:	430a      	orrs	r2, r1
1000ccd2:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000ccd4:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_CLK_RSTN;
		break;
1000ccd6:	e062      	b.n	1000cd9e <system_peripheral_reset+0x452>
1000ccd8:	10016c78 	.word	0x10016c78
1000ccdc:	4000b000 	.word	0x4000b000
1000cce0:	fffffeff 	.word	0xfffffeff
1000cce4:	fffffdff 	.word	0xfffffdff
1000cce8:	fffffbff 	.word	0xfffffbff
1000ccec:	fffff7ff 	.word	0xfffff7ff
1000ccf0:	ffffefff 	.word	0xffffefff
1000ccf4:	ffffdfff 	.word	0xffffdfff
1000ccf8:	ffffbfff 	.word	0xffffbfff
1000ccfc:	ffff7fff 	.word	0xffff7fff
1000cd00:	fffeffff 	.word	0xfffeffff
1000cd04:	fffdffff 	.word	0xfffdffff
1000cd08:	fffbffff 	.word	0xfffbffff
1000cd0c:	fff7ffff 	.word	0xfff7ffff
1000cd10:	ffefffff 	.word	0xffefffff
1000cd14:	ffdfffff 	.word	0xffdfffff
1000cd18:	ffbfffff 	.word	0xffbfffff
1000cd1c:	ff7fffff 	.word	0xff7fffff
1000cd20:	feffffff 	.word	0xfeffffff
1000cd24:	fdffffff 	.word	0xfdffffff
1000cd28:	fbffffff 	.word	0xfbffffff
1000cd2c:	f7ffffff 	.word	0xf7ffffff
1000cd30:	efffffff 	.word	0xefffffff
1000cd34:	dfffffff 	.word	0xdfffffff
1000cd38:	bfffffff 	.word	0xbfffffff

		case PERIPHERAL_SPI1_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd3c:	4b18      	ldr	r3, [pc, #96]	; (1000cda0 <system_peripheral_reset+0x454>)
1000cd3e:	8919      	ldrh	r1, [r3, #8]
1000cd40:	4a18      	ldr	r2, [pc, #96]	; (1000cda4 <system_peripheral_reset+0x458>)
1000cd42:	400a      	ands	r2, r1
1000cd44:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd46:	8919      	ldrh	r1, [r3, #8]
1000cd48:	2280      	movs	r2, #128	; 0x80
1000cd4a:	0052      	lsls	r2, r2, #1
1000cd4c:	430a      	orrs	r2, r1
1000cd4e:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd50:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_CLK_RSTN;
		break;
1000cd52:	e024      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd54:	4b12      	ldr	r3, [pc, #72]	; (1000cda0 <system_peripheral_reset+0x454>)
1000cd56:	8919      	ldrh	r1, [r3, #8]
1000cd58:	4a13      	ldr	r2, [pc, #76]	; (1000cda8 <system_peripheral_reset+0x45c>)
1000cd5a:	400a      	ands	r2, r1
1000cd5c:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd5e:	8919      	ldrh	r1, [r3, #8]
1000cd60:	2280      	movs	r2, #128	; 0x80
1000cd62:	0092      	lsls	r2, r2, #2
1000cd64:	430a      	orrs	r2, r1
1000cd66:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd68:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI0_SCK_PHASE_INT_CLK_RSTN;
		break;
1000cd6a:	e018      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd6c:	4b0c      	ldr	r3, [pc, #48]	; (1000cda0 <system_peripheral_reset+0x454>)
1000cd6e:	8919      	ldrh	r1, [r3, #8]
1000cd70:	4a0e      	ldr	r2, [pc, #56]	; (1000cdac <system_peripheral_reset+0x460>)
1000cd72:	400a      	ands	r2, r1
1000cd74:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd76:	8919      	ldrh	r1, [r3, #8]
1000cd78:	2280      	movs	r2, #128	; 0x80
1000cd7a:	00d2      	lsls	r2, r2, #3
1000cd7c:	430a      	orrs	r2, r1
1000cd7e:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd80:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SPI1_SCK_PHASE_INT_CLK_RSTN;
		break;
1000cd82:	e00c      	b.n	1000cd9e <system_peripheral_reset+0x452>

		case PERIPHERAL_DMA:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000cd84:	4b06      	ldr	r3, [pc, #24]	; (1000cda0 <system_peripheral_reset+0x454>)
1000cd86:	8919      	ldrh	r1, [r3, #8]
1000cd88:	4a09      	ldr	r2, [pc, #36]	; (1000cdb0 <system_peripheral_reset+0x464>)
1000cd8a:	400a      	ands	r2, r1
1000cd8c:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000cd8e:	8919      	ldrh	r1, [r3, #8]
1000cd90:	2280      	movs	r2, #128	; 0x80
1000cd92:	0112      	lsls	r2, r2, #4
1000cd94:	430a      	orrs	r2, r1
1000cd96:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000cd98:	2000      	movs	r0, #0
		case PERIPHERAL_DMA:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_PROV_DMA_CTRL0_RSTN;
		break;
1000cd9a:	e000      	b.n	1000cd9e <system_peripheral_reset+0x452>

		default:
			return STATUS_ERR_INVALID_ARG;
1000cd9c:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
1000cd9e:	bd00      	pop	{pc}
1000cda0:	4000b000 	.word	0x4000b000
1000cda4:	fffffeff 	.word	0xfffffeff
1000cda8:	fffffdff 	.word	0xfffffdff
1000cdac:	fffffbff 	.word	0xfffffbff
1000cdb0:	fffff7ff 	.word	0xfffff7ff

1000cdb4 <system_register_isr>:
void system_register_isr(enum ram_isr_table_index isr_index,
		uint32_t isr_address)
{
	uint32_t *temp;
	temp = (uint32_t *)(isr_index * 4 + ISR_RAM_MAP_START_ADDRESS);
	*temp = isr_address;
1000cdb4:	2380      	movs	r3, #128	; 0x80
1000cdb6:	04db      	lsls	r3, r3, #19
1000cdb8:	469c      	mov	ip, r3
1000cdba:	4460      	add	r0, ip
1000cdbc:	0080      	lsls	r0, r0, #2
1000cdbe:	6001      	str	r1, [r0, #0]
}
1000cdc0:	4770      	bx	lr
1000cdc2:	46c0      	nop			; (mov r8, r8)

1000cdc4 <uart_rx0_isr_handler>:
	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
}

static void uart_rx0_isr_handler(void)
{
1000cdc4:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[0];
1000cdc6:	4b20      	ldr	r3, [pc, #128]	; (1000ce48 <uart_rx0_isr_handler+0x84>)
1000cdc8:	681c      	ldr	r4, [r3, #0]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
1000cdca:	6823      	ldr	r3, [r4, #0]
1000cdcc:	7d1d      	ldrb	r5, [r3, #20]
1000cdce:	b2ed      	uxtb	r5, r5
	if (flags & UART_RECEIVE_STATUS_FIFO_OVERRUN) {
1000cdd0:	066a      	lsls	r2, r5, #25
1000cdd2:	d513      	bpl.n	1000cdfc <uart_rx0_isr_handler+0x38>
		/* Store the error code */
		module->status = STATUS_ERR_OVERFLOW;
1000cdd4:	211e      	movs	r1, #30
1000cdd6:	2222      	movs	r2, #34	; 0x22
1000cdd8:	54a1      	strb	r1, [r4, r2]
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
1000cdda:	7e1a      	ldrb	r2, [r3, #24]
1000cddc:	3123      	adds	r1, #35	; 0x23
1000cdde:	438a      	bics	r2, r1
1000cde0:	761a      	strb	r2, [r3, #24]
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000cde2:	2321      	movs	r3, #33	; 0x21
1000cde4:	5ce3      	ldrb	r3, [r4, r3]
1000cde6:	071b      	lsls	r3, r3, #28
1000cde8:	d506      	bpl.n	1000cdf8 <uart_rx0_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
1000cdea:	2320      	movs	r3, #32
		module->status = STATUS_ERR_OVERFLOW;
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000cdec:	5ce3      	ldrb	r3, [r4, r3]
1000cdee:	071b      	lsls	r3, r3, #28
1000cdf0:	d502      	bpl.n	1000cdf8 <uart_rx0_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
			(module->callback[UART_RX_FIFO_OVERRUN])(module);
1000cdf2:	0020      	movs	r0, r4
1000cdf4:	6923      	ldr	r3, [r4, #16]
1000cdf6:	4798      	blx	r3
		}
		/* Flush */
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
1000cdf8:	6823      	ldr	r3, [r4, #0]
1000cdfa:	7c1b      	ldrb	r3, [r3, #16]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000cdfc:	07eb      	lsls	r3, r5, #31
1000cdfe:	d522      	bpl.n	1000ce46 <uart_rx0_isr_handler+0x82>
		struct uart_module *const module)
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	uint16_t received_data = (uart_hw->RECEIVE_DATA.reg & UART_RECEIVE_DATA_MASK);
1000ce00:	6823      	ldr	r3, [r4, #0]
1000ce02:	7c1b      	ldrb	r3, [r3, #16]
1000ce04:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
1000ce06:	6962      	ldr	r2, [r4, #20]
1000ce08:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
1000ce0a:	6963      	ldr	r3, [r4, #20]
1000ce0c:	3301      	adds	r3, #1
1000ce0e:	6163      	str	r3, [r4, #20]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
1000ce10:	8ba3      	ldrh	r3, [r4, #28]
1000ce12:	3b01      	subs	r3, #1
1000ce14:	b29b      	uxth	r3, r3
1000ce16:	83a3      	strh	r3, [r4, #28]
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
1000ce18:	8ba3      	ldrh	r3, [r4, #28]
1000ce1a:	b29b      	uxth	r3, r3
1000ce1c:	2b00      	cmp	r3, #0
1000ce1e:	d112      	bne.n	1000ce46 <uart_rx0_isr_handler+0x82>
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000ce20:	3321      	adds	r3, #33	; 0x21
1000ce22:	5ce3      	ldrb	r3, [r4, r3]
1000ce24:	075b      	lsls	r3, r3, #29
1000ce26:	d50e      	bpl.n	1000ce46 <uart_rx0_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
1000ce28:	2320      	movs	r3, #32
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000ce2a:	5ce3      	ldrb	r3, [r4, r3]
1000ce2c:	075b      	lsls	r3, r3, #29
1000ce2e:	d50a      	bpl.n	1000ce46 <uart_rx0_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
				module->status = STATUS_OK;
1000ce30:	2200      	movs	r2, #0
1000ce32:	2322      	movs	r3, #34	; 0x22
1000ce34:	54e2      	strb	r2, [r4, r3]
				module->hw->RX_INTERRUPT_MASK.reg &=
1000ce36:	6822      	ldr	r2, [r4, #0]
1000ce38:	7e13      	ldrb	r3, [r2, #24]
1000ce3a:	2101      	movs	r1, #1
1000ce3c:	438b      	bics	r3, r1
1000ce3e:	7613      	strb	r3, [r2, #24]
					~(UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				(module->callback[UART_RX_COMPLETE])(module);
1000ce40:	68e3      	ldr	r3, [r4, #12]
1000ce42:	0020      	movs	r0, r4
1000ce44:	4798      	blx	r3
			}
		}
	}
}
1000ce46:	bd70      	pop	{r4, r5, r6, pc}
1000ce48:	10019b10 	.word	0x10019b10

1000ce4c <uart_tx0_isr_handler>:

static void uart_tx0_isr_handler(void)
{
1000ce4c:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[0];
1000ce4e:	4b21      	ldr	r3, [pc, #132]	; (1000ced4 <uart_tx0_isr_handler+0x88>)
1000ce50:	681c      	ldr	r4, [r3, #0]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
1000ce52:	6823      	ldr	r3, [r4, #0]
1000ce54:	791d      	ldrb	r5, [r3, #4]
1000ce56:	b2ed      	uxtb	r5, r5
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
1000ce58:	07ea      	lsls	r2, r5, #31
1000ce5a:	d517      	bpl.n	1000ce8c <uart_tx0_isr_handler+0x40>
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint8_t data_to_send = *(module->tx_buffer_ptr);
1000ce5c:	69a2      	ldr	r2, [r4, #24]
1000ce5e:	7811      	ldrb	r1, [r2, #0]
1000ce60:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
1000ce62:	3201      	adds	r2, #1
1000ce64:	61a2      	str	r2, [r4, #24]

	/* Write the data to send*/
	uart_hw->TRANSMIT_DATA.reg = data_to_send & UART_TRANSMIT_DATA_MASK;
1000ce66:	7019      	strb	r1, [r3, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
1000ce68:	8be3      	ldrh	r3, [r4, #30]
1000ce6a:	3b01      	subs	r3, #1
1000ce6c:	b29b      	uxth	r3, r3
1000ce6e:	83e3      	strh	r3, [r4, #30]
	struct uart_module *module = _uart_instances[0];
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
		_uart_write(module);
		if (module->remaining_tx_buffer_length == 0) {
1000ce70:	8be3      	ldrh	r3, [r4, #30]
1000ce72:	b29b      	uxth	r3, r3
1000ce74:	2b00      	cmp	r3, #0
1000ce76:	d109      	bne.n	1000ce8c <uart_tx0_isr_handler+0x40>
			module->hw->TX_INTERRUPT_MASK.reg &=
1000ce78:	6822      	ldr	r2, [r4, #0]
1000ce7a:	7a13      	ldrb	r3, [r2, #8]
1000ce7c:	2101      	movs	r1, #1
1000ce7e:	438b      	bics	r3, r1
1000ce80:	7213      	strb	r3, [r2, #8]
					~UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			module->hw->TX_INTERRUPT_MASK.reg |=
1000ce82:	6822      	ldr	r2, [r4, #0]
1000ce84:	7a11      	ldrb	r1, [r2, #8]
1000ce86:	2310      	movs	r3, #16
1000ce88:	430b      	orrs	r3, r1
1000ce8a:	7213      	strb	r3, [r2, #8]
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
1000ce8c:	06eb      	lsls	r3, r5, #27
1000ce8e:	d512      	bpl.n	1000ceb6 <uart_tx0_isr_handler+0x6a>
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000ce90:	2321      	movs	r3, #33	; 0x21
1000ce92:	5ce3      	ldrb	r3, [r4, r3]
1000ce94:	07db      	lsls	r3, r3, #31
1000ce96:	d50e      	bpl.n	1000ceb6 <uart_tx0_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
1000ce98:	2320      	movs	r3, #32
			module->hw->TX_INTERRUPT_MASK.reg |=
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000ce9a:	5ce3      	ldrb	r3, [r4, r3]
1000ce9c:	07db      	lsls	r3, r3, #31
1000ce9e:	d50a      	bpl.n	1000ceb6 <uart_tx0_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
			module->status = STATUS_OK;
1000cea0:	2200      	movs	r2, #0
1000cea2:	2322      	movs	r3, #34	; 0x22
1000cea4:	54e2      	strb	r2, [r4, r3]
			/* Disable interrupt */
			module->hw->TX_INTERRUPT_MASK.reg &=
1000cea6:	6822      	ldr	r2, [r4, #0]
1000cea8:	7a13      	ldrb	r3, [r2, #8]
1000ceaa:	2110      	movs	r1, #16
1000ceac:	438b      	bics	r3, r1
1000ceae:	7213      	strb	r3, [r2, #8]
				~UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			(module->callback[UART_TX_COMPLETE])(module);
1000ceb0:	0020      	movs	r0, r4
1000ceb2:	6863      	ldr	r3, [r4, #4]
1000ceb4:	4798      	blx	r3
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
1000ceb6:	06ab      	lsls	r3, r5, #26
1000ceb8:	d50a      	bpl.n	1000ced0 <uart_tx0_isr_handler+0x84>
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000ceba:	2321      	movs	r3, #33	; 0x21
1000cebc:	5ce3      	ldrb	r3, [r4, r3]
1000cebe:	079b      	lsls	r3, r3, #30
1000cec0:	d506      	bpl.n	1000ced0 <uart_tx0_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
1000cec2:	2320      	movs	r3, #32
			(module->callback[UART_TX_COMPLETE])(module);
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000cec4:	5ce3      	ldrb	r3, [r4, r3]
1000cec6:	079b      	lsls	r3, r3, #30
1000cec8:	d502      	bpl.n	1000ced0 <uart_tx0_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
			(module->callback[UART_CTS_ACTIVE])(module);
1000ceca:	68a3      	ldr	r3, [r4, #8]
1000cecc:	0020      	movs	r0, r4
1000cece:	4798      	blx	r3
		}

	}
}
1000ced0:	bd70      	pop	{r4, r5, r6, pc}
1000ced2:	46c0      	nop			; (mov r8, r8)
1000ced4:	10019b10 	.word	0x10019b10

1000ced8 <uart_rx1_isr_handler>:

static void uart_rx1_isr_handler(void)
{
1000ced8:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[1];
1000ceda:	4b20      	ldr	r3, [pc, #128]	; (1000cf5c <uart_rx1_isr_handler+0x84>)
1000cedc:	685c      	ldr	r4, [r3, #4]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
1000cede:	6823      	ldr	r3, [r4, #0]
1000cee0:	7d1d      	ldrb	r5, [r3, #20]
1000cee2:	b2ed      	uxtb	r5, r5
	if (flags & UART_RECEIVE_STATUS_FIFO_OVERRUN) {
1000cee4:	066a      	lsls	r2, r5, #25
1000cee6:	d513      	bpl.n	1000cf10 <uart_rx1_isr_handler+0x38>
		/* Store the error code */
		module->status = STATUS_ERR_OVERFLOW;
1000cee8:	211e      	movs	r1, #30
1000ceea:	2222      	movs	r2, #34	; 0x22
1000ceec:	54a1      	strb	r1, [r4, r2]
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
1000ceee:	7e1a      	ldrb	r2, [r3, #24]
1000cef0:	3123      	adds	r1, #35	; 0x23
1000cef2:	438a      	bics	r2, r1
1000cef4:	761a      	strb	r2, [r3, #24]
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000cef6:	2321      	movs	r3, #33	; 0x21
1000cef8:	5ce3      	ldrb	r3, [r4, r3]
1000cefa:	071b      	lsls	r3, r3, #28
1000cefc:	d506      	bpl.n	1000cf0c <uart_rx1_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
1000cefe:	2320      	movs	r3, #32
		module->status = STATUS_ERR_OVERFLOW;
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
1000cf00:	5ce3      	ldrb	r3, [r4, r3]
1000cf02:	071b      	lsls	r3, r3, #28
1000cf04:	d502      	bpl.n	1000cf0c <uart_rx1_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
			(module->callback[UART_RX_FIFO_OVERRUN])(module);
1000cf06:	0020      	movs	r0, r4
1000cf08:	6923      	ldr	r3, [r4, #16]
1000cf0a:	4798      	blx	r3
		}
		/* Flush */
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
1000cf0c:	6823      	ldr	r3, [r4, #0]
1000cf0e:	7c1b      	ldrb	r3, [r3, #16]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000cf10:	07eb      	lsls	r3, r5, #31
1000cf12:	d522      	bpl.n	1000cf5a <uart_rx1_isr_handler+0x82>
		struct uart_module *const module)
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	uint16_t received_data = (uart_hw->RECEIVE_DATA.reg & UART_RECEIVE_DATA_MASK);
1000cf14:	6823      	ldr	r3, [r4, #0]
1000cf16:	7c1b      	ldrb	r3, [r3, #16]
1000cf18:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
1000cf1a:	6962      	ldr	r2, [r4, #20]
1000cf1c:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
1000cf1e:	6963      	ldr	r3, [r4, #20]
1000cf20:	3301      	adds	r3, #1
1000cf22:	6163      	str	r3, [r4, #20]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
1000cf24:	8ba3      	ldrh	r3, [r4, #28]
1000cf26:	3b01      	subs	r3, #1
1000cf28:	b29b      	uxth	r3, r3
1000cf2a:	83a3      	strh	r3, [r4, #28]
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
1000cf2c:	8ba3      	ldrh	r3, [r4, #28]
1000cf2e:	b29b      	uxth	r3, r3
1000cf30:	2b00      	cmp	r3, #0
1000cf32:	d112      	bne.n	1000cf5a <uart_rx1_isr_handler+0x82>
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000cf34:	3321      	adds	r3, #33	; 0x21
1000cf36:	5ce3      	ldrb	r3, [r4, r3]
1000cf38:	075b      	lsls	r3, r3, #29
1000cf3a:	d50e      	bpl.n	1000cf5a <uart_rx1_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
1000cf3c:	2320      	movs	r3, #32
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000cf3e:	5ce3      	ldrb	r3, [r4, r3]
1000cf40:	075b      	lsls	r3, r3, #29
1000cf42:	d50a      	bpl.n	1000cf5a <uart_rx1_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
				module->status = STATUS_OK;
1000cf44:	2200      	movs	r2, #0
1000cf46:	2322      	movs	r3, #34	; 0x22
1000cf48:	54e2      	strb	r2, [r4, r3]
				module->hw->RX_INTERRUPT_MASK.reg &=
1000cf4a:	6822      	ldr	r2, [r4, #0]
1000cf4c:	7e13      	ldrb	r3, [r2, #24]
1000cf4e:	2101      	movs	r1, #1
1000cf50:	438b      	bics	r3, r1
1000cf52:	7613      	strb	r3, [r2, #24]
					~(UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				(module->callback[UART_RX_COMPLETE])(module);
1000cf54:	68e3      	ldr	r3, [r4, #12]
1000cf56:	0020      	movs	r0, r4
1000cf58:	4798      	blx	r3
			}
		}
	}
}
1000cf5a:	bd70      	pop	{r4, r5, r6, pc}
1000cf5c:	10019b10 	.word	0x10019b10

1000cf60 <uart_tx1_isr_handler>:

static void uart_tx1_isr_handler(void)
{
1000cf60:	b570      	push	{r4, r5, r6, lr}
	struct uart_module *module = _uart_instances[1];
1000cf62:	4b21      	ldr	r3, [pc, #132]	; (1000cfe8 <uart_tx1_isr_handler+0x88>)
1000cf64:	685c      	ldr	r4, [r3, #4]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
1000cf66:	6823      	ldr	r3, [r4, #0]
1000cf68:	791d      	ldrb	r5, [r3, #4]
1000cf6a:	b2ed      	uxtb	r5, r5
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
1000cf6c:	07ea      	lsls	r2, r5, #31
1000cf6e:	d517      	bpl.n	1000cfa0 <uart_tx1_isr_handler+0x40>
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint8_t data_to_send = *(module->tx_buffer_ptr);
1000cf70:	69a2      	ldr	r2, [r4, #24]
1000cf72:	7811      	ldrb	r1, [r2, #0]
1000cf74:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
1000cf76:	3201      	adds	r2, #1
1000cf78:	61a2      	str	r2, [r4, #24]

	/* Write the data to send*/
	uart_hw->TRANSMIT_DATA.reg = data_to_send & UART_TRANSMIT_DATA_MASK;
1000cf7a:	7019      	strb	r1, [r3, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
1000cf7c:	8be3      	ldrh	r3, [r4, #30]
1000cf7e:	3b01      	subs	r3, #1
1000cf80:	b29b      	uxth	r3, r3
1000cf82:	83e3      	strh	r3, [r4, #30]
	struct uart_module *module = _uart_instances[1];
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
		_uart_write(module);
		if (module->remaining_tx_buffer_length == 0) {
1000cf84:	8be3      	ldrh	r3, [r4, #30]
1000cf86:	b29b      	uxth	r3, r3
1000cf88:	2b00      	cmp	r3, #0
1000cf8a:	d109      	bne.n	1000cfa0 <uart_tx1_isr_handler+0x40>
			module->hw->TX_INTERRUPT_MASK.reg &=
1000cf8c:	6822      	ldr	r2, [r4, #0]
1000cf8e:	7a13      	ldrb	r3, [r2, #8]
1000cf90:	2101      	movs	r1, #1
1000cf92:	438b      	bics	r3, r1
1000cf94:	7213      	strb	r3, [r2, #8]
					~UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			module->hw->TX_INTERRUPT_MASK.reg |=
1000cf96:	6822      	ldr	r2, [r4, #0]
1000cf98:	7a11      	ldrb	r1, [r2, #8]
1000cf9a:	2310      	movs	r3, #16
1000cf9c:	430b      	orrs	r3, r1
1000cf9e:	7213      	strb	r3, [r2, #8]
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
1000cfa0:	06eb      	lsls	r3, r5, #27
1000cfa2:	d512      	bpl.n	1000cfca <uart_tx1_isr_handler+0x6a>
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000cfa4:	2321      	movs	r3, #33	; 0x21
1000cfa6:	5ce3      	ldrb	r3, [r4, r3]
1000cfa8:	07db      	lsls	r3, r3, #31
1000cfaa:	d50e      	bpl.n	1000cfca <uart_tx1_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
1000cfac:	2320      	movs	r3, #32
			module->hw->TX_INTERRUPT_MASK.reg |=
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000cfae:	5ce3      	ldrb	r3, [r4, r3]
1000cfb0:	07db      	lsls	r3, r3, #31
1000cfb2:	d50a      	bpl.n	1000cfca <uart_tx1_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
			module->status = STATUS_OK;
1000cfb4:	2200      	movs	r2, #0
1000cfb6:	2322      	movs	r3, #34	; 0x22
1000cfb8:	54e2      	strb	r2, [r4, r3]
			/* Disable interrupt */
			module->hw->TX_INTERRUPT_MASK.reg &=
1000cfba:	6822      	ldr	r2, [r4, #0]
1000cfbc:	7a13      	ldrb	r3, [r2, #8]
1000cfbe:	2110      	movs	r1, #16
1000cfc0:	438b      	bics	r3, r1
1000cfc2:	7213      	strb	r3, [r2, #8]
				~UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			(module->callback[UART_TX_COMPLETE])(module);
1000cfc4:	0020      	movs	r0, r4
1000cfc6:	6863      	ldr	r3, [r4, #4]
1000cfc8:	4798      	blx	r3
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
1000cfca:	06ab      	lsls	r3, r5, #26
1000cfcc:	d50a      	bpl.n	1000cfe4 <uart_tx1_isr_handler+0x84>
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000cfce:	2321      	movs	r3, #33	; 0x21
1000cfd0:	5ce3      	ldrb	r3, [r4, r3]
1000cfd2:	079b      	lsls	r3, r3, #30
1000cfd4:	d506      	bpl.n	1000cfe4 <uart_tx1_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
1000cfd6:	2320      	movs	r3, #32
			(module->callback[UART_TX_COMPLETE])(module);
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
1000cfd8:	5ce3      	ldrb	r3, [r4, r3]
1000cfda:	079b      	lsls	r3, r3, #30
1000cfdc:	d502      	bpl.n	1000cfe4 <uart_tx1_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
			(module->callback[UART_CTS_ACTIVE])(module);
1000cfde:	68a3      	ldr	r3, [r4, #8]
1000cfe0:	0020      	movs	r0, r4
1000cfe2:	4798      	blx	r3
		}

	}
}
1000cfe4:	bd70      	pop	{r4, r5, r6, pc}
1000cfe6:	46c0      	nop			; (mov r8, r8)
1000cfe8:	10019b10 	.word	0x10019b10

1000cfec <uart_get_config_defaults>:
 * \param[out] config  Pointer to configuration structure to be initiated
 */
void uart_get_config_defaults(
		struct uart_config *const config)
{
	config->baud_rate = 115200;
1000cfec:	23e1      	movs	r3, #225	; 0xe1
1000cfee:	025b      	lsls	r3, r3, #9
1000cff0:	6003      	str	r3, [r0, #0]
	config->data_bits = UART_8_BITS;
1000cff2:	2300      	movs	r3, #0
1000cff4:	7103      	strb	r3, [r0, #4]
	config->stop_bits = UART_1_STOP_BIT;
1000cff6:	7143      	strb	r3, [r0, #5]
	config->parity = UART_NO_PARITY;
1000cff8:	7183      	strb	r3, [r0, #6]
	config->flow_control = false;
1000cffa:	71c3      	strb	r3, [r0, #7]

	config->pin_number_pad[0] = PIN_LP_GPIO_2;
1000cffc:	3302      	adds	r3, #2
1000cffe:	6083      	str	r3, [r0, #8]
	config->pin_number_pad[1] = PIN_LP_GPIO_3;
1000d000:	2203      	movs	r2, #3
1000d002:	60c2      	str	r2, [r0, #12]
	config->pin_number_pad[2] = PIN_LP_GPIO_4;
1000d004:	3201      	adds	r2, #1
1000d006:	6102      	str	r2, [r0, #16]
	config->pin_number_pad[3] = PIN_LP_GPIO_5;
1000d008:	3201      	adds	r2, #1
1000d00a:	6142      	str	r2, [r0, #20]

	config->pinmux_sel_pad[0] = MUX_LP_GPIO_2_UART0_RXD;
1000d00c:	6183      	str	r3, [r0, #24]
	config->pinmux_sel_pad[1] = MUX_LP_GPIO_3_UART0_TXD;
1000d00e:	61c3      	str	r3, [r0, #28]
	config->pinmux_sel_pad[2] = MUX_LP_GPIO_4_UART0_CTS;
1000d010:	6203      	str	r3, [r0, #32]
	config->pinmux_sel_pad[3] = MUX_LP_GPIO_5_UART0_RTS;
1000d012:	6243      	str	r3, [r0, #36]	; 0x24
}
1000d014:	4770      	bx	lr
1000d016:	46c0      	nop			; (mov r8, r8)

1000d018 <uart_init>:
 *
 * \retval STATUS_OK                       The initialization was successful
 */
enum status_code uart_init(struct uart_module *const module, Uart * const hw,
		const struct uart_config *const config)
{
1000d018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d01a:	464f      	mov	r7, r9
1000d01c:	4646      	mov	r6, r8
1000d01e:	b4c0      	push	{r6, r7}
1000d020:	0005      	movs	r5, r0
1000d022:	0017      	movs	r7, r2

	uint8_t config_temp = 0;
	uint8_t i,index;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
1000d024:	6001      	str	r1, [r0, #0]

	for (i = 0; i < UART_CALLBACK_N; i++) {
		module->callback[i] = NULL;
1000d026:	2300      	movs	r3, #0
1000d028:	6043      	str	r3, [r0, #4]
1000d02a:	6083      	str	r3, [r0, #8]
1000d02c:	60c3      	str	r3, [r0, #12]
1000d02e:	6103      	str	r3, [r0, #16]
	}
	module->rx_buffer_ptr = NULL;
1000d030:	6143      	str	r3, [r0, #20]
	module->tx_buffer_ptr = NULL;
1000d032:	6183      	str	r3, [r0, #24]
	module->remaining_rx_buffer_length = 0;
1000d034:	2200      	movs	r2, #0
1000d036:	8383      	strh	r3, [r0, #28]
	module->remaining_tx_buffer_length = 0;
1000d038:	83c3      	strh	r3, [r0, #30]
	module->callback_reg_mask = 0;
1000d03a:	3320      	adds	r3, #32
1000d03c:	54c2      	strb	r2, [r0, r3]
	module->callback_enable_mask = 0;
1000d03e:	3301      	adds	r3, #1
1000d040:	54c2      	strb	r2, [r0, r3]
	module->status = STATUS_OK;
1000d042:	3301      	adds	r3, #1
1000d044:	54c2      	strb	r2, [r0, r3]

	if (hw == UART0) {
1000d046:	4b55      	ldr	r3, [pc, #340]	; (1000d19c <uart_init+0x184>)
1000d048:	4299      	cmp	r1, r3
1000d04a:	d118      	bne.n	1000d07e <uart_init+0x66>
		system_peripheral_reset(PERIPHERAL_UART0_CORE);
1000d04c:	2009      	movs	r0, #9
1000d04e:	4c54      	ldr	r4, [pc, #336]	; (1000d1a0 <uart_init+0x188>)
1000d050:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_UART0_IF);
1000d052:	200a      	movs	r0, #10
1000d054:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART0_CORE);
1000d056:	2009      	movs	r0, #9
1000d058:	4c52      	ldr	r4, [pc, #328]	; (1000d1a4 <uart_init+0x18c>)
1000d05a:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART0_IF);
1000d05c:	200a      	movs	r0, #10
1000d05e:	47a0      	blx	r4
		_uart_instances[0] = module;
1000d060:	4b51      	ldr	r3, [pc, #324]	; (1000d1a8 <uart_init+0x190>)
1000d062:	601d      	str	r5, [r3, #0]
		system_register_isr(RAM_ISR_TABLE_UARTRX0_INDEX, (uint32_t)uart_rx0_isr_handler);
1000d064:	4951      	ldr	r1, [pc, #324]	; (1000d1ac <uart_init+0x194>)
1000d066:	2010      	movs	r0, #16
1000d068:	4c51      	ldr	r4, [pc, #324]	; (1000d1b0 <uart_init+0x198>)
1000d06a:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_UARTTX0_INDEX, (uint32_t)uart_tx0_isr_handler);
1000d06c:	4951      	ldr	r1, [pc, #324]	; (1000d1b4 <uart_init+0x19c>)
1000d06e:	2011      	movs	r0, #17
1000d070:	47a0      	blx	r4
1000d072:	4b51      	ldr	r3, [pc, #324]	; (1000d1b8 <uart_init+0x1a0>)
1000d074:	2201      	movs	r2, #1
1000d076:	601a      	str	r2, [r3, #0]
1000d078:	3201      	adds	r2, #1
1000d07a:	601a      	str	r2, [r3, #0]
1000d07c:	e01a      	b.n	1000d0b4 <uart_init+0x9c>
		NVIC_EnableIRQ(UART0_RX_IRQn);
		NVIC_EnableIRQ(UART0_TX_IRQn);
	} else if (hw == UART1) {
1000d07e:	4b4f      	ldr	r3, [pc, #316]	; (1000d1bc <uart_init+0x1a4>)
1000d080:	4299      	cmp	r1, r3
1000d082:	d117      	bne.n	1000d0b4 <uart_init+0x9c>
		system_peripheral_reset(PERIPHERAL_UART1_CORE);
1000d084:	200b      	movs	r0, #11
1000d086:	4c46      	ldr	r4, [pc, #280]	; (1000d1a0 <uart_init+0x188>)
1000d088:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_UART1_IF);
1000d08a:	200c      	movs	r0, #12
1000d08c:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART1_CORE);
1000d08e:	200b      	movs	r0, #11
1000d090:	4c44      	ldr	r4, [pc, #272]	; (1000d1a4 <uart_init+0x18c>)
1000d092:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART1_IF);
1000d094:	200c      	movs	r0, #12
1000d096:	47a0      	blx	r4
		_uart_instances[1] = module;
1000d098:	4b43      	ldr	r3, [pc, #268]	; (1000d1a8 <uart_init+0x190>)
1000d09a:	605d      	str	r5, [r3, #4]
		system_register_isr(RAM_ISR_TABLE_UARTRX1_INDEX, (uint32_t)uart_rx1_isr_handler);
1000d09c:	4948      	ldr	r1, [pc, #288]	; (1000d1c0 <uart_init+0x1a8>)
1000d09e:	2012      	movs	r0, #18
1000d0a0:	4c43      	ldr	r4, [pc, #268]	; (1000d1b0 <uart_init+0x198>)
1000d0a2:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_UARTTX1_INDEX, (uint32_t)uart_tx1_isr_handler);
1000d0a4:	4947      	ldr	r1, [pc, #284]	; (1000d1c4 <uart_init+0x1ac>)
1000d0a6:	2013      	movs	r0, #19
1000d0a8:	47a0      	blx	r4
1000d0aa:	4b43      	ldr	r3, [pc, #268]	; (1000d1b8 <uart_init+0x1a0>)
1000d0ac:	2204      	movs	r2, #4
1000d0ae:	601a      	str	r2, [r3, #0]
1000d0b0:	3204      	adds	r2, #4
1000d0b2:	601a      	str	r2, [r3, #0]
		NVIC_EnableIRQ(UART1_RX_IRQn);
		NVIC_EnableIRQ(UART1_TX_IRQn);
	}

	/* Set the pinmux for this UART module. */
	if(config->flow_control) {
1000d0b4:	79fb      	ldrb	r3, [r7, #7]
		index = 4;
1000d0b6:	2204      	movs	r2, #4
1000d0b8:	4690      	mov	r8, r2
		NVIC_EnableIRQ(UART1_RX_IRQn);
		NVIC_EnableIRQ(UART1_TX_IRQn);
	}

	/* Set the pinmux for this UART module. */
	if(config->flow_control) {
1000d0ba:	2b00      	cmp	r3, #0
1000d0bc:	d152      	bne.n	1000d164 <uart_init+0x14c>
		index = 4;
	} else {
		index = 2;
1000d0be:	3302      	adds	r3, #2
1000d0c0:	4698      	mov	r8, r3
1000d0c2:	e04f      	b.n	1000d164 <uart_init+0x14c>
#if (BTLC1000)
    index = 2;  /* BTLC1000 has no flow control function. */
#endif

	for(i = 0; i < index; i++) {
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
1000d0c4:	8a31      	ldrh	r1, [r6, #16]
1000d0c6:	ce01      	ldmia	r6!, {r0}
1000d0c8:	b2c0      	uxtb	r0, r0
1000d0ca:	47c8      	blx	r9

#if (BTLC1000)
    index = 2;  /* BTLC1000 has no flow control function. */
#endif

	for(i = 0; i < index; i++) {
1000d0cc:	3401      	adds	r4, #1
1000d0ce:	b2e4      	uxtb	r4, r4
1000d0d0:	4544      	cmp	r4, r8
1000d0d2:	d3f7      	bcc.n	1000d0c4 <uart_init+0xac>
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
								(uint16_t)(config->pinmux_sel_pad[i]));
	}

	/* empty UART FIFO */
	while (module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000d0d4:	682b      	ldr	r3, [r5, #0]
1000d0d6:	7d1a      	ldrb	r2, [r3, #20]
1000d0d8:	07d2      	lsls	r2, r2, #31
1000d0da:	d504      	bpl.n	1000d0e6 <uart_init+0xce>
1000d0dc:	2101      	movs	r1, #1
		i = module->hw->RECEIVE_DATA.reg;
1000d0de:	7c1a      	ldrb	r2, [r3, #16]
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
								(uint16_t)(config->pinmux_sel_pad[i]));
	}

	/* empty UART FIFO */
	while (module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000d0e0:	7d1a      	ldrb	r2, [r3, #20]
1000d0e2:	420a      	tst	r2, r1
1000d0e4:	d1fb      	bne.n	1000d0de <uart_init+0xc6>
		i = module->hw->RECEIVE_DATA.reg;
	}
	
	/* reset configuration register */
	module->hw->UART_CONFIGURATION.reg = 0;
1000d0e6:	2100      	movs	r1, #0
1000d0e8:	2220      	movs	r2, #32
1000d0ea:	5499      	strb	r1, [r3, r2]

	/* program the uart configuration. */
	if(config->flow_control) {
1000d0ec:	79fb      	ldrb	r3, [r7, #7]
		config_temp |= UART_CONFIGURATION_CTS_ENABLE_1;
1000d0ee:	1e59      	subs	r1, r3, #1
1000d0f0:	418b      	sbcs	r3, r1
1000d0f2:	0159      	lsls	r1, r3, #5
	}
	config_temp |= config->data_bits;
	config_temp |= config->stop_bits;
1000d0f4:	793b      	ldrb	r3, [r7, #4]
1000d0f6:	797a      	ldrb	r2, [r7, #5]
1000d0f8:	4313      	orrs	r3, r2
1000d0fa:	430b      	orrs	r3, r1
	switch(config->parity) {
1000d0fc:	79ba      	ldrb	r2, [r7, #6]
1000d0fe:	2a02      	cmp	r2, #2
1000d100:	d00d      	beq.n	1000d11e <uart_init+0x106>
1000d102:	b2d1      	uxtb	r1, r2
1000d104:	2902      	cmp	r1, #2
1000d106:	d802      	bhi.n	1000d10e <uart_init+0xf6>
1000d108:	2a01      	cmp	r2, #1
1000d10a:	d005      	beq.n	1000d118 <uart_init+0x100>
1000d10c:	e00f      	b.n	1000d12e <uart_init+0x116>
1000d10e:	2a03      	cmp	r2, #3
1000d110:	d008      	beq.n	1000d124 <uart_init+0x10c>
1000d112:	2a04      	cmp	r2, #4
1000d114:	d009      	beq.n	1000d12a <uart_init+0x112>
1000d116:	e00a      	b.n	1000d12e <uart_init+0x116>
		case UART_NO_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_0;
			break;

		case UART_EVEN_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
1000d118:	2202      	movs	r2, #2
1000d11a:	4313      	orrs	r3, r2
			config_temp |= UART_CONFIGURATION_PARITY_MODE_0;
			break;
1000d11c:	e007      	b.n	1000d12e <uart_init+0x116>

		case UART_ODD_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_CONFIGURATION_PARITY_MODE_1;
1000d11e:	2206      	movs	r2, #6
1000d120:	4313      	orrs	r3, r2
			break;
1000d122:	e004      	b.n	1000d12e <uart_init+0x116>

		case UART_SPACE_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_CONFIGURATION_PARITY_MODE_2;
1000d124:	220a      	movs	r2, #10
1000d126:	4313      	orrs	r3, r2
			break;
1000d128:	e001      	b.n	1000d12e <uart_init+0x116>

		case UART_MARK_PARITY:
			config_temp |= UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_CONFIGURATION_PARITY_MODE_3;
1000d12a:	220e      	movs	r2, #14
1000d12c:	4313      	orrs	r3, r2
			break;

		default:
			break;
	}	
	module->hw->UART_CONFIGURATION.reg = config_temp;
1000d12e:	2220      	movs	r2, #32
1000d130:	6829      	ldr	r1, [r5, #0]
1000d132:	548b      	strb	r3, [r1, r2]

	/* Calculate the baud rate. */
	uart_set_baudrate(module, config->baud_rate);
1000d134:	683e      	ldr	r6, [r7, #0]
	uint16_t integerpart = 0;
	uint8_t fractionalpart = 0;
	uint32_t diff;
	uint8_t i = 0;

	clock = system_clock_get_value();
1000d136:	4b24      	ldr	r3, [pc, #144]	; (1000d1c8 <uart_init+0x1b0>)
1000d138:	4798      	blx	r3
1000d13a:	0004      	movs	r4, r0
	integerpart = clock / baud_rate;
1000d13c:	0031      	movs	r1, r6
1000d13e:	4b23      	ldr	r3, [pc, #140]	; (1000d1cc <uart_init+0x1b4>)
1000d140:	4798      	blx	r3
1000d142:	b282      	uxth	r2, r0
	diff = clock - (baud_rate * integerpart);
1000d144:	0400      	lsls	r0, r0, #16
1000d146:	0c00      	lsrs	r0, r0, #16
1000d148:	4370      	muls	r0, r6
1000d14a:	1a20      	subs	r0, r4, r0
	i = 0;
	while(diff > (baud_rate / 16)) {
1000d14c:	0931      	lsrs	r1, r6, #4
1000d14e:	4288      	cmp	r0, r1
1000d150:	d906      	bls.n	1000d160 <uart_init+0x148>
1000d152:	2300      	movs	r3, #0
		i++;
1000d154:	3301      	adds	r3, #1
1000d156:	b2db      	uxtb	r3, r3
		diff -= (baud_rate / 16);
1000d158:	1a40      	subs	r0, r0, r1

	clock = system_clock_get_value();
	integerpart = clock / baud_rate;
	diff = clock - (baud_rate * integerpart);
	i = 0;
	while(diff > (baud_rate / 16)) {
1000d15a:	4288      	cmp	r0, r1
1000d15c:	d8fa      	bhi.n	1000d154 <uart_init+0x13c>
1000d15e:	e007      	b.n	1000d170 <uart_init+0x158>
	uint8_t i = 0;

	clock = system_clock_get_value();
	integerpart = clock / baud_rate;
	diff = clock - (baud_rate * integerpart);
	i = 0;
1000d160:	2300      	movs	r3, #0
1000d162:	e005      	b.n	1000d170 <uart_init+0x158>
1000d164:	003e      	movs	r6, r7
1000d166:	3608      	adds	r6, #8
 *
 * \retval STATUS_OK                       The initialization was successful
 */
enum status_code uart_init(struct uart_module *const module, Uart * const hw,
		const struct uart_config *const config)
{
1000d168:	2400      	movs	r4, #0
#if (BTLC1000)
    index = 2;  /* BTLC1000 has no flow control function. */
#endif

	for(i = 0; i < index; i++) {
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
1000d16a:	4b19      	ldr	r3, [pc, #100]	; (1000d1d0 <uart_init+0x1b8>)
1000d16c:	4699      	mov	r9, r3
1000d16e:	e7a9      	b.n	1000d0c4 <uart_init+0xac>
		i++;
		diff -= (baud_rate / 16);
	}
	fractionalpart = (i + 1) / 2;

	module->hw->UART_CLOCK_SOURCE.reg = UART_CLOCK_SOURCE_CLOCK_SELECT_0;
1000d170:	2100      	movs	r1, #0
1000d172:	2028      	movs	r0, #40	; 0x28
1000d174:	682c      	ldr	r4, [r5, #0]
1000d176:	5421      	strb	r1, [r4, r0]
	module->hw->UART_BAUD_RATE.reg =
1000d178:	3301      	adds	r3, #1
1000d17a:	071b      	lsls	r3, r3, #28
1000d17c:	0f5b      	lsrs	r3, r3, #29
1000d17e:	00d2      	lsls	r2, r2, #3
1000d180:	4313      	orrs	r3, r2
1000d182:	b29b      	uxth	r3, r3
1000d184:	682a      	ldr	r2, [r5, #0]
1000d186:	8493      	strh	r3, [r2, #36]	; 0x24
	module->hw->UART_CONFIGURATION.reg = config_temp;

	/* Calculate the baud rate. */
	uart_set_baudrate(module, config->baud_rate);

	module->hw->RX_INTERRUPT_MASK.reg = 0;	// disable int at initialization, enable it at read time
1000d188:	682b      	ldr	r3, [r5, #0]
1000d18a:	7619      	strb	r1, [r3, #24]
	module->hw->TX_INTERRUPT_MASK.reg = 0;	// disable int at initialization, enable it at write time
1000d18c:	682b      	ldr	r3, [r5, #0]
1000d18e:	7219      	strb	r1, [r3, #8]
	
	return STATUS_OK;
}
1000d190:	2000      	movs	r0, #0
1000d192:	bc0c      	pop	{r2, r3}
1000d194:	4690      	mov	r8, r2
1000d196:	4699      	mov	r9, r3
1000d198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d19a:	46c0      	nop			; (mov r8, r8)
1000d19c:	40004000 	.word	0x40004000
1000d1a0:	1000c94d 	.word	0x1000c94d
1000d1a4:	1000c285 	.word	0x1000c285
1000d1a8:	10019b10 	.word	0x10019b10
1000d1ac:	1000cdc5 	.word	0x1000cdc5
1000d1b0:	1000cdb5 	.word	0x1000cdb5
1000d1b4:	1000ce4d 	.word	0x1000ce4d
1000d1b8:	e000e100 	.word	0xe000e100
1000d1bc:	40005000 	.word	0x40005000
1000d1c0:	1000ced9 	.word	0x1000ced9
1000d1c4:	1000cf61 	.word	0x1000cf61
1000d1c8:	1000c279 	.word	0x1000c279
1000d1cc:	10012c05 	.word	0x10012c05
1000d1d0:	1000bed5 	.word	0x1000bed5

1000d1d4 <uart_write_wait>:
* \retval STATUS_OK         If the operation was completed
*/
enum status_code uart_write_wait(struct uart_module *const module,
		const uint8_t tx_data)
{
	while (!(module->hw->TRANSMIT_STATUS.reg & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL));
1000d1d4:	6802      	ldr	r2, [r0, #0]
1000d1d6:	2001      	movs	r0, #1
1000d1d8:	7913      	ldrb	r3, [r2, #4]
1000d1da:	4203      	tst	r3, r0
1000d1dc:	d0fc      	beq.n	1000d1d8 <uart_write_wait+0x4>

	module->hw->TRANSMIT_DATA.reg = tx_data;
1000d1de:	7011      	strb	r1, [r2, #0]
	
	return STATUS_OK;
}
1000d1e0:	2000      	movs	r0, #0
1000d1e2:	4770      	bx	lr

1000d1e4 <uart_read_wait>:
* \retval STATUS_OK                If the operation was completed
*/
enum status_code uart_read_wait(struct uart_module *const module,
		uint8_t *const rx_data)
{
	while (!(module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY));
1000d1e4:	6802      	ldr	r2, [r0, #0]
1000d1e6:	2001      	movs	r0, #1
1000d1e8:	7d13      	ldrb	r3, [r2, #20]
1000d1ea:	4203      	tst	r3, r0
1000d1ec:	d0fc      	beq.n	1000d1e8 <uart_read_wait+0x4>

	*rx_data = module->hw->RECEIVE_DATA.reg;
1000d1ee:	7c13      	ldrb	r3, [r2, #16]
1000d1f0:	700b      	strb	r3, [r1, #0]
	
	return STATUS_OK;
}
1000d1f2:	2000      	movs	r0, #0
1000d1f4:	4770      	bx	lr
1000d1f6:	46c0      	nop			; (mov r8, r8)

1000d1f8 <uart_read_buffer_job>:
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
1000d1f8:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
1000d1fa:	2a00      	cmp	r2, #0
1000d1fc:	d00d      	beq.n	1000d21a <uart_read_buffer_job+0x22>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check if the UART is busy transmitting or slave waiting for TXC*/
	if (module->status == STATUS_BUSY) {
1000d1fe:	330b      	adds	r3, #11
1000d200:	5cc3      	ldrb	r3, [r0, r3]
1000d202:	b2db      	uxtb	r3, r3
1000d204:	2b05      	cmp	r3, #5
1000d206:	d008      	beq.n	1000d21a <uart_read_buffer_job+0x22>
	Assert(module);
	Assert(rx_data);

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
1000d208:	8382      	strh	r2, [r0, #28]
	module->rx_buffer_ptr = rx_data;
1000d20a:	6141      	str	r1, [r0, #20]
	module->status = STATUS_BUSY;
1000d20c:	2205      	movs	r2, #5
1000d20e:	2322      	movs	r3, #34	; 0x22
1000d210:	54c2      	strb	r2, [r0, r3]

	module->hw->RX_INTERRUPT_MASK.reg = UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK;
1000d212:	6803      	ldr	r3, [r0, #0]
1000d214:	3a04      	subs	r2, #4
1000d216:	761a      	strb	r2, [r3, #24]
		return STATUS_BUSY;
	}

	/* Issue internal read */
	_uart_read_buffer(module, rx_data, length);
	return STATUS_OK;
1000d218:	2300      	movs	r3, #0
}
1000d21a:	0018      	movs	r0, r3
1000d21c:	4770      	bx	lr
1000d21e:	46c0      	nop			; (mov r8, r8)

1000d220 <uart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
1000d220:	0093      	lsls	r3, r2, #2
1000d222:	18c3      	adds	r3, r0, r3
1000d224:	6059      	str	r1, [r3, #4]
	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
1000d226:	2120      	movs	r1, #32
1000d228:	2301      	movs	r3, #1
1000d22a:	4093      	lsls	r3, r2
1000d22c:	5c42      	ldrb	r2, [r0, r1]
1000d22e:	4313      	orrs	r3, r2
1000d230:	5443      	strb	r3, [r0, r1]
}
1000d232:	4770      	bx	lr

1000d234 <uart_enable_callback>:
 * \param[in]  module         Pointer to UART software instance struct
 * \param[in]  callback_type  Callback type given by an enum
 */
void uart_enable_callback(struct uart_module *const module,
		enum uart_callback callback_type)
{
1000d234:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
1000d236:	2221      	movs	r2, #33	; 0x21
1000d238:	2301      	movs	r3, #1
1000d23a:	408b      	lsls	r3, r1
1000d23c:	5c84      	ldrb	r4, [r0, r2]
1000d23e:	4323      	orrs	r3, r4
1000d240:	5483      	strb	r3, [r0, r2]

	if (callback_type == UART_CTS_ACTIVE) {
1000d242:	2901      	cmp	r1, #1
1000d244:	d104      	bne.n	1000d250 <uart_enable_callback+0x1c>
		module->hw->TX_INTERRUPT_MASK.reg |= UART_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK;
1000d246:	6802      	ldr	r2, [r0, #0]
1000d248:	7a11      	ldrb	r1, [r2, #8]
1000d24a:	2320      	movs	r3, #32
1000d24c:	430b      	orrs	r3, r1
1000d24e:	7213      	strb	r3, [r2, #8]
	}
}
1000d250:	bd10      	pop	{r4, pc}
1000d252:	46c0      	nop			; (mov r8, r8)

1000d254 <uart_disable_callback>:
 * \param[in]  module         Pointer to UART software instance struct
 * \param[in]  callback_type  Callback type given by an enum
 */
void uart_disable_callback(struct uart_module *const module,
		enum uart_callback callback_type)
{
1000d254:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
1000d256:	2201      	movs	r2, #1
1000d258:	408a      	lsls	r2, r1
1000d25a:	2421      	movs	r4, #33	; 0x21
1000d25c:	5d03      	ldrb	r3, [r0, r4]
1000d25e:	4393      	bics	r3, r2
1000d260:	5503      	strb	r3, [r0, r4]

	if (callback_type == UART_CTS_ACTIVE) {
1000d262:	2901      	cmp	r1, #1
1000d264:	d104      	bne.n	1000d270 <uart_disable_callback+0x1c>
		module->hw->TX_INTERRUPT_MASK.reg &= ~UART_TX_INTERRUPT_MASK_CTS_ACTIVE_MASK;
1000d266:	6802      	ldr	r2, [r0, #0]
1000d268:	7a13      	ldrb	r3, [r2, #8]
1000d26a:	311f      	adds	r1, #31
1000d26c:	438b      	bics	r3, r1
1000d26e:	7213      	strb	r3, [r2, #8]
	}

}
1000d270:	bd10      	pop	{r4, pc}
1000d272:	46c0      	nop			; (mov r8, r8)

1000d274 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
1000d274:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d276:	4647      	mov	r7, r8
1000d278:	b480      	push	{r7}
1000d27a:	000c      	movs	r4, r1
1000d27c:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
1000d27e:	2800      	cmp	r0, #0
1000d280:	d10d      	bne.n	1000d29e <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
1000d282:	2a00      	cmp	r2, #0
1000d284:	dd0e      	ble.n	1000d2a4 <_read+0x30>
1000d286:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
1000d288:	4e08      	ldr	r6, [pc, #32]	; (1000d2ac <_read+0x38>)
1000d28a:	4d09      	ldr	r5, [pc, #36]	; (1000d2b0 <_read+0x3c>)
1000d28c:	6830      	ldr	r0, [r6, #0]
1000d28e:	0021      	movs	r1, r4
1000d290:	682b      	ldr	r3, [r5, #0]
1000d292:	4798      	blx	r3
		ptr++;
1000d294:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
1000d296:	42a7      	cmp	r7, r4
1000d298:	d1f8      	bne.n	1000d28c <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
1000d29a:	4640      	mov	r0, r8
1000d29c:	e003      	b.n	1000d2a6 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
1000d29e:	2001      	movs	r0, #1
1000d2a0:	4240      	negs	r0, r0
1000d2a2:	e000      	b.n	1000d2a6 <_read+0x32>
	}

	for (; len > 0; --len) {
1000d2a4:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
1000d2a6:	bc04      	pop	{r2}
1000d2a8:	4690      	mov	r8, r2
1000d2aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000d2ac:	10019b20 	.word	0x10019b20
1000d2b0:	10019b18 	.word	0x10019b18

1000d2b4 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
1000d2b4:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d2b6:	4647      	mov	r7, r8
1000d2b8:	b480      	push	{r7}
1000d2ba:	000e      	movs	r6, r1
1000d2bc:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
1000d2be:	3801      	subs	r0, #1
1000d2c0:	2802      	cmp	r0, #2
1000d2c2:	d811      	bhi.n	1000d2e8 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
1000d2c4:	2a00      	cmp	r2, #0
1000d2c6:	d012      	beq.n	1000d2ee <_write+0x3a>
1000d2c8:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
1000d2ca:	4b0c      	ldr	r3, [pc, #48]	; (1000d2fc <_write+0x48>)
1000d2cc:	4698      	mov	r8, r3
1000d2ce:	4f0c      	ldr	r7, [pc, #48]	; (1000d300 <_write+0x4c>)
1000d2d0:	4643      	mov	r3, r8
1000d2d2:	6818      	ldr	r0, [r3, #0]
1000d2d4:	5d31      	ldrb	r1, [r6, r4]
1000d2d6:	683b      	ldr	r3, [r7, #0]
1000d2d8:	4798      	blx	r3
1000d2da:	2800      	cmp	r0, #0
1000d2dc:	db09      	blt.n	1000d2f2 <_write+0x3e>
			return -1;
		}
		++nChars;
1000d2de:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
1000d2e0:	42a5      	cmp	r5, r4
1000d2e2:	d1f5      	bne.n	1000d2d0 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
1000d2e4:	0020      	movs	r0, r4
1000d2e6:	e006      	b.n	1000d2f6 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
1000d2e8:	2001      	movs	r0, #1
1000d2ea:	4240      	negs	r0, r0
1000d2ec:	e003      	b.n	1000d2f6 <_write+0x42>
	}

	for (; len != 0; --len) {
1000d2ee:	2000      	movs	r0, #0
1000d2f0:	e001      	b.n	1000d2f6 <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
1000d2f2:	2001      	movs	r0, #1
1000d2f4:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
1000d2f6:	bc04      	pop	{r2}
1000d2f8:	4690      	mov	r8, r2
1000d2fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000d2fc:	10019b20 	.word	0x10019b20
1000d300:	10019b1c 	.word	0x10019b1c

1000d304 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
1000d304:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
1000d306:	4a06      	ldr	r2, [pc, #24]	; (1000d320 <_sbrk+0x1c>)
1000d308:	6812      	ldr	r2, [r2, #0]
1000d30a:	2a00      	cmp	r2, #0
1000d30c:	d102      	bne.n	1000d314 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
1000d30e:	4905      	ldr	r1, [pc, #20]	; (1000d324 <_sbrk+0x20>)
1000d310:	4a03      	ldr	r2, [pc, #12]	; (1000d320 <_sbrk+0x1c>)
1000d312:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
1000d314:	4a02      	ldr	r2, [pc, #8]	; (1000d320 <_sbrk+0x1c>)
1000d316:	6810      	ldr	r0, [r2, #0]

	heap += incr;
1000d318:	18c3      	adds	r3, r0, r3
1000d31a:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
1000d31c:	4770      	bx	lr
1000d31e:	46c0      	nop			; (mov r8, r8)
1000d320:	10017dd4 	.word	0x10017dd4
1000d324:	1001c428 	.word	0x1001c428

1000d328 <_close>:
}

extern int _close(int file)
{
	return -1;
}
1000d328:	2001      	movs	r0, #1
1000d32a:	4240      	negs	r0, r0
1000d32c:	4770      	bx	lr
1000d32e:	46c0      	nop			; (mov r8, r8)

1000d330 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
1000d330:	2380      	movs	r3, #128	; 0x80
1000d332:	019b      	lsls	r3, r3, #6
1000d334:	604b      	str	r3, [r1, #4]

	return 0;
}
1000d336:	2000      	movs	r0, #0
1000d338:	4770      	bx	lr
1000d33a:	46c0      	nop			; (mov r8, r8)

1000d33c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
1000d33c:	2001      	movs	r0, #1
1000d33e:	4770      	bx	lr

1000d340 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
1000d340:	2000      	movs	r0, #0
1000d342:	4770      	bx	lr

1000d344 <ble_undefined_event_handler>:
	}
	return status;
}

at_ble_status_t ble_undefined_event_handler(void *params)
{
1000d344:	b510      	push	{r4, lr}
	DBG_LOG_DEV("Undefined Event Received");
1000d346:	4804      	ldr	r0, [pc, #16]	; (1000d358 <ble_undefined_event_handler+0x14>)
1000d348:	4b04      	ldr	r3, [pc, #16]	; (1000d35c <ble_undefined_event_handler+0x18>)
1000d34a:	4798      	blx	r3
1000d34c:	4804      	ldr	r0, [pc, #16]	; (1000d360 <ble_undefined_event_handler+0x1c>)
1000d34e:	4b05      	ldr	r3, [pc, #20]	; (1000d364 <ble_undefined_event_handler+0x20>)
1000d350:	4798      	blx	r3
    ALL_UNUSED(params);
	return AT_BLE_SUCCESS;
}
1000d352:	2000      	movs	r0, #0
1000d354:	bd10      	pop	{r4, pc}
1000d356:	46c0      	nop			; (mov r8, r8)
1000d358:	10015d9c 	.word	0x10015d9c
1000d35c:	10014bf5 	.word	0x10014bf5
1000d360:	10016eec 	.word	0x10016eec
1000d364:	10014ad5 	.word	0x10014ad5

1000d368 <ble_scan_report_handler>:
	}
}

/** @brief function handles scan report */
at_ble_status_t ble_scan_report_handler(void *params)
{
1000d368:	b510      	push	{r4, lr}
	at_ble_scan_report_t *scan_report;
	scan_report = (at_ble_scan_report_t *)params;
	if (scan_report->status == AT_BLE_SUCCESS)
1000d36a:	7800      	ldrb	r0, [r0, #0]
1000d36c:	2800      	cmp	r0, #0
1000d36e:	d006      	beq.n	1000d37e <ble_scan_report_handler+0x16>
		/* All scan data should be handled */
		return AT_BLE_SUCCESS;
	}
	else
	{
		DBG_LOG("Scanning  failed");
1000d370:	4803      	ldr	r0, [pc, #12]	; (1000d380 <ble_scan_report_handler+0x18>)
1000d372:	4b04      	ldr	r3, [pc, #16]	; (1000d384 <ble_scan_report_handler+0x1c>)
1000d374:	4798      	blx	r3
1000d376:	4804      	ldr	r0, [pc, #16]	; (1000d388 <ble_scan_report_handler+0x20>)
1000d378:	4b04      	ldr	r3, [pc, #16]	; (1000d38c <ble_scan_report_handler+0x24>)
1000d37a:	4798      	blx	r3
	}
	return AT_BLE_FAILURE;
1000d37c:	20e2      	movs	r0, #226	; 0xe2
}
1000d37e:	bd10      	pop	{r4, pc}
1000d380:	10015d9c 	.word	0x10015d9c
1000d384:	10014bf5 	.word	0x10014bf5
1000d388:	10016f08 	.word	0x10016f08
1000d38c:	10014ad5 	.word	0x10014ad5

1000d390 <ble_adv_report_handler>:

/** @brief function handles advertising report */
at_ble_status_t ble_adv_report_handler(void *params)
{
1000d390:	b510      	push	{r4, lr}
    at_ble_adv_report_t *adv_report;
    adv_report = (at_ble_adv_report_t *)params;
    if(adv_report->status == AT_BLE_SUCCESS)
1000d392:	7800      	ldrb	r0, [r0, #0]
1000d394:	2800      	cmp	r0, #0
1000d396:	d006      	beq.n	1000d3a6 <ble_adv_report_handler+0x16>
    {
        return AT_BLE_SUCCESS;
    }
    else 
    {
        DBG_LOG("Advertising failed");
1000d398:	4803      	ldr	r0, [pc, #12]	; (1000d3a8 <ble_adv_report_handler+0x18>)
1000d39a:	4b04      	ldr	r3, [pc, #16]	; (1000d3ac <ble_adv_report_handler+0x1c>)
1000d39c:	4798      	blx	r3
1000d39e:	4804      	ldr	r0, [pc, #16]	; (1000d3b0 <ble_adv_report_handler+0x20>)
1000d3a0:	4b04      	ldr	r3, [pc, #16]	; (1000d3b4 <ble_adv_report_handler+0x24>)
1000d3a2:	4798      	blx	r3
    }
    return AT_BLE_FAILURE;
1000d3a4:	20e2      	movs	r0, #226	; 0xe2
}
1000d3a6:	bd10      	pop	{r4, pc}
1000d3a8:	10015d9c 	.word	0x10015d9c
1000d3ac:	10014bf5 	.word	0x10014bf5
1000d3b0:	10016f1c 	.word	0x10016f1c
1000d3b4:	10014ad5 	.word	0x10014ad5

1000d3b8 <ble_mtu_changed_indication_handler>:
	return AT_BLE_SUCCESS;
	
}

at_ble_status_t ble_mtu_changed_indication_handler(void *params)
{
1000d3b8:	b510      	push	{r4, lr}
1000d3ba:	0004      	movs	r4, r0
	at_ble_mtu_changed_ind_t *mtu_changed_ind;
	mtu_changed_ind = (at_ble_mtu_changed_ind_t *)params;
	DBG_LOG_DEV("BLE-MTU Changed, Connection Handle: %d, New Value: %d", 
1000d3bc:	4804      	ldr	r0, [pc, #16]	; (1000d3d0 <ble_mtu_changed_indication_handler+0x18>)
1000d3be:	4b05      	ldr	r3, [pc, #20]	; (1000d3d4 <ble_mtu_changed_indication_handler+0x1c>)
1000d3c0:	4798      	blx	r3
1000d3c2:	8862      	ldrh	r2, [r4, #2]
1000d3c4:	8821      	ldrh	r1, [r4, #0]
1000d3c6:	4804      	ldr	r0, [pc, #16]	; (1000d3d8 <ble_mtu_changed_indication_handler+0x20>)
1000d3c8:	4b04      	ldr	r3, [pc, #16]	; (1000d3dc <ble_mtu_changed_indication_handler+0x24>)
1000d3ca:	4798      	blx	r3
										mtu_changed_ind->conhdl, 
										mtu_changed_ind->mtu_value);
	return AT_BLE_SUCCESS;
}
1000d3cc:	2000      	movs	r0, #0
1000d3ce:	bd10      	pop	{r4, pc}
1000d3d0:	10015d9c 	.word	0x10015d9c
1000d3d4:	10014bf5 	.word	0x10014bf5
1000d3d8:	10016f30 	.word	0x10016f30
1000d3dc:	10014ad5 	.word	0x10014ad5

1000d3e0 <ble_mtu_changed_cmd_complete_handler>:

at_ble_status_t ble_mtu_changed_cmd_complete_handler(void *params)
{
1000d3e0:	b570      	push	{r4, r5, r6, lr}
1000d3e2:	0004      	movs	r4, r0
	at_ble_cmd_complete_event_t *cmd_complete_event;
	cmd_complete_event = (at_ble_cmd_complete_event_t *)params;
	
	if (cmd_complete_event->status == AT_BLE_SUCCESS)
1000d3e4:	78c5      	ldrb	r5, [r0, #3]
1000d3e6:	2d00      	cmp	r5, #0
1000d3e8:	d108      	bne.n	1000d3fc <ble_mtu_changed_cmd_complete_handler+0x1c>
	{
		DBG_LOG_DEV("MTU Changed, Connection Handle:%d, Operation:%d", 
1000d3ea:	480a      	ldr	r0, [pc, #40]	; (1000d414 <ble_mtu_changed_cmd_complete_handler+0x34>)
1000d3ec:	4b0a      	ldr	r3, [pc, #40]	; (1000d418 <ble_mtu_changed_cmd_complete_handler+0x38>)
1000d3ee:	4798      	blx	r3
1000d3f0:	78a2      	ldrb	r2, [r4, #2]
1000d3f2:	8821      	ldrh	r1, [r4, #0]
1000d3f4:	4809      	ldr	r0, [pc, #36]	; (1000d41c <ble_mtu_changed_cmd_complete_handler+0x3c>)
1000d3f6:	4b0a      	ldr	r3, [pc, #40]	; (1000d420 <ble_mtu_changed_cmd_complete_handler+0x40>)
1000d3f8:	4798      	blx	r3
		cmd_complete_event->conn_handle, 
		cmd_complete_event->operation);
		return AT_BLE_SUCCESS;
1000d3fa:	e008      	b.n	1000d40e <ble_mtu_changed_cmd_complete_handler+0x2e>
	}
	else
	{
		DBG_LOG("MTU Change Failed, Connection Handle:%d, Operation:%d",
1000d3fc:	4805      	ldr	r0, [pc, #20]	; (1000d414 <ble_mtu_changed_cmd_complete_handler+0x34>)
1000d3fe:	4b06      	ldr	r3, [pc, #24]	; (1000d418 <ble_mtu_changed_cmd_complete_handler+0x38>)
1000d400:	4798      	blx	r3
1000d402:	78a2      	ldrb	r2, [r4, #2]
1000d404:	8821      	ldrh	r1, [r4, #0]
1000d406:	4807      	ldr	r0, [pc, #28]	; (1000d424 <ble_mtu_changed_cmd_complete_handler+0x44>)
1000d408:	4b05      	ldr	r3, [pc, #20]	; (1000d420 <ble_mtu_changed_cmd_complete_handler+0x40>)
1000d40a:	4798      	blx	r3
		cmd_complete_event->conn_handle,
		cmd_complete_event->operation);
	}
	return AT_BLE_FAILURE;
1000d40c:	25e2      	movs	r5, #226	; 0xe2
}
1000d40e:	0028      	movs	r0, r5
1000d410:	bd70      	pop	{r4, r5, r6, pc}
1000d412:	46c0      	nop			; (mov r8, r8)
1000d414:	10015d9c 	.word	0x10015d9c
1000d418:	10014bf5 	.word	0x10014bf5
1000d41c:	10016f68 	.word	0x10016f68
1000d420:	10014ad5 	.word	0x10014ad5
1000d424:	10016f98 	.word	0x10016f98

1000d428 <ble_characteristic_write_cmd_complete_handler>:

at_ble_status_t ble_characteristic_write_cmd_complete_handler(void *params)
{
1000d428:	b570      	push	{r4, r5, r6, lr}
1000d42a:	0004      	movs	r4, r0
	at_ble_cmd_complete_event_t *cmd_complete_event;
	cmd_complete_event = (at_ble_cmd_complete_event_t *)params;
	if (cmd_complete_event->status == AT_BLE_SUCCESS)
1000d42c:	78c5      	ldrb	r5, [r0, #3]
1000d42e:	2d00      	cmp	r5, #0
1000d430:	d108      	bne.n	1000d444 <ble_characteristic_write_cmd_complete_handler+0x1c>
	{
		DBG_LOG_DEV("Char Write Cmd Complete, Connection Handle:%d, Operation:%d",
1000d432:	480a      	ldr	r0, [pc, #40]	; (1000d45c <ble_characteristic_write_cmd_complete_handler+0x34>)
1000d434:	4b0a      	ldr	r3, [pc, #40]	; (1000d460 <ble_characteristic_write_cmd_complete_handler+0x38>)
1000d436:	4798      	blx	r3
1000d438:	78a2      	ldrb	r2, [r4, #2]
1000d43a:	8821      	ldrh	r1, [r4, #0]
1000d43c:	4809      	ldr	r0, [pc, #36]	; (1000d464 <ble_characteristic_write_cmd_complete_handler+0x3c>)
1000d43e:	4b0a      	ldr	r3, [pc, #40]	; (1000d468 <ble_characteristic_write_cmd_complete_handler+0x40>)
1000d440:	4798      	blx	r3
		cmd_complete_event->conn_handle,
		cmd_complete_event->operation);
		return AT_BLE_SUCCESS;
1000d442:	e008      	b.n	1000d456 <ble_characteristic_write_cmd_complete_handler+0x2e>
	}
	else
	{
		DBG_LOG_DEV("Char Write Cmd Failed, Connection Handle:%d, Operation:%d",
1000d444:	4805      	ldr	r0, [pc, #20]	; (1000d45c <ble_characteristic_write_cmd_complete_handler+0x34>)
1000d446:	4b06      	ldr	r3, [pc, #24]	; (1000d460 <ble_characteristic_write_cmd_complete_handler+0x38>)
1000d448:	4798      	blx	r3
1000d44a:	78a2      	ldrb	r2, [r4, #2]
1000d44c:	8821      	ldrh	r1, [r4, #0]
1000d44e:	4807      	ldr	r0, [pc, #28]	; (1000d46c <ble_characteristic_write_cmd_complete_handler+0x44>)
1000d450:	4b05      	ldr	r3, [pc, #20]	; (1000d468 <ble_characteristic_write_cmd_complete_handler+0x40>)
1000d452:	4798      	blx	r3
		cmd_complete_event->conn_handle,
		cmd_complete_event->operation);
	}
	return AT_BLE_FAILURE;
1000d454:	25e2      	movs	r5, #226	; 0xe2
}
1000d456:	0028      	movs	r0, r5
1000d458:	bd70      	pop	{r4, r5, r6, pc}
1000d45a:	46c0      	nop			; (mov r8, r8)
1000d45c:	10015d9c 	.word	0x10015d9c
1000d460:	10014bf5 	.word	0x10014bf5
1000d464:	10016fd0 	.word	0x10016fd0
1000d468:	10014ad5 	.word	0x10014ad5
1000d46c:	1001700c 	.word	0x1001700c

1000d470 <ble_disconnected_state_handler>:

/** @brief function handles disconnection event received from stack */
at_ble_status_t ble_disconnected_state_handler(void *params)
{
1000d470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d472:	0006      	movs	r6, r0
1000d474:	4c1d      	ldr	r4, [pc, #116]	; (1000d4ec <ble_disconnected_state_handler+0x7c>)
1000d476:	239b      	movs	r3, #155	; 0x9b
1000d478:	009b      	lsls	r3, r3, #2
1000d47a:	18e7      	adds	r7, r4, r3
1000d47c:	0025      	movs	r5, r4
	uint8_t idx;
	disconnect = (at_ble_disconnected_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == disconnect->handle) && 
1000d47e:	0023      	movs	r3, r4
1000d480:	3b56      	subs	r3, #86	; 0x56
1000d482:	881a      	ldrh	r2, [r3, #0]
1000d484:	8833      	ldrh	r3, [r6, #0]
1000d486:	429a      	cmp	r2, r3
1000d488:	d122      	bne.n	1000d4d0 <ble_disconnected_state_handler+0x60>
		((ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRED) || (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_COMPLETED)))
1000d48a:	7823      	ldrb	r3, [r4, #0]
	uint8_t idx;
	disconnect = (at_ble_disconnected_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == disconnect->handle) && 
1000d48c:	2b05      	cmp	r3, #5
1000d48e:	d001      	beq.n	1000d494 <ble_disconnected_state_handler+0x24>
		((ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRED) || (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_COMPLETED)))
1000d490:	2b08      	cmp	r3, #8
1000d492:	d102      	bne.n	1000d49a <ble_disconnected_state_handler+0x2a>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_DISCONNECTED;
1000d494:	2301      	movs	r3, #1
1000d496:	702b      	strb	r3, [r5, #0]
1000d498:	e01a      	b.n	1000d4d0 <ble_disconnected_state_handler+0x60>
		}		
		else if(ble_dev_info[idx].conn_info.handle == disconnect->handle)
		{
			switch (ble_dev_info[idx].conn_state)
1000d49a:	2b07      	cmp	r3, #7
1000d49c:	d80f      	bhi.n	1000d4be <ble_disconnected_state_handler+0x4e>
1000d49e:	009b      	lsls	r3, r3, #2
1000d4a0:	4a13      	ldr	r2, [pc, #76]	; (1000d4f0 <ble_disconnected_state_handler+0x80>)
1000d4a2:	58d3      	ldr	r3, [r2, r3]
1000d4a4:	469f      	mov	pc, r3
				case BLE_DEVICE_PAIRING_FAILED:
				case BLE_DEVICE_ENCRYPTION_STATE:
				case BLE_DEVICE_ENCRYPTION_FAILED:
				{
					/* Device is not paired so remove the device information */
					ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000d4a6:	2300      	movs	r3, #0
1000d4a8:	7023      	strb	r3, [r4, #0]
					if (ble_device_count > 0)
1000d4aa:	4b12      	ldr	r3, [pc, #72]	; (1000d4f4 <ble_disconnected_state_handler+0x84>)
1000d4ac:	781b      	ldrb	r3, [r3, #0]
1000d4ae:	2b00      	cmp	r3, #0
1000d4b0:	d00e      	beq.n	1000d4d0 <ble_disconnected_state_handler+0x60>
					{
						ble_device_count--;
1000d4b2:	4a10      	ldr	r2, [pc, #64]	; (1000d4f4 <ble_disconnected_state_handler+0x84>)
1000d4b4:	7813      	ldrb	r3, [r2, #0]
1000d4b6:	3b01      	subs	r3, #1
1000d4b8:	b2db      	uxtb	r3, r3
1000d4ba:	7013      	strb	r3, [r2, #0]
1000d4bc:	e008      	b.n	1000d4d0 <ble_disconnected_state_handler+0x60>
				
				case BLE_DEVICE_DISCONNECTED:
				break;
				
				default:
				DBG_LOG_DEV("State Not Handled %d", ble_dev_info[idx].conn_state);
1000d4be:	480e      	ldr	r0, [pc, #56]	; (1000d4f8 <ble_disconnected_state_handler+0x88>)
1000d4c0:	4b0e      	ldr	r3, [pc, #56]	; (1000d4fc <ble_disconnected_state_handler+0x8c>)
1000d4c2:	4798      	blx	r3
1000d4c4:	7829      	ldrb	r1, [r5, #0]
1000d4c6:	480e      	ldr	r0, [pc, #56]	; (1000d500 <ble_disconnected_state_handler+0x90>)
1000d4c8:	4b0e      	ldr	r3, [pc, #56]	; (1000d504 <ble_disconnected_state_handler+0x94>)
1000d4ca:	4798      	blx	r3
				ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000d4cc:	2300      	movs	r3, #0
1000d4ce:	702b      	strb	r3, [r5, #0]
1000d4d0:	347c      	adds	r4, #124	; 0x7c
{
	at_ble_disconnected_t *disconnect;
	uint8_t idx;
	disconnect = (at_ble_disconnected_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d4d2:	42bc      	cmp	r4, r7
1000d4d4:	d1d2      	bne.n	1000d47c <ble_disconnected_state_handler+0xc>
				break;				
			}
		} 
	}
	
	DBG_LOG("Device disconnected Reason:0x%02x Handle=0x%x", disconnect->reason, disconnect->handle);
1000d4d6:	4808      	ldr	r0, [pc, #32]	; (1000d4f8 <ble_disconnected_state_handler+0x88>)
1000d4d8:	4b08      	ldr	r3, [pc, #32]	; (1000d4fc <ble_disconnected_state_handler+0x8c>)
1000d4da:	4798      	blx	r3
1000d4dc:	8832      	ldrh	r2, [r6, #0]
1000d4de:	78b1      	ldrb	r1, [r6, #2]
1000d4e0:	4809      	ldr	r0, [pc, #36]	; (1000d508 <ble_disconnected_state_handler+0x98>)
1000d4e2:	4b08      	ldr	r3, [pc, #32]	; (1000d504 <ble_disconnected_state_handler+0x94>)
1000d4e4:	4798      	blx	r3
	return AT_BLE_SUCCESS;
}
1000d4e6:	2000      	movs	r0, #0
1000d4e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d4ea:	46c0      	nop			; (mov r8, r8)
1000d4ec:	10019b9a 	.word	0x10019b9a
1000d4f0:	10016d88 	.word	0x10016d88
1000d4f4:	10019da8 	.word	0x10019da8
1000d4f8:	10015d9c 	.word	0x10015d9c
1000d4fc:	10014bf5 	.word	0x10014bf5
1000d500:	10017048 	.word	0x10017048
1000d504:	10014ad5 	.word	0x10014ad5
1000d508:	10017060 	.word	0x10017060

1000d50c <ble_conn_param_update>:

/** @brief connection update parameter function */
at_ble_status_t ble_conn_param_update(void *params)
{
1000d50c:	b510      	push	{r4, lr}
	at_ble_conn_param_update_done_t * conn_param_update;
	conn_param_update = (at_ble_conn_param_update_done_t *)params;
	DBG_LOG_DEV("AT_BLE_CONN_PARAM_UPDATE ");
1000d50e:	4804      	ldr	r0, [pc, #16]	; (1000d520 <ble_conn_param_update+0x14>)
1000d510:	4b04      	ldr	r3, [pc, #16]	; (1000d524 <ble_conn_param_update+0x18>)
1000d512:	4798      	blx	r3
1000d514:	4804      	ldr	r0, [pc, #16]	; (1000d528 <ble_conn_param_update+0x1c>)
1000d516:	4b05      	ldr	r3, [pc, #20]	; (1000d52c <ble_conn_param_update+0x20>)
1000d518:	4798      	blx	r3
	ALL_UNUSED(conn_param_update);  //To avoid compiler warning
	return AT_BLE_SUCCESS;
}
1000d51a:	2000      	movs	r0, #0
1000d51c:	bd10      	pop	{r4, pc}
1000d51e:	46c0      	nop			; (mov r8, r8)
1000d520:	10015d9c 	.word	0x10015d9c
1000d524:	10014bf5 	.word	0x10014bf5
1000d528:	10017090 	.word	0x10017090
1000d52c:	10014ad5 	.word	0x10014ad5

1000d530 <ble_encryption_status_change_handler>:
	return AT_BLE_SUCCESS;
}

/** @brief function handles encryption status change */
at_ble_status_t ble_encryption_status_change_handler(void *params)
{
1000d530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d532:	0006      	movs	r6, r0
	
	enc_status = (at_ble_encryption_status_changed_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == enc_status->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_STATE))
1000d534:	8801      	ldrh	r1, [r0, #0]
1000d536:	4b28      	ldr	r3, [pc, #160]	; (1000d5d8 <ble_encryption_status_change_handler+0xa8>)
	uint8_t idx;
	bool device_found = false;
	
	enc_status = (at_ble_encryption_status_changed_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d538:	2400      	movs	r4, #0
	{
		if((ble_dev_info[idx].conn_info.handle == enc_status->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_ENCRYPTION_STATE))
1000d53a:	891a      	ldrh	r2, [r3, #8]
1000d53c:	428a      	cmp	r2, r1
1000d53e:	d104      	bne.n	1000d54a <ble_encryption_status_change_handler+0x1a>
1000d540:	001a      	movs	r2, r3
1000d542:	325e      	adds	r2, #94	; 0x5e
1000d544:	7812      	ldrb	r2, [r2, #0]
1000d546:	2a06      	cmp	r2, #6
1000d548:	d02e      	beq.n	1000d5a8 <ble_encryption_status_change_handler+0x78>
	uint8_t idx;
	bool device_found = false;
	
	enc_status = (at_ble_encryption_status_changed_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d54a:	3401      	adds	r4, #1
1000d54c:	b2e4      	uxtb	r4, r4
1000d54e:	337c      	adds	r3, #124	; 0x7c
1000d550:	2c05      	cmp	r4, #5
1000d552:	d1f2      	bne.n	1000d53a <ble_encryption_status_change_handler+0xa>
1000d554:	e039      	b.n	1000d5ca <ble_encryption_status_change_handler+0x9a>
			return AT_BLE_FAILURE;
		}
	}
	else
	{
		ble_dev_info[idx].bond_info.status = enc_status->status;
1000d556:	4920      	ldr	r1, [pc, #128]	; (1000d5d8 <ble_encryption_status_change_handler+0xa8>)
1000d558:	0163      	lsls	r3, r4, #5
1000d55a:	1b1a      	subs	r2, r3, r4
1000d55c:	0092      	lsls	r2, r2, #2
1000d55e:	188a      	adds	r2, r1, r2
1000d560:	7615      	strb	r5, [r2, #24]
		ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_FAILED;
1000d562:	0014      	movs	r4, r2
1000d564:	345e      	adds	r4, #94	; 0x5e
1000d566:	2307      	movs	r3, #7
1000d568:	7023      	strb	r3, [r4, #0]
		DBG_LOG("Encryption failed");
1000d56a:	481c      	ldr	r0, [pc, #112]	; (1000d5dc <ble_encryption_status_change_handler+0xac>)
1000d56c:	4b1c      	ldr	r3, [pc, #112]	; (1000d5e0 <ble_encryption_status_change_handler+0xb0>)
1000d56e:	4798      	blx	r3
1000d570:	481c      	ldr	r0, [pc, #112]	; (1000d5e4 <ble_encryption_status_change_handler+0xb4>)
1000d572:	4b1d      	ldr	r3, [pc, #116]	; (1000d5e8 <ble_encryption_status_change_handler+0xb8>)
1000d574:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000d576:	25e2      	movs	r5, #226	; 0xe2
1000d578:	e02b      	b.n	1000d5d2 <ble_encryption_status_change_handler+0xa2>
		}
	}
	
	if(enc_status->status == AT_BLE_SUCCESS)
	{
		DBG_LOG("Encryption completed successfully");
1000d57a:	4818      	ldr	r0, [pc, #96]	; (1000d5dc <ble_encryption_status_change_handler+0xac>)
1000d57c:	4b18      	ldr	r3, [pc, #96]	; (1000d5e0 <ble_encryption_status_change_handler+0xb0>)
1000d57e:	4798      	blx	r3
1000d580:	481a      	ldr	r0, [pc, #104]	; (1000d5ec <ble_encryption_status_change_handler+0xbc>)
1000d582:	4b19      	ldr	r3, [pc, #100]	; (1000d5e8 <ble_encryption_status_change_handler+0xb8>)
1000d584:	4798      	blx	r3
		if (device_found)
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_COMPLETED;
1000d586:	4914      	ldr	r1, [pc, #80]	; (1000d5d8 <ble_encryption_status_change_handler+0xa8>)
1000d588:	0163      	lsls	r3, r4, #5
1000d58a:	1b1a      	subs	r2, r3, r4
1000d58c:	0092      	lsls	r2, r2, #2
1000d58e:	188a      	adds	r2, r1, r2
1000d590:	0010      	movs	r0, r2
1000d592:	305e      	adds	r0, #94	; 0x5e
1000d594:	2708      	movs	r7, #8
1000d596:	7007      	strb	r7, [r0, #0]
			ble_dev_info[idx].bond_info.auth = enc_status->authen;
1000d598:	78f0      	ldrb	r0, [r6, #3]
1000d59a:	7510      	strb	r0, [r2, #20]
			ble_dev_info[idx].bond_info.status = enc_status->status;
1000d59c:	78b2      	ldrb	r2, [r6, #2]
1000d59e:	1b1c      	subs	r4, r3, r4
1000d5a0:	00a4      	lsls	r4, r4, #2
1000d5a2:	190c      	adds	r4, r1, r4
1000d5a4:	7622      	strb	r2, [r4, #24]
		ble_dev_info[idx].bond_info.status = enc_status->status;
		ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_FAILED;
		DBG_LOG("Encryption failed");
		return AT_BLE_FAILURE;
	}
	return AT_BLE_SUCCESS;
1000d5a6:	e014      	b.n	1000d5d2 <ble_encryption_status_change_handler+0xa2>
			device_found = true;
			break;
		}
	}
	
	if(enc_status->status == AT_BLE_SUCCESS)
1000d5a8:	78b5      	ldrb	r5, [r6, #2]
1000d5aa:	2d00      	cmp	r5, #0
1000d5ac:	d0e5      	beq.n	1000d57a <ble_encryption_status_change_handler+0x4a>
1000d5ae:	e7d2      	b.n	1000d556 <ble_encryption_status_change_handler+0x26>
	{
		DBG_LOG("Encryption completed successfully");
1000d5b0:	4e0a      	ldr	r6, [pc, #40]	; (1000d5dc <ble_encryption_status_change_handler+0xac>)
1000d5b2:	0030      	movs	r0, r6
1000d5b4:	4d0a      	ldr	r5, [pc, #40]	; (1000d5e0 <ble_encryption_status_change_handler+0xb0>)
1000d5b6:	47a8      	blx	r5
1000d5b8:	480c      	ldr	r0, [pc, #48]	; (1000d5ec <ble_encryption_status_change_handler+0xbc>)
1000d5ba:	4c0b      	ldr	r4, [pc, #44]	; (1000d5e8 <ble_encryption_status_change_handler+0xb8>)
1000d5bc:	47a0      	blx	r4
			ble_dev_info[idx].bond_info.auth = enc_status->authen;
			ble_dev_info[idx].bond_info.status = enc_status->status;
		}
		else
		{
			DBG_LOG("BLE Device not found encryption info");
1000d5be:	0030      	movs	r0, r6
1000d5c0:	47a8      	blx	r5
1000d5c2:	480b      	ldr	r0, [pc, #44]	; (1000d5f0 <ble_encryption_status_change_handler+0xc0>)
1000d5c4:	47a0      	blx	r4
			return AT_BLE_FAILURE;
1000d5c6:	25e2      	movs	r5, #226	; 0xe2
1000d5c8:	e003      	b.n	1000d5d2 <ble_encryption_status_change_handler+0xa2>
			device_found = true;
			break;
		}
	}
	
	if(enc_status->status == AT_BLE_SUCCESS)
1000d5ca:	78b5      	ldrb	r5, [r6, #2]
1000d5cc:	2d00      	cmp	r5, #0
1000d5ce:	d1c2      	bne.n	1000d556 <ble_encryption_status_change_handler+0x26>
1000d5d0:	e7ee      	b.n	1000d5b0 <ble_encryption_status_change_handler+0x80>
		ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_FAILED;
		DBG_LOG("Encryption failed");
		return AT_BLE_FAILURE;
	}
	return AT_BLE_SUCCESS;
}
1000d5d2:	0028      	movs	r0, r5
1000d5d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d5d6:	46c0      	nop			; (mov r8, r8)
1000d5d8:	10019b3c 	.word	0x10019b3c
1000d5dc:	10015d9c 	.word	0x10015d9c
1000d5e0:	10014bf5 	.word	0x10014bf5
1000d5e4:	100170ac 	.word	0x100170ac
1000d5e8:	10014ad5 	.word	0x10014ad5
1000d5ec:	100170c0 	.word	0x100170c0
1000d5f0:	100170e4 	.word	0x100170e4

1000d5f4 <ble_scan_info_handler>:
	return found;
}
#endif
/** @brief function handling scaned information */
at_ble_status_t ble_scan_info_handler(void *params)
{
1000d5f4:	b530      	push	{r4, r5, lr}
1000d5f6:	b085      	sub	sp, #20
1000d5f8:	0004      	movs	r4, r0
	at_ble_scan_info_t *scan_param;
	scan_param = (at_ble_scan_info_t *)params;
	if(scan_response_count < MAX_SCAN_DEVICE)
1000d5fa:	4b1f      	ldr	r3, [pc, #124]	; (1000d678 <ble_scan_info_handler+0x84>)
1000d5fc:	781b      	ldrb	r3, [r3, #0]
1000d5fe:	b2db      	uxtb	r3, r3
1000d600:	2b13      	cmp	r3, #19
1000d602:	d824      	bhi.n	1000d64e <ble_scan_info_handler+0x5a>
	{
		memcpy((uint8_t *)&scan_info[scan_response_count], scan_param, sizeof(at_ble_scan_info_t));
1000d604:	4d1c      	ldr	r5, [pc, #112]	; (1000d678 <ble_scan_info_handler+0x84>)
1000d606:	782b      	ldrb	r3, [r5, #0]
1000d608:	b2db      	uxtb	r3, r3
1000d60a:	0098      	lsls	r0, r3, #2
1000d60c:	18c0      	adds	r0, r0, r3
1000d60e:	00c0      	lsls	r0, r0, #3
1000d610:	18c3      	adds	r3, r0, r3
1000d612:	481a      	ldr	r0, [pc, #104]	; (1000d67c <ble_scan_info_handler+0x88>)
1000d614:	1818      	adds	r0, r3, r0
1000d616:	2229      	movs	r2, #41	; 0x29
1000d618:	0021      	movs	r1, r4
1000d61a:	4b19      	ldr	r3, [pc, #100]	; (1000d680 <ble_scan_info_handler+0x8c>)
1000d61c:	4798      	blx	r3
		DBG_LOG_DEV("Info:Device found address [%d]  0x%02X%02X%02X%02X%02X%02X ",
1000d61e:	4819      	ldr	r0, [pc, #100]	; (1000d684 <ble_scan_info_handler+0x90>)
1000d620:	4b19      	ldr	r3, [pc, #100]	; (1000d688 <ble_scan_info_handler+0x94>)
1000d622:	4798      	blx	r3
1000d624:	7829      	ldrb	r1, [r5, #0]
1000d626:	b2c9      	uxtb	r1, r1
1000d628:	79a3      	ldrb	r3, [r4, #6]
1000d62a:	79e2      	ldrb	r2, [r4, #7]
1000d62c:	78a0      	ldrb	r0, [r4, #2]
1000d62e:	9003      	str	r0, [sp, #12]
1000d630:	78e0      	ldrb	r0, [r4, #3]
1000d632:	9002      	str	r0, [sp, #8]
1000d634:	7920      	ldrb	r0, [r4, #4]
1000d636:	9001      	str	r0, [sp, #4]
1000d638:	7960      	ldrb	r0, [r4, #5]
1000d63a:	9000      	str	r0, [sp, #0]
1000d63c:	4813      	ldr	r0, [pc, #76]	; (1000d68c <ble_scan_info_handler+0x98>)
1000d63e:	4c14      	ldr	r4, [pc, #80]	; (1000d690 <ble_scan_info_handler+0x9c>)
1000d640:	47a0      	blx	r4
		scan_param->dev_addr.addr[4],
		scan_param->dev_addr.addr[3],
		scan_param->dev_addr.addr[2],
		scan_param->dev_addr.addr[1],
		scan_param->dev_addr.addr[0]);
		scan_response_count++;
1000d642:	782b      	ldrb	r3, [r5, #0]
1000d644:	3301      	adds	r3, #1
1000d646:	b2db      	uxtb	r3, r3
1000d648:	702b      	strb	r3, [r5, #0]
		return AT_BLE_SUCCESS;
1000d64a:	2300      	movs	r3, #0
1000d64c:	e011      	b.n	1000d672 <ble_scan_info_handler+0x7e>
	}
	else
	{
		DBG_LOG("Info:maximum no.of scan device reached...Stopping Scan");
1000d64e:	480d      	ldr	r0, [pc, #52]	; (1000d684 <ble_scan_info_handler+0x90>)
1000d650:	4b0d      	ldr	r3, [pc, #52]	; (1000d688 <ble_scan_info_handler+0x94>)
1000d652:	4798      	blx	r3
1000d654:	480f      	ldr	r0, [pc, #60]	; (1000d694 <ble_scan_info_handler+0xa0>)
1000d656:	4b0e      	ldr	r3, [pc, #56]	; (1000d690 <ble_scan_info_handler+0x9c>)
1000d658:	4798      	blx	r3
		if(at_ble_scan_stop() != AT_BLE_SUCCESS)
1000d65a:	4b0f      	ldr	r3, [pc, #60]	; (1000d698 <ble_scan_info_handler+0xa4>)
1000d65c:	4798      	blx	r3
				}
			}
		}
	
		#endif
		return AT_BLE_FAILURE;
1000d65e:	23e2      	movs	r3, #226	; 0xe2
		return AT_BLE_SUCCESS;
	}
	else
	{
		DBG_LOG("Info:maximum no.of scan device reached...Stopping Scan");
		if(at_ble_scan_stop() != AT_BLE_SUCCESS)
1000d660:	2800      	cmp	r0, #0
1000d662:	d006      	beq.n	1000d672 <ble_scan_info_handler+0x7e>
		{
			DBG_LOG("Failed to stop scanning");
1000d664:	4807      	ldr	r0, [pc, #28]	; (1000d684 <ble_scan_info_handler+0x90>)
1000d666:	4b08      	ldr	r3, [pc, #32]	; (1000d688 <ble_scan_info_handler+0x94>)
1000d668:	4798      	blx	r3
1000d66a:	480c      	ldr	r0, [pc, #48]	; (1000d69c <ble_scan_info_handler+0xa8>)
1000d66c:	4b08      	ldr	r3, [pc, #32]	; (1000d690 <ble_scan_info_handler+0x9c>)
1000d66e:	4798      	blx	r3
				}
			}
		}
	
		#endif
		return AT_BLE_FAILURE;
1000d670:	23e2      	movs	r3, #226	; 0xe2
	}
}
1000d672:	0018      	movs	r0, r3
1000d674:	b005      	add	sp, #20
1000d676:	bd30      	pop	{r4, r5, pc}
1000d678:	100186bc 	.word	0x100186bc
1000d67c:	10019e20 	.word	0x10019e20
1000d680:	1001497b 	.word	0x1001497b
1000d684:	10015d9c 	.word	0x10015d9c
1000d688:	10014bf5 	.word	0x10014bf5
1000d68c:	1001710c 	.word	0x1001710c
1000d690:	10014ad5 	.word	0x10014ad5
1000d694:	10017148 	.word	0x10017148
1000d698:	10010519 	.word	0x10010519
1000d69c:	10017180 	.word	0x10017180

1000d6a0 <ble_pair_done_handler>:
	return AT_BLE_SUCCESS;	
}

/** @brief function handles pair done event */
at_ble_status_t ble_pair_done_handler(void *params)
{
1000d6a0:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d6a2:	465f      	mov	r7, fp
1000d6a4:	4656      	mov	r6, sl
1000d6a6:	464d      	mov	r5, r9
1000d6a8:	4644      	mov	r4, r8
1000d6aa:	b4f0      	push	{r4, r5, r6, r7}
1000d6ac:	b083      	sub	sp, #12
1000d6ae:	0005      	movs	r5, r0
	bool device_found = false;
	pairing_params = (at_ble_pair_done_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == pairing_params->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRING))
1000d6b0:	8841      	ldrh	r1, [r0, #2]
1000d6b2:	4b59      	ldr	r3, [pc, #356]	; (1000d818 <ble_pair_done_handler+0x178>)
	at_ble_pair_done_t *pairing_params;
	uint8_t idx;
	bool device_found = false;
	pairing_params = (at_ble_pair_done_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d6b4:	2400      	movs	r4, #0
	{
		if((ble_dev_info[idx].conn_info.handle == pairing_params->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_PAIRING))
1000d6b6:	891a      	ldrh	r2, [r3, #8]
1000d6b8:	428a      	cmp	r2, r1
1000d6ba:	d105      	bne.n	1000d6c8 <ble_pair_done_handler+0x28>
1000d6bc:	001a      	movs	r2, r3
1000d6be:	325e      	adds	r2, #94	; 0x5e
1000d6c0:	7812      	ldrb	r2, [r2, #0]
1000d6c2:	2a03      	cmp	r2, #3
1000d6c4:	d100      	bne.n	1000d6c8 <ble_pair_done_handler+0x28>
1000d6c6:	e09a      	b.n	1000d7fe <ble_pair_done_handler+0x15e>
	at_ble_pair_done_t *pairing_params;
	uint8_t idx;
	bool device_found = false;
	pairing_params = (at_ble_pair_done_t *)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d6c8:	3401      	adds	r4, #1
1000d6ca:	b2e4      	uxtb	r4, r4
1000d6cc:	337c      	adds	r3, #124	; 0x7c
1000d6ce:	2c05      	cmp	r4, #5
1000d6d0:	d1f1      	bne.n	1000d6b6 <ble_pair_done_handler+0x16>
1000d6d2:	e057      	b.n	1000d784 <ble_pair_done_handler+0xe4>
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_ltk, (uint8_t *)&pairing_params->peer_ltk, sizeof(at_ble_LTK_t));
			
			DBG_LOG_DEV("LTK: ");
			for (idx = 0; idx < 16; idx++)
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_ltk.key[idx]);
1000d6d4:	7821      	ldrb	r1, [r4, #0]
1000d6d6:	0030      	movs	r0, r6
1000d6d8:	47b8      	blx	r7
1000d6da:	3401      	adds	r4, #1
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_csrk, (uint8_t *)&pairing_params->peer_csrk, sizeof(at_ble_CSRK_t));
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_irk, (uint8_t *)&pairing_params->peer_irk, sizeof(at_ble_IRK_t));
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_ltk, (uint8_t *)&pairing_params->peer_ltk, sizeof(at_ble_LTK_t));
			
			DBG_LOG_DEV("LTK: ");
			for (idx = 0; idx < 16; idx++)
1000d6dc:	454c      	cmp	r4, r9
1000d6de:	d1f9      	bne.n	1000d6d4 <ble_pair_done_handler+0x34>
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_ltk.key[idx]);
				
			}
			DBG_LOG_DEV("CSRK: ");
1000d6e0:	484e      	ldr	r0, [pc, #312]	; (1000d81c <ble_pair_done_handler+0x17c>)
1000d6e2:	4b4f      	ldr	r3, [pc, #316]	; (1000d820 <ble_pair_done_handler+0x180>)
1000d6e4:	4798      	blx	r3
1000d6e6:	484f      	ldr	r0, [pc, #316]	; (1000d824 <ble_pair_done_handler+0x184>)
1000d6e8:	4b4f      	ldr	r3, [pc, #316]	; (1000d828 <ble_pair_done_handler+0x188>)
1000d6ea:	4798      	blx	r3
1000d6ec:	002e      	movs	r6, r5
1000d6ee:	3622      	adds	r6, #34	; 0x22
1000d6f0:	002c      	movs	r4, r5
1000d6f2:	3432      	adds	r4, #50	; 0x32
			for (idx = 0; idx < 16; idx++)
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_csrk.key[idx]);
1000d6f4:	4f4c      	ldr	r7, [pc, #304]	; (1000d828 <ble_pair_done_handler+0x188>)
1000d6f6:	7831      	ldrb	r1, [r6, #0]
1000d6f8:	484c      	ldr	r0, [pc, #304]	; (1000d82c <ble_pair_done_handler+0x18c>)
1000d6fa:	47b8      	blx	r7
1000d6fc:	3601      	adds	r6, #1
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_ltk.key[idx]);
				
			}
			DBG_LOG_DEV("CSRK: ");
			for (idx = 0; idx < 16; idx++)
1000d6fe:	42a6      	cmp	r6, r4
1000d700:	d1f9      	bne.n	1000d6f6 <ble_pair_done_handler+0x56>
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_csrk.key[idx]);
				
			}
			DBG_LOG_DEV("IRK:");
1000d702:	4846      	ldr	r0, [pc, #280]	; (1000d81c <ble_pair_done_handler+0x17c>)
1000d704:	4b46      	ldr	r3, [pc, #280]	; (1000d820 <ble_pair_done_handler+0x180>)
1000d706:	4798      	blx	r3
1000d708:	4849      	ldr	r0, [pc, #292]	; (1000d830 <ble_pair_done_handler+0x190>)
1000d70a:	4b47      	ldr	r3, [pc, #284]	; (1000d828 <ble_pair_done_handler+0x188>)
1000d70c:	4798      	blx	r3
1000d70e:	3542      	adds	r5, #66	; 0x42
1000d710:	002f      	movs	r7, r5
			for (idx = 0; idx < 16; idx++)
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_irk.key[idx]);
1000d712:	4e46      	ldr	r6, [pc, #280]	; (1000d82c <ble_pair_done_handler+0x18c>)
1000d714:	4d44      	ldr	r5, [pc, #272]	; (1000d828 <ble_pair_done_handler+0x188>)
1000d716:	7821      	ldrb	r1, [r4, #0]
1000d718:	0030      	movs	r0, r6
1000d71a:	47a8      	blx	r5
1000d71c:	3401      	adds	r4, #1
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_csrk.key[idx]);
				
			}
			DBG_LOG_DEV("IRK:");
			for (idx = 0; idx < 16; idx++)
1000d71e:	42bc      	cmp	r4, r7
1000d720:	d1f9      	bne.n	1000d716 <ble_pair_done_handler+0x76>
1000d722:	e071      	b.n	1000d808 <ble_pair_done_handler+0x168>
			return AT_BLE_FAILURE;
		}		
	}
	else
	{
		if(ble_dev_info[idx].conn_state != BLE_DEVICE_DEFAULT_IDLE && ble_dev_info[idx].conn_state != BLE_DEVICE_DISCONNECTED) {
1000d724:	0163      	lsls	r3, r4, #5
1000d726:	1b1c      	subs	r4, r3, r4
1000d728:	00a4      	lsls	r4, r4, #2
1000d72a:	4b3b      	ldr	r3, [pc, #236]	; (1000d818 <ble_pair_done_handler+0x178>)
1000d72c:	191c      	adds	r4, r3, r4
1000d72e:	345e      	adds	r4, #94	; 0x5e
1000d730:	7823      	ldrb	r3, [r4, #0]
1000d732:	2b01      	cmp	r3, #1
1000d734:	d915      	bls.n	1000d762 <ble_pair_done_handler+0xc2>
			DBG_LOG("Pairing failed...Disconnecting");
1000d736:	4839      	ldr	r0, [pc, #228]	; (1000d81c <ble_pair_done_handler+0x17c>)
1000d738:	4b39      	ldr	r3, [pc, #228]	; (1000d820 <ble_pair_done_handler+0x180>)
1000d73a:	4798      	blx	r3
1000d73c:	483d      	ldr	r0, [pc, #244]	; (1000d834 <ble_pair_done_handler+0x194>)
1000d73e:	4b3a      	ldr	r3, [pc, #232]	; (1000d828 <ble_pair_done_handler+0x188>)
1000d740:	4798      	blx	r3
			if(!(at_ble_disconnect(pairing_params->handle, AT_BLE_TERMINATED_BY_USER) == AT_BLE_SUCCESS))
1000d742:	8868      	ldrh	r0, [r5, #2]
1000d744:	2113      	movs	r1, #19
1000d746:	4b3c      	ldr	r3, [pc, #240]	; (1000d838 <ble_pair_done_handler+0x198>)
1000d748:	4798      	blx	r3
1000d74a:	9001      	str	r0, [sp, #4]
1000d74c:	2800      	cmp	r0, #0
1000d74e:	d05b      	beq.n	1000d808 <ble_pair_done_handler+0x168>
			{
				DBG_LOG("Disconnect Request Failed");
1000d750:	4832      	ldr	r0, [pc, #200]	; (1000d81c <ble_pair_done_handler+0x17c>)
1000d752:	4b33      	ldr	r3, [pc, #204]	; (1000d820 <ble_pair_done_handler+0x180>)
1000d754:	4798      	blx	r3
1000d756:	4839      	ldr	r0, [pc, #228]	; (1000d83c <ble_pair_done_handler+0x19c>)
1000d758:	4b33      	ldr	r3, [pc, #204]	; (1000d828 <ble_pair_done_handler+0x188>)
1000d75a:	4798      	blx	r3
				return AT_BLE_FAILURE;
1000d75c:	23e2      	movs	r3, #226	; 0xe2
1000d75e:	9301      	str	r3, [sp, #4]
1000d760:	e052      	b.n	1000d808 <ble_pair_done_handler+0x168>
			}
		}
	}
	return AT_BLE_SUCCESS;
1000d762:	2300      	movs	r3, #0
1000d764:	9301      	str	r3, [sp, #4]
1000d766:	e04f      	b.n	1000d808 <ble_pair_done_handler+0x168>
		}
	}
	
	if(pairing_params->status == AT_BLE_SUCCESS)
	{
		DBG_LOG("Pairing procedure completed successfully");
1000d768:	4e2c      	ldr	r6, [pc, #176]	; (1000d81c <ble_pair_done_handler+0x17c>)
1000d76a:	0030      	movs	r0, r6
1000d76c:	4d2c      	ldr	r5, [pc, #176]	; (1000d820 <ble_pair_done_handler+0x180>)
1000d76e:	47a8      	blx	r5
1000d770:	4833      	ldr	r0, [pc, #204]	; (1000d840 <ble_pair_done_handler+0x1a0>)
1000d772:	4c2d      	ldr	r4, [pc, #180]	; (1000d828 <ble_pair_done_handler+0x188>)
1000d774:	47a0      	blx	r4
				
			}
		}
		else
		{
			DBG_LOG("BLE Device not found to store the pairing info");
1000d776:	0030      	movs	r0, r6
1000d778:	47a8      	blx	r5
1000d77a:	4832      	ldr	r0, [pc, #200]	; (1000d844 <ble_pair_done_handler+0x1a4>)
1000d77c:	47a0      	blx	r4
			return AT_BLE_FAILURE;
1000d77e:	23e2      	movs	r3, #226	; 0xe2
1000d780:	9301      	str	r3, [sp, #4]
1000d782:	e041      	b.n	1000d808 <ble_pair_done_handler+0x168>
			device_found = true;
			break;
		}
	}
	
	if(pairing_params->status == AT_BLE_SUCCESS)
1000d784:	792b      	ldrb	r3, [r5, #4]
1000d786:	2b00      	cmp	r3, #0
1000d788:	d1cc      	bne.n	1000d724 <ble_pair_done_handler+0x84>
1000d78a:	e7ed      	b.n	1000d768 <ble_pair_done_handler+0xc8>
	{
		DBG_LOG("Pairing procedure completed successfully");
1000d78c:	4823      	ldr	r0, [pc, #140]	; (1000d81c <ble_pair_done_handler+0x17c>)
1000d78e:	4b24      	ldr	r3, [pc, #144]	; (1000d820 <ble_pair_done_handler+0x180>)
1000d790:	469b      	mov	fp, r3
1000d792:	4798      	blx	r3
1000d794:	482a      	ldr	r0, [pc, #168]	; (1000d840 <ble_pair_done_handler+0x1a0>)
1000d796:	4b24      	ldr	r3, [pc, #144]	; (1000d828 <ble_pair_done_handler+0x188>)
1000d798:	469a      	mov	sl, r3
1000d79a:	4798      	blx	r3
		if (device_found)
		{
			ble_dev_info[idx].bond_info.auth = pairing_params->auth;
1000d79c:	782a      	ldrb	r2, [r5, #0]
1000d79e:	4b1e      	ldr	r3, [pc, #120]	; (1000d818 <ble_pair_done_handler+0x178>)
1000d7a0:	4698      	mov	r8, r3
1000d7a2:	0167      	lsls	r7, r4, #5
1000d7a4:	1b3b      	subs	r3, r7, r4
1000d7a6:	009b      	lsls	r3, r3, #2
1000d7a8:	4443      	add	r3, r8
1000d7aa:	751a      	strb	r2, [r3, #20]
			ble_dev_info[idx].bond_info.status = pairing_params->status;
1000d7ac:	792a      	ldrb	r2, [r5, #4]
1000d7ae:	761a      	strb	r2, [r3, #24]
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRED;
1000d7b0:	335e      	adds	r3, #94	; 0x5e
1000d7b2:	2205      	movs	r2, #5
1000d7b4:	701a      	strb	r2, [r3, #0]
			
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_csrk, (uint8_t *)&pairing_params->peer_csrk, sizeof(at_ble_CSRK_t));
1000d7b6:	1b38      	subs	r0, r7, r4
1000d7b8:	0080      	lsls	r0, r0, #2
1000d7ba:	4440      	add	r0, r8
1000d7bc:	3036      	adds	r0, #54	; 0x36
1000d7be:	320b      	adds	r2, #11
1000d7c0:	0029      	movs	r1, r5
1000d7c2:	3122      	adds	r1, #34	; 0x22
1000d7c4:	4b20      	ldr	r3, [pc, #128]	; (1000d848 <ble_pair_done_handler+0x1a8>)
1000d7c6:	4699      	mov	r9, r3
1000d7c8:	4798      	blx	r3
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_irk, (uint8_t *)&pairing_params->peer_irk, sizeof(at_ble_IRK_t));
1000d7ca:	1b38      	subs	r0, r7, r4
1000d7cc:	0080      	lsls	r0, r0, #2
1000d7ce:	4440      	add	r0, r8
1000d7d0:	3046      	adds	r0, #70	; 0x46
1000d7d2:	2217      	movs	r2, #23
1000d7d4:	0029      	movs	r1, r5
1000d7d6:	3132      	adds	r1, #50	; 0x32
1000d7d8:	47c8      	blx	r9
			memcpy((uint8_t *)&ble_dev_info[idx].bond_info.peer_ltk, (uint8_t *)&pairing_params->peer_ltk, sizeof(at_ble_LTK_t));
1000d7da:	1b38      	subs	r0, r7, r4
1000d7dc:	0080      	lsls	r0, r0, #2
1000d7de:	4440      	add	r0, r8
1000d7e0:	301a      	adds	r0, #26
1000d7e2:	1dac      	adds	r4, r5, #6
1000d7e4:	221c      	movs	r2, #28
1000d7e6:	0021      	movs	r1, r4
1000d7e8:	47c8      	blx	r9
			
			DBG_LOG_DEV("LTK: ");
1000d7ea:	480c      	ldr	r0, [pc, #48]	; (1000d81c <ble_pair_done_handler+0x17c>)
1000d7ec:	47d8      	blx	fp
1000d7ee:	4817      	ldr	r0, [pc, #92]	; (1000d84c <ble_pair_done_handler+0x1ac>)
1000d7f0:	47d0      	blx	sl
1000d7f2:	2316      	movs	r3, #22
1000d7f4:	4699      	mov	r9, r3
1000d7f6:	44a9      	add	r9, r5
			for (idx = 0; idx < 16; idx++)
			{
				DBG_LOG_CONT_DEV("0x%02X, ", pairing_params->peer_ltk.key[idx]);
1000d7f8:	4e0c      	ldr	r6, [pc, #48]	; (1000d82c <ble_pair_done_handler+0x18c>)
1000d7fa:	4f0b      	ldr	r7, [pc, #44]	; (1000d828 <ble_pair_done_handler+0x188>)
1000d7fc:	e76a      	b.n	1000d6d4 <ble_pair_done_handler+0x34>
			device_found = true;
			break;
		}
	}
	
	if(pairing_params->status == AT_BLE_SUCCESS)
1000d7fe:	792b      	ldrb	r3, [r5, #4]
1000d800:	9301      	str	r3, [sp, #4]
1000d802:	2b00      	cmp	r3, #0
1000d804:	d0c2      	beq.n	1000d78c <ble_pair_done_handler+0xec>
1000d806:	e78d      	b.n	1000d724 <ble_pair_done_handler+0x84>
				return AT_BLE_FAILURE;
			}
		}
	}
	return AT_BLE_SUCCESS;
}
1000d808:	9801      	ldr	r0, [sp, #4]
1000d80a:	b003      	add	sp, #12
1000d80c:	bc3c      	pop	{r2, r3, r4, r5}
1000d80e:	4690      	mov	r8, r2
1000d810:	4699      	mov	r9, r3
1000d812:	46a2      	mov	sl, r4
1000d814:	46ab      	mov	fp, r5
1000d816:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000d818:	10019b3c 	.word	0x10019b3c
1000d81c:	10015d9c 	.word	0x10015d9c
1000d820:	10014bf5 	.word	0x10014bf5
1000d824:	100171a4 	.word	0x100171a4
1000d828:	10014ad5 	.word	0x10014ad5
1000d82c:	10017198 	.word	0x10017198
1000d830:	100171ac 	.word	0x100171ac
1000d834:	100171b4 	.word	0x100171b4
1000d838:	10010539 	.word	0x10010539
1000d83c:	100171d4 	.word	0x100171d4
1000d840:	100171f0 	.word	0x100171f0
1000d844:	1001721c 	.word	0x1001721c
1000d848:	1001497b 	.word	0x1001497b
1000d84c:	1001724c 	.word	0x1001724c

1000d850 <ble_conn_param_update_req>:
	ALL_UNUSED(conn_param_update);  //To avoid compiler warning
	return AT_BLE_SUCCESS;
}

at_ble_status_t ble_conn_param_update_req(void *params)
{
1000d850:	b510      	push	{r4, lr}
	at_ble_conn_param_update_request_t * conn_param_req;
	conn_param_req = (at_ble_conn_param_update_request_t *)params;
	at_ble_conn_update_reply(conn_param_req->handle, true, 1, 120);
1000d852:	8800      	ldrh	r0, [r0, #0]
1000d854:	2378      	movs	r3, #120	; 0x78
1000d856:	2201      	movs	r2, #1
1000d858:	2101      	movs	r1, #1
1000d85a:	4c02      	ldr	r4, [pc, #8]	; (1000d864 <ble_conn_param_update_req+0x14>)
1000d85c:	47a0      	blx	r4
	return AT_BLE_SUCCESS;
}
1000d85e:	2000      	movs	r0, #0
1000d860:	bd10      	pop	{r4, pc}
1000d862:	46c0      	nop			; (mov r8, r8)
1000d864:	10010559 	.word	0x10010559

1000d868 <ble_slave_security_request_handler>:

at_ble_status_t ble_slave_security_request_handler(void* params)
{
1000d868:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d86a:	4657      	mov	r7, sl
1000d86c:	464e      	mov	r6, r9
1000d86e:	4645      	mov	r5, r8
1000d870:	b4e0      	push	{r5, r6, r7}
1000d872:	b084      	sub	sp, #16
1000d874:	0004      	movs	r4, r0
	uint8_t i = 0, idx;
	at_ble_slave_sec_request_t* slave_sec_req;
	bool device_found = false;
	
	slave_sec_req = (at_ble_slave_sec_request_t*)params;	
	memset(&features, 0x00, sizeof(at_ble_pair_features_t));
1000d876:	2209      	movs	r2, #9
1000d878:	2100      	movs	r1, #0
1000d87a:	a801      	add	r0, sp, #4
1000d87c:	4b6a      	ldr	r3, [pc, #424]	; (1000da28 <ble_slave_security_request_handler+0x1c0>)
1000d87e:	4798      	blx	r3
		//@Todo Status is not handled in the Library
	//}

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == slave_sec_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000d880:	8825      	ldrh	r5, [r4, #0]
1000d882:	496a      	ldr	r1, [pc, #424]	; (1000da2c <ble_slave_security_request_handler+0x1c4>)
1000d884:	000a      	movs	r2, r1
1000d886:	2300      	movs	r3, #0
1000d888:	8910      	ldrh	r0, [r2, #8]
1000d88a:	42a8      	cmp	r0, r5
1000d88c:	d116      	bne.n	1000d8bc <ble_slave_security_request_handler+0x54>
1000d88e:	0010      	movs	r0, r2
1000d890:	305e      	adds	r0, #94	; 0x5e
1000d892:	7800      	ldrb	r0, [r0, #0]
1000d894:	2802      	cmp	r0, #2
1000d896:	d111      	bne.n	1000d8bc <ble_slave_security_request_handler+0x54>
		{
			device_found = true;
			ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_STATE;
1000d898:	4864      	ldr	r0, [pc, #400]	; (1000da2c <ble_slave_security_request_handler+0x1c4>)
1000d89a:	015a      	lsls	r2, r3, #5
1000d89c:	1ad6      	subs	r6, r2, r3
1000d89e:	00b6      	lsls	r6, r6, #2
1000d8a0:	1986      	adds	r6, r0, r6
1000d8a2:	365e      	adds	r6, #94	; 0x5e
1000d8a4:	2206      	movs	r2, #6
1000d8a6:	7032      	strb	r2, [r6, #0]
		}
	}
	
	if (device_found)
	{
		if((ble_dev_info[idx].bond_info.auth & AT_BLE_AUTH_NO_MITM_BOND) && (slave_sec_req->bond == true))
1000d8a8:	32f9      	adds	r2, #249	; 0xf9
1000d8aa:	4013      	ands	r3, r2
1000d8ac:	015a      	lsls	r2, r3, #5
1000d8ae:	1ad2      	subs	r2, r2, r3
1000d8b0:	0092      	lsls	r2, r2, #2
1000d8b2:	1882      	adds	r2, r0, r2
1000d8b4:	7d12      	ldrb	r2, [r2, #20]
1000d8b6:	07d0      	lsls	r0, r2, #31
1000d8b8:	d405      	bmi.n	1000d8c6 <ble_slave_security_request_handler+0x5e>
1000d8ba:	e01b      	b.n	1000d8f4 <ble_slave_security_request_handler+0x8c>
1000d8bc:	3301      	adds	r3, #1
1000d8be:	327c      	adds	r2, #124	; 0x7c
		//at_ble_disconnect(slave_sec_req->handle, AT_BLE_AUTH_FAILURE);		
		//return AT_BLE_FAILURE;
		//@Todo Status is not handled in the Library
	//}

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d8c0:	2b05      	cmp	r3, #5
1000d8c2:	d1e1      	bne.n	1000d888 <ble_slave_security_request_handler+0x20>
1000d8c4:	e01e      	b.n	1000d904 <ble_slave_security_request_handler+0x9c>
		}
	}
	
	if (device_found)
	{
		if((ble_dev_info[idx].bond_info.auth & AT_BLE_AUTH_NO_MITM_BOND) && (slave_sec_req->bond == true))
1000d8c6:	78e0      	ldrb	r0, [r4, #3]
1000d8c8:	2800      	cmp	r0, #0
1000d8ca:	d013      	beq.n	1000d8f4 <ble_slave_security_request_handler+0x8c>
		{
			if(at_ble_encryption_start(slave_sec_req->handle, &ble_dev_info[idx].bond_info.peer_ltk, ble_dev_info[idx].bond_info.auth) == AT_BLE_SUCCESS)
1000d8cc:	0159      	lsls	r1, r3, #5
1000d8ce:	1ac9      	subs	r1, r1, r3
1000d8d0:	008b      	lsls	r3, r1, #2
1000d8d2:	4956      	ldr	r1, [pc, #344]	; (1000da2c <ble_slave_security_request_handler+0x1c4>)
1000d8d4:	18c9      	adds	r1, r1, r3
1000d8d6:	311a      	adds	r1, #26
1000d8d8:	8820      	ldrh	r0, [r4, #0]
1000d8da:	4b55      	ldr	r3, [pc, #340]	; (1000da30 <ble_slave_security_request_handler+0x1c8>)
1000d8dc:	4798      	blx	r3
1000d8de:	2800      	cmp	r0, #0
1000d8e0:	d100      	bne.n	1000d8e4 <ble_slave_security_request_handler+0x7c>
1000d8e2:	e09b      	b.n	1000da1c <ble_slave_security_request_handler+0x1b4>
			{
				return  AT_BLE_SUCCESS;
			}
			else
			{
				DBG_LOG("Encryption Not started");
1000d8e4:	4853      	ldr	r0, [pc, #332]	; (1000da34 <ble_slave_security_request_handler+0x1cc>)
1000d8e6:	4b54      	ldr	r3, [pc, #336]	; (1000da38 <ble_slave_security_request_handler+0x1d0>)
1000d8e8:	4798      	blx	r3
1000d8ea:	4854      	ldr	r0, [pc, #336]	; (1000da3c <ble_slave_security_request_handler+0x1d4>)
1000d8ec:	4b54      	ldr	r3, [pc, #336]	; (1000da40 <ble_slave_security_request_handler+0x1d8>)
1000d8ee:	4798      	blx	r3
				return AT_BLE_FAILURE;
1000d8f0:	20e2      	movs	r0, #226	; 0xe2
1000d8f2:	e093      	b.n	1000da1c <ble_slave_security_request_handler+0x1b4>
			}			
		}
		else
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000d8f4:	015a      	lsls	r2, r3, #5
1000d8f6:	1ad3      	subs	r3, r2, r3
1000d8f8:	009b      	lsls	r3, r3, #2
1000d8fa:	4a4c      	ldr	r2, [pc, #304]	; (1000da2c <ble_slave_security_request_handler+0x1c4>)
1000d8fc:	18d3      	adds	r3, r2, r3
1000d8fe:	335e      	adds	r3, #94	; 0x5e
1000d900:	2202      	movs	r2, #2
1000d902:	701a      	strb	r2, [r3, #0]
		}
	}
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == slave_sec_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000d904:	8825      	ldrh	r5, [r4, #0]
1000d906:	2200      	movs	r2, #0
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
		}
	}
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d908:	2300      	movs	r3, #0
	{
		if((ble_dev_info[idx].conn_info.handle == slave_sec_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000d90a:	0016      	movs	r6, r2
1000d90c:	8908      	ldrh	r0, [r1, #8]
1000d90e:	42a8      	cmp	r0, r5
1000d910:	d10d      	bne.n	1000d92e <ble_slave_security_request_handler+0xc6>
1000d912:	0008      	movs	r0, r1
1000d914:	305e      	adds	r0, #94	; 0x5e
1000d916:	7800      	ldrb	r0, [r0, #0]
1000d918:	2802      	cmp	r0, #2
1000d91a:	d108      	bne.n	1000d92e <ble_slave_security_request_handler+0xc6>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRING;
1000d91c:	0152      	lsls	r2, r2, #5
1000d91e:	1b92      	subs	r2, r2, r6
1000d920:	0096      	lsls	r6, r2, #2
1000d922:	4a42      	ldr	r2, [pc, #264]	; (1000da2c <ble_slave_security_request_handler+0x1c4>)
1000d924:	1992      	adds	r2, r2, r6
1000d926:	325e      	adds	r2, #94	; 0x5e
1000d928:	2103      	movs	r1, #3
1000d92a:	7011      	strb	r1, [r2, #0]
			break;
1000d92c:	e005      	b.n	1000d93a <ble_slave_security_request_handler+0xd2>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
		}
	}
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000d92e:	3301      	adds	r3, #1
1000d930:	b2db      	uxtb	r3, r3
1000d932:	3201      	adds	r2, #1
1000d934:	317c      	adds	r1, #124	; 0x7c
1000d936:	2b05      	cmp	r3, #5
1000d938:	d1e7      	bne.n	1000d90a <ble_slave_security_request_handler+0xa2>
			break;
		}
	}
	
	features.desired_auth =  BLE_AUTHENTICATION_LEVEL; 
	features.bond = slave_sec_req->bond;
1000d93a:	aa01      	add	r2, sp, #4
1000d93c:	78e1      	ldrb	r1, [r4, #3]
1000d93e:	7091      	strb	r1, [r2, #2]
	features.mitm_protection = true;
1000d940:	2101      	movs	r1, #1
1000d942:	7051      	strb	r1, [r2, #1]
	/* Device capabilities is display only , key will be generated
	and displayed */
	features.io_cababilities = AT_BLE_IO_CAP_KB_DISPLAY;
1000d944:	3103      	adds	r1, #3
1000d946:	7011      	strb	r1, [r2, #0]

	features.oob_avaiable = false;
			
	/* Distribution of LTK is required */
	if (ble_dev_info[idx].conn_info.peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE)
1000d948:	001f      	movs	r7, r3
1000d94a:	015a      	lsls	r2, r3, #5
1000d94c:	1ad2      	subs	r2, r2, r3
1000d94e:	0092      	lsls	r2, r2, #2
1000d950:	4936      	ldr	r1, [pc, #216]	; (1000da2c <ble_slave_security_request_handler+0x1c4>)
1000d952:	5c52      	ldrb	r2, [r2, r1]
1000d954:	2a02      	cmp	r2, #2
1000d956:	d104      	bne.n	1000d962 <ble_slave_security_request_handler+0xfa>
	{
		features.initiator_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000d958:	aa01      	add	r2, sp, #4
1000d95a:	2103      	movs	r1, #3
1000d95c:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000d95e:	71d1      	strb	r1, [r2, #7]
1000d960:	e003      	b.n	1000d96a <ble_slave_security_request_handler+0x102>
	}
	else
	{
		features.initiator_keys =   AT_BLE_KEY_DIST_ENC;
1000d962:	aa01      	add	r2, sp, #4
1000d964:	2101      	movs	r1, #1
1000d966:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   AT_BLE_KEY_DIST_ENC;
1000d968:	71d1      	strb	r1, [r2, #7]
	}
	features.max_key_size = 16;
1000d96a:	aa01      	add	r2, sp, #4
1000d96c:	2110      	movs	r1, #16
1000d96e:	7151      	strb	r1, [r2, #5]
	features.min_key_size = 16;
1000d970:	7111      	strb	r1, [r2, #4]
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
1000d972:	017a      	lsls	r2, r7, #5
1000d974:	1bd2      	subs	r2, r2, r7
1000d976:	0092      	lsls	r2, r2, #2
1000d978:	492c      	ldr	r1, [pc, #176]	; (1000da2c <ble_slave_security_request_handler+0x1c4>)
1000d97a:	188a      	adds	r2, r1, r2
1000d97c:	7e12      	ldrb	r2, [r2, #24]
1000d97e:	2a40      	cmp	r2, #64	; 0x40
1000d980:	d134      	bne.n	1000d9ec <ble_slave_security_request_handler+0x184>
1000d982:	015a      	lsls	r2, r3, #5
1000d984:	1ad3      	subs	r3, r2, r3
1000d986:	009b      	lsls	r3, r3, #2
1000d988:	469a      	mov	sl, r3
1000d98a:	001e      	movs	r6, r3
1000d98c:	3660      	adds	r6, #96	; 0x60
1000d98e:	1876      	adds	r6, r6, r1
1000d990:	4655      	mov	r5, sl
1000d992:	3568      	adds	r5, #104	; 0x68
1000d994:	186d      	adds	r5, r5, r1
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
		{			
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000d996:	4b2b      	ldr	r3, [pc, #172]	; (1000da44 <ble_slave_security_request_handler+0x1dc>)
1000d998:	4699      	mov	r9, r3
1000d99a:	230f      	movs	r3, #15
1000d99c:	4698      	mov	r8, r3
1000d99e:	47c8      	blx	r9
1000d9a0:	4643      	mov	r3, r8
1000d9a2:	4018      	ands	r0, r3
1000d9a4:	7030      	strb	r0, [r6, #0]
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
1000d9a6:	47c8      	blx	r9
1000d9a8:	4643      	mov	r3, r8
1000d9aa:	4018      	ands	r0, r3
1000d9ac:	74b0      	strb	r0, [r6, #18]
1000d9ae:	3601      	adds	r6, #1
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
1000d9b0:	42ae      	cmp	r6, r5
1000d9b2:	d1f4      	bne.n	1000d99e <ble_slave_security_request_handler+0x136>
1000d9b4:	4656      	mov	r6, sl
1000d9b6:	3670      	adds	r6, #112	; 0x70
1000d9b8:	4a1c      	ldr	r2, [pc, #112]	; (1000da2c <ble_slave_security_request_handler+0x1c4>)
1000d9ba:	18b6      	adds	r6, r6, r2
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000d9bc:	4b21      	ldr	r3, [pc, #132]	; (1000da44 <ble_slave_security_request_handler+0x1dc>)
1000d9be:	4699      	mov	r9, r3
1000d9c0:	230f      	movs	r3, #15
1000d9c2:	4698      	mov	r8, r3
1000d9c4:	47c8      	blx	r9
1000d9c6:	4643      	mov	r3, r8
1000d9c8:	4018      	ands	r0, r3
1000d9ca:	7028      	strb	r0, [r5, #0]
1000d9cc:	3501      	adds	r5, #1
		{			
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
1000d9ce:	42b5      	cmp	r5, r6
1000d9d0:	d1f8      	bne.n	1000d9c4 <ble_slave_security_request_handler+0x15c>
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
		}
		
		ble_dev_info[idx].host_ltk.ediv = rand()&0xffff;
1000d9d2:	4b1c      	ldr	r3, [pc, #112]	; (1000da44 <ble_slave_security_request_handler+0x1dc>)
1000d9d4:	4798      	blx	r3
1000d9d6:	017b      	lsls	r3, r7, #5
1000d9d8:	1bdb      	subs	r3, r3, r7
1000d9da:	009b      	lsls	r3, r3, #2
1000d9dc:	4a13      	ldr	r2, [pc, #76]	; (1000da2c <ble_slave_security_request_handler+0x1c4>)
1000d9de:	18d3      	adds	r3, r2, r3
1000d9e0:	001a      	movs	r2, r3
1000d9e2:	3270      	adds	r2, #112	; 0x70
1000d9e4:	8010      	strh	r0, [r2, #0]
		ble_dev_info[idx].host_ltk.key_size = 16;
1000d9e6:	337a      	adds	r3, #122	; 0x7a
1000d9e8:	2210      	movs	r2, #16
1000d9ea:	701a      	strb	r2, [r3, #0]
	{
		/* Bonding information already exists */
		
	}

	if(at_ble_authenticate(slave_sec_req->handle, &features, &ble_dev_info[idx].host_ltk, NULL) != AT_BLE_SUCCESS)
1000d9ec:	017a      	lsls	r2, r7, #5
1000d9ee:	1bd7      	subs	r7, r2, r7
1000d9f0:	00bf      	lsls	r7, r7, #2
1000d9f2:	3760      	adds	r7, #96	; 0x60
1000d9f4:	4a0d      	ldr	r2, [pc, #52]	; (1000da2c <ble_slave_security_request_handler+0x1c4>)
1000d9f6:	18ba      	adds	r2, r7, r2
1000d9f8:	8820      	ldrh	r0, [r4, #0]
1000d9fa:	2300      	movs	r3, #0
1000d9fc:	a901      	add	r1, sp, #4
1000d9fe:	4c12      	ldr	r4, [pc, #72]	; (1000da48 <ble_slave_security_request_handler+0x1e0>)
1000da00:	47a0      	blx	r4
1000da02:	2800      	cmp	r0, #0
1000da04:	d00a      	beq.n	1000da1c <ble_slave_security_request_handler+0x1b4>
	{
		features.bond = false;
1000da06:	ab01      	add	r3, sp, #4
1000da08:	2200      	movs	r2, #0
1000da0a:	709a      	strb	r2, [r3, #2]
		features.mitm_protection = false;
1000da0c:	705a      	strb	r2, [r3, #1]
		DBG_LOG("Slave Security Req - Authentication Failed");
1000da0e:	4809      	ldr	r0, [pc, #36]	; (1000da34 <ble_slave_security_request_handler+0x1cc>)
1000da10:	4b09      	ldr	r3, [pc, #36]	; (1000da38 <ble_slave_security_request_handler+0x1d0>)
1000da12:	4798      	blx	r3
1000da14:	480d      	ldr	r0, [pc, #52]	; (1000da4c <ble_slave_security_request_handler+0x1e4>)
1000da16:	4b0a      	ldr	r3, [pc, #40]	; (1000da40 <ble_slave_security_request_handler+0x1d8>)
1000da18:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000da1a:	20e2      	movs	r0, #226	; 0xe2
	}
	return AT_BLE_SUCCESS;
}
1000da1c:	b004      	add	sp, #16
1000da1e:	bc1c      	pop	{r2, r3, r4}
1000da20:	4690      	mov	r8, r2
1000da22:	4699      	mov	r9, r3
1000da24:	46a2      	mov	sl, r4
1000da26:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000da28:	1001498d 	.word	0x1001498d
1000da2c:	10019b3c 	.word	0x10019b3c
1000da30:	1001111d 	.word	0x1001111d
1000da34:	10015d9c 	.word	0x10015d9c
1000da38:	10014bf5 	.word	0x10014bf5
1000da3c:	10017254 	.word	0x10017254
1000da40:	10014ad5 	.word	0x10014ad5
1000da44:	10014c09 	.word	0x10014c09
1000da48:	10010f31 	.word	0x10010f31
1000da4c:	1001726c 	.word	0x1001726c

1000da50 <ble_pair_request_handler>:

/** @brief function handles pair request */
at_ble_status_t ble_pair_request_handler(void *params)
{
1000da50:	b5f0      	push	{r4, r5, r6, r7, lr}
1000da52:	465f      	mov	r7, fp
1000da54:	4656      	mov	r6, sl
1000da56:	464d      	mov	r5, r9
1000da58:	4644      	mov	r4, r8
1000da5a:	b4f0      	push	{r4, r5, r6, r7}
1000da5c:	b085      	sub	sp, #20
1000da5e:	4680      	mov	r8, r0
	at_ble_pair_request_t* pair_req;
	pair_req = (at_ble_pair_request_t*)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == pair_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000da60:	8804      	ldrh	r4, [r0, #0]
1000da62:	4a54      	ldr	r2, [pc, #336]	; (1000dbb4 <ble_pair_request_handler+0x164>)
1000da64:	2100      	movs	r1, #0
	at_ble_pair_features_t features;
	uint8_t i = 0, idx;
	at_ble_pair_request_t* pair_req;
	pair_req = (at_ble_pair_request_t*)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000da66:	2300      	movs	r3, #0
	{
		if((ble_dev_info[idx].conn_info.handle == pair_req->handle) && (ble_dev_info[idx].conn_state == BLE_DEVICE_CONNECTED))
1000da68:	8910      	ldrh	r0, [r2, #8]
1000da6a:	42a0      	cmp	r0, r4
1000da6c:	d10d      	bne.n	1000da8a <ble_pair_request_handler+0x3a>
1000da6e:	0010      	movs	r0, r2
1000da70:	305e      	adds	r0, #94	; 0x5e
1000da72:	7800      	ldrb	r0, [r0, #0]
1000da74:	2802      	cmp	r0, #2
1000da76:	d108      	bne.n	1000da8a <ble_pair_request_handler+0x3a>
		{
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRING;
1000da78:	014a      	lsls	r2, r1, #5
1000da7a:	1a52      	subs	r2, r2, r1
1000da7c:	0095      	lsls	r5, r2, #2
1000da7e:	4a4d      	ldr	r2, [pc, #308]	; (1000dbb4 <ble_pair_request_handler+0x164>)
1000da80:	1952      	adds	r2, r2, r5
1000da82:	325e      	adds	r2, #94	; 0x5e
1000da84:	2103      	movs	r1, #3
1000da86:	7011      	strb	r1, [r2, #0]
			break;
1000da88:	e005      	b.n	1000da96 <ble_pair_request_handler+0x46>
	at_ble_pair_features_t features;
	uint8_t i = 0, idx;
	at_ble_pair_request_t* pair_req;
	pair_req = (at_ble_pair_request_t*)params;
	
	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000da8a:	3301      	adds	r3, #1
1000da8c:	b2db      	uxtb	r3, r3
1000da8e:	3101      	adds	r1, #1
1000da90:	327c      	adds	r2, #124	; 0x7c
1000da92:	2b05      	cmp	r3, #5
1000da94:	d1e8      	bne.n	1000da68 <ble_pair_request_handler+0x18>
			ble_dev_info[idx].conn_state = BLE_DEVICE_PAIRING;
			break;
		}
	}
	
	features.desired_auth =  BLE_AUTHENTICATION_LEVEL; 
1000da96:	aa01      	add	r2, sp, #4
1000da98:	2100      	movs	r1, #0
1000da9a:	7211      	strb	r1, [r2, #8]
	features.bond = BLE_BOND_REQ;
1000da9c:	7091      	strb	r1, [r2, #2]
	features.mitm_protection = BLE_MITM_REQ;
1000da9e:	7051      	strb	r1, [r2, #1]
	/* Device capabilities is display only , key will be generated
	and displayed */
	features.io_cababilities = BLE_IO_CAPABALITIES;
1000daa0:	2003      	movs	r0, #3
1000daa2:	7010      	strb	r0, [r2, #0]
	features.oob_avaiable = BLE_OOB_REQ;
1000daa4:	70d1      	strb	r1, [r2, #3]
	
	/* Distribution of LTK is required */
	if (ble_dev_info[idx].conn_info.peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE)
1000daa6:	001e      	movs	r6, r3
1000daa8:	015a      	lsls	r2, r3, #5
1000daaa:	1ad2      	subs	r2, r2, r3
1000daac:	0092      	lsls	r2, r2, #2
1000daae:	4941      	ldr	r1, [pc, #260]	; (1000dbb4 <ble_pair_request_handler+0x164>)
1000dab0:	5c52      	ldrb	r2, [r2, r1]
1000dab2:	2a02      	cmp	r2, #2
1000dab4:	d104      	bne.n	1000dac0 <ble_pair_request_handler+0x70>
	{
		/* Distribution of IRK is required */
		features.initiator_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000dab6:	aa01      	add	r2, sp, #4
1000dab8:	2103      	movs	r1, #3
1000daba:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   (at_ble_key_dis_t)(AT_BLE_KEY_DIST_ENC | AT_BLE_KEY_DIST_ID);
1000dabc:	71d1      	strb	r1, [r2, #7]
1000dabe:	e003      	b.n	1000dac8 <ble_pair_request_handler+0x78>
	}
	else
	{
		features.initiator_keys =   AT_BLE_KEY_DIST_ENC;
1000dac0:	aa01      	add	r2, sp, #4
1000dac2:	2101      	movs	r1, #1
1000dac4:	7191      	strb	r1, [r2, #6]
		features.responder_keys =   AT_BLE_KEY_DIST_ENC;
1000dac6:	71d1      	strb	r1, [r2, #7]
	}
			
	features.max_key_size = 16;
1000dac8:	aa01      	add	r2, sp, #4
1000daca:	2110      	movs	r1, #16
1000dacc:	7151      	strb	r1, [r2, #5]
	features.min_key_size = 16;
1000dace:	7111      	strb	r1, [r2, #4]
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
1000dad0:	0172      	lsls	r2, r6, #5
1000dad2:	1b92      	subs	r2, r2, r6
1000dad4:	0092      	lsls	r2, r2, #2
1000dad6:	4937      	ldr	r1, [pc, #220]	; (1000dbb4 <ble_pair_request_handler+0x164>)
1000dad8:	188a      	adds	r2, r1, r2
1000dada:	7e12      	ldrb	r2, [r2, #24]
1000dadc:	2a40      	cmp	r2, #64	; 0x40
1000dade:	d142      	bne.n	1000db66 <ble_pair_request_handler+0x116>
1000dae0:	015f      	lsls	r7, r3, #5
1000dae2:	1afb      	subs	r3, r7, r3
1000dae4:	009b      	lsls	r3, r3, #2
1000dae6:	469b      	mov	fp, r3
1000dae8:	001c      	movs	r4, r3
1000daea:	3460      	adds	r4, #96	; 0x60
1000daec:	1864      	adds	r4, r4, r1
1000daee:	465d      	mov	r5, fp
1000daf0:	3568      	adds	r5, #104	; 0x68
1000daf2:	186d      	adds	r5, r5, r1
1000daf4:	0027      	movs	r7, r4
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
		{						
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000daf6:	4b30      	ldr	r3, [pc, #192]	; (1000dbb8 <ble_pair_request_handler+0x168>)
1000daf8:	469a      	mov	sl, r3
1000dafa:	230f      	movs	r3, #15
1000dafc:	4699      	mov	r9, r3
1000dafe:	47d0      	blx	sl
1000db00:	464b      	mov	r3, r9
1000db02:	4018      	ands	r0, r3
1000db04:	7038      	strb	r0, [r7, #0]
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
1000db06:	47d0      	blx	sl
1000db08:	464b      	mov	r3, r9
1000db0a:	4018      	ands	r0, r3
1000db0c:	74b8      	strb	r0, [r7, #18]
1000db0e:	3701      	adds	r7, #1
	
	/* Check if fresh pairing requested */
	if (ble_dev_info[idx].bond_info.status == AT_BLE_GAP_INVALID_PARAM)
	{
		/* Generate LTK */
		for(i=0; i<8; i++)
1000db10:	42af      	cmp	r7, r5
1000db12:	d1f4      	bne.n	1000dafe <ble_pair_request_handler+0xae>
1000db14:	465b      	mov	r3, fp
1000db16:	3370      	adds	r3, #112	; 0x70
1000db18:	4f26      	ldr	r7, [pc, #152]	; (1000dbb4 <ble_pair_request_handler+0x164>)
1000db1a:	19df      	adds	r7, r3, r7
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
1000db1c:	4b26      	ldr	r3, [pc, #152]	; (1000dbb8 <ble_pair_request_handler+0x168>)
1000db1e:	469a      	mov	sl, r3
1000db20:	230f      	movs	r3, #15
1000db22:	4699      	mov	r9, r3
1000db24:	47d0      	blx	sl
1000db26:	464b      	mov	r3, r9
1000db28:	4018      	ands	r0, r3
1000db2a:	7028      	strb	r0, [r5, #0]
1000db2c:	3501      	adds	r5, #1
		{						
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
			ble_dev_info[idx].host_ltk.nb[i] = rand()&0x0f;
		}
				
		for(i=8 ; i<16 ;i++)
1000db2e:	42bd      	cmp	r5, r7
1000db30:	d1f8      	bne.n	1000db24 <ble_pair_request_handler+0xd4>
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
		}
		DBG_LOG_DEV("Generated LTK: ");
1000db32:	4822      	ldr	r0, [pc, #136]	; (1000dbbc <ble_pair_request_handler+0x16c>)
1000db34:	4b22      	ldr	r3, [pc, #136]	; (1000dbc0 <ble_pair_request_handler+0x170>)
1000db36:	4798      	blx	r3
1000db38:	4822      	ldr	r0, [pc, #136]	; (1000dbc4 <ble_pair_request_handler+0x174>)
1000db3a:	4b23      	ldr	r3, [pc, #140]	; (1000dbc8 <ble_pair_request_handler+0x178>)
1000db3c:	4798      	blx	r3
		for (i = 0; i < 16; i++)
		{
			DBG_LOG_CONT_DEV("0x%02X ", ble_dev_info[idx].host_ltk.key[i]);
1000db3e:	4d22      	ldr	r5, [pc, #136]	; (1000dbc8 <ble_pair_request_handler+0x178>)
1000db40:	7821      	ldrb	r1, [r4, #0]
1000db42:	4822      	ldr	r0, [pc, #136]	; (1000dbcc <ble_pair_request_handler+0x17c>)
1000db44:	47a8      	blx	r5
1000db46:	3401      	adds	r4, #1
		for(i=8 ; i<16 ;i++)
		{
			ble_dev_info[idx].host_ltk.key[i] = rand()&0x0f;
		}
		DBG_LOG_DEV("Generated LTK: ");
		for (i = 0; i < 16; i++)
1000db48:	42bc      	cmp	r4, r7
1000db4a:	d1f9      	bne.n	1000db40 <ble_pair_request_handler+0xf0>
		{
			DBG_LOG_CONT_DEV("0x%02X ", ble_dev_info[idx].host_ltk.key[i]);
		}
		
		ble_dev_info[idx].host_ltk.ediv = rand()&0xffff;
1000db4c:	4b1a      	ldr	r3, [pc, #104]	; (1000dbb8 <ble_pair_request_handler+0x168>)
1000db4e:	4798      	blx	r3
1000db50:	0173      	lsls	r3, r6, #5
1000db52:	1b9b      	subs	r3, r3, r6
1000db54:	009b      	lsls	r3, r3, #2
1000db56:	4a17      	ldr	r2, [pc, #92]	; (1000dbb4 <ble_pair_request_handler+0x164>)
1000db58:	18d3      	adds	r3, r2, r3
1000db5a:	001a      	movs	r2, r3
1000db5c:	3270      	adds	r2, #112	; 0x70
1000db5e:	8010      	strh	r0, [r2, #0]
		ble_dev_info[idx].host_ltk.key_size = 16;
1000db60:	337a      	adds	r3, #122	; 0x7a
1000db62:	2210      	movs	r2, #16
1000db64:	701a      	strb	r2, [r3, #0]
		/* Bonding information already exists */
		
	}

	/* Send pairing response */
	DBG_LOG_DEV("Sending pairing response");
1000db66:	4815      	ldr	r0, [pc, #84]	; (1000dbbc <ble_pair_request_handler+0x16c>)
1000db68:	4b15      	ldr	r3, [pc, #84]	; (1000dbc0 <ble_pair_request_handler+0x170>)
1000db6a:	4798      	blx	r3
1000db6c:	4818      	ldr	r0, [pc, #96]	; (1000dbd0 <ble_pair_request_handler+0x180>)
1000db6e:	4b16      	ldr	r3, [pc, #88]	; (1000dbc8 <ble_pair_request_handler+0x178>)
1000db70:	4798      	blx	r3

	if(at_ble_authenticate(pair_req->handle, &features, &ble_dev_info[idx].host_ltk, NULL) != AT_BLE_SUCCESS)
1000db72:	0173      	lsls	r3, r6, #5
1000db74:	1b9b      	subs	r3, r3, r6
1000db76:	009b      	lsls	r3, r3, #2
1000db78:	3360      	adds	r3, #96	; 0x60
1000db7a:	4a0e      	ldr	r2, [pc, #56]	; (1000dbb4 <ble_pair_request_handler+0x164>)
1000db7c:	189a      	adds	r2, r3, r2
1000db7e:	4643      	mov	r3, r8
1000db80:	8818      	ldrh	r0, [r3, #0]
1000db82:	2300      	movs	r3, #0
1000db84:	a901      	add	r1, sp, #4
1000db86:	4c13      	ldr	r4, [pc, #76]	; (1000dbd4 <ble_pair_request_handler+0x184>)
1000db88:	47a0      	blx	r4
1000db8a:	2800      	cmp	r0, #0
1000db8c:	d00a      	beq.n	1000dba4 <ble_pair_request_handler+0x154>
	{
		features.bond = false;
1000db8e:	ab01      	add	r3, sp, #4
1000db90:	2200      	movs	r2, #0
1000db92:	709a      	strb	r2, [r3, #2]
		features.mitm_protection = false;
1000db94:	705a      	strb	r2, [r3, #1]
		DBG_LOG("Pair Request - Authentication Failed");
1000db96:	4809      	ldr	r0, [pc, #36]	; (1000dbbc <ble_pair_request_handler+0x16c>)
1000db98:	4b09      	ldr	r3, [pc, #36]	; (1000dbc0 <ble_pair_request_handler+0x170>)
1000db9a:	4798      	blx	r3
1000db9c:	480e      	ldr	r0, [pc, #56]	; (1000dbd8 <ble_pair_request_handler+0x188>)
1000db9e:	4b0a      	ldr	r3, [pc, #40]	; (1000dbc8 <ble_pair_request_handler+0x178>)
1000dba0:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000dba2:	20e2      	movs	r0, #226	; 0xe2
	}
	return AT_BLE_SUCCESS;
}
1000dba4:	b005      	add	sp, #20
1000dba6:	bc3c      	pop	{r2, r3, r4, r5}
1000dba8:	4690      	mov	r8, r2
1000dbaa:	4699      	mov	r9, r3
1000dbac:	46a2      	mov	sl, r4
1000dbae:	46ab      	mov	fp, r5
1000dbb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000dbb2:	46c0      	nop			; (mov r8, r8)
1000dbb4:	10019b3c 	.word	0x10019b3c
1000dbb8:	10014c09 	.word	0x10014c09
1000dbbc:	10015d9c 	.word	0x10015d9c
1000dbc0:	10014bf5 	.word	0x10014bf5
1000dbc4:	10017298 	.word	0x10017298
1000dbc8:	10014ad5 	.word	0x10014ad5
1000dbcc:	100172a8 	.word	0x100172a8
1000dbd0:	100172b0 	.word	0x100172b0
1000dbd4:	10010f31 	.word	0x10010f31
1000dbd8:	100172cc 	.word	0x100172cc

1000dbdc <ble_pair_key_request_handler>:

/** @brief function handles pair key request */
at_ble_status_t ble_pair_key_request_handler (void *params)
{
1000dbdc:	b5f0      	push	{r4, r5, r6, r7, lr}
1000dbde:	b085      	sub	sp, #20
1000dbe0:	0005      	movs	r5, r0
	at_ble_pair_key_request_t *pair_key;
	pair_key = (at_ble_pair_key_request_t *)params;
	/* Passkey has fixed value in this example MSB */
	uint8_t passkey[6]={'1','2','3','4','5','6'};
1000dbe2:	2206      	movs	r2, #6
1000dbe4:	493d      	ldr	r1, [pc, #244]	; (1000dcdc <ble_pair_key_request_handler+0x100>)
1000dbe6:	a802      	add	r0, sp, #8
1000dbe8:	4e3d      	ldr	r6, [pc, #244]	; (1000dce0 <ble_pair_key_request_handler+0x104>)
1000dbea:	47b0      	blx	r6
	uint8_t idx = 0;
        uint8_t pin;
        
	at_ble_pair_key_request_t pair_key_request;
        
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
1000dbec:	ac01      	add	r4, sp, #4
1000dbee:	2204      	movs	r2, #4
1000dbf0:	0029      	movs	r1, r5
1000dbf2:	0020      	movs	r0, r4
1000dbf4:	47b0      	blx	r6
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
1000dbf6:	78e3      	ldrb	r3, [r4, #3]
1000dbf8:	2b00      	cmp	r3, #0
1000dbfa:	d162      	bne.n	1000dcc2 <ble_pair_key_request_handler+0xe6>
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
1000dbfc:	4839      	ldr	r0, [pc, #228]	; (1000dce4 <ble_pair_key_request_handler+0x108>)
1000dbfe:	4b3a      	ldr	r3, [pc, #232]	; (1000dce8 <ble_pair_key_request_handler+0x10c>)
1000dc00:	4798      	blx	r3
1000dc02:	483a      	ldr	r0, [pc, #232]	; (1000dcec <ble_pair_key_request_handler+0x110>)
1000dc04:	4b3a      	ldr	r3, [pc, #232]	; (1000dcf0 <ble_pair_key_request_handler+0x114>)
1000dc06:	4798      	blx	r3
1000dc08:	2600      	movs	r6, #0
		for (idx = 0; idx < 6;) {          
			pin = getchar_b11_timeout(CHECK_PAIRING_KEY_TIME_OUT);
1000dc0a:	4c3a      	ldr	r4, [pc, #232]	; (1000dcf4 <ble_pair_key_request_handler+0x118>)
				return AT_BLE_FAILURE;
			}
			
			if ((pin >= '0') && ( pin <= '9')) {
			  passkey[idx++] = pin;
			  DBG_LOG_CONT("%c", pin);
1000dc0c:	27ff      	movs	r7, #255	; 0xff
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
		for (idx = 0; idx < 6;) {          
			pin = getchar_b11_timeout(CHECK_PAIRING_KEY_TIME_OUT);
1000dc0e:	201e      	movs	r0, #30
1000dc10:	47a0      	blx	r4
1000dc12:	b2c3      	uxtb	r3, r0

			if (!pin) {
1000dc14:	2b00      	cmp	r3, #0
1000dc16:	d11a      	bne.n	1000dc4e <ble_pair_key_request_handler+0x72>
			DBG_LOG("Pin Timeout");
1000dc18:	4f32      	ldr	r7, [pc, #200]	; (1000dce4 <ble_pair_key_request_handler+0x108>)
1000dc1a:	0038      	movs	r0, r7
1000dc1c:	4e32      	ldr	r6, [pc, #200]	; (1000dce8 <ble_pair_key_request_handler+0x10c>)
1000dc1e:	47b0      	blx	r6
1000dc20:	4835      	ldr	r0, [pc, #212]	; (1000dcf8 <ble_pair_key_request_handler+0x11c>)
1000dc22:	4c33      	ldr	r4, [pc, #204]	; (1000dcf0 <ble_pair_key_request_handler+0x114>)
1000dc24:	47a0      	blx	r4
				DBG_LOG("Disconnecting ...");
1000dc26:	0038      	movs	r0, r7
1000dc28:	47b0      	blx	r6
1000dc2a:	4834      	ldr	r0, [pc, #208]	; (1000dcfc <ble_pair_key_request_handler+0x120>)
1000dc2c:	47a0      	blx	r4
				if (!(at_ble_disconnect(pair_key->handle,
1000dc2e:	8828      	ldrh	r0, [r5, #0]
1000dc30:	2113      	movs	r1, #19
1000dc32:	4b33      	ldr	r3, [pc, #204]	; (1000dd00 <ble_pair_key_request_handler+0x124>)
1000dc34:	4798      	blx	r3
1000dc36:	0003      	movs	r3, r0
							AT_BLE_TERMINATED_BY_USER) == AT_BLE_SUCCESS)) {
					DBG_LOG("Disconnect Request Failed");
				}
				return AT_BLE_FAILURE;
1000dc38:	20e2      	movs	r0, #226	; 0xe2
			pin = getchar_b11_timeout(CHECK_PAIRING_KEY_TIME_OUT);

			if (!pin) {
			DBG_LOG("Pin Timeout");
				DBG_LOG("Disconnecting ...");
				if (!(at_ble_disconnect(pair_key->handle,
1000dc3a:	2b00      	cmp	r3, #0
1000dc3c:	d04c      	beq.n	1000dcd8 <ble_pair_key_request_handler+0xfc>
							AT_BLE_TERMINATED_BY_USER) == AT_BLE_SUCCESS)) {
					DBG_LOG("Disconnect Request Failed");
1000dc3e:	4829      	ldr	r0, [pc, #164]	; (1000dce4 <ble_pair_key_request_handler+0x108>)
1000dc40:	4b29      	ldr	r3, [pc, #164]	; (1000dce8 <ble_pair_key_request_handler+0x10c>)
1000dc42:	4798      	blx	r3
1000dc44:	482f      	ldr	r0, [pc, #188]	; (1000dd04 <ble_pair_key_request_handler+0x128>)
1000dc46:	4b2a      	ldr	r3, [pc, #168]	; (1000dcf0 <ble_pair_key_request_handler+0x114>)
1000dc48:	4798      	blx	r3
				}
				return AT_BLE_FAILURE;
1000dc4a:	20e2      	movs	r0, #226	; 0xe2
1000dc4c:	e044      	b.n	1000dcd8 <ble_pair_key_request_handler+0xfc>
			}
			
			if ((pin >= '0') && ( pin <= '9')) {
1000dc4e:	001a      	movs	r2, r3
1000dc50:	3a30      	subs	r2, #48	; 0x30
1000dc52:	2a09      	cmp	r2, #9
1000dc54:	d8db      	bhi.n	1000dc0e <ble_pair_key_request_handler+0x32>
			  passkey[idx++] = pin;
1000dc56:	aa02      	add	r2, sp, #8
1000dc58:	54b3      	strb	r3, [r6, r2]
			  DBG_LOG_CONT("%c", pin);
1000dc5a:	4038      	ands	r0, r7
1000dc5c:	4b2a      	ldr	r3, [pc, #168]	; (1000dd08 <ble_pair_key_request_handler+0x12c>)
1000dc5e:	4798      	blx	r3
1000dc60:	3601      	adds	r6, #1
        
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
		for (idx = 0; idx < 6;) {          
1000dc62:	2e06      	cmp	r6, #6
1000dc64:	d026      	beq.n	1000dcb4 <ble_pair_key_request_handler+0xd8>
1000dc66:	e7d2      	b.n	1000dc0e <ble_pair_key_request_handler+0x32>
          {
            DBG_LOG("Entered Pass-code:");
          }
          else
          {
            DBG_LOG("Please Enter the following Pass-code(on other Device):");
1000dc68:	481e      	ldr	r0, [pc, #120]	; (1000dce4 <ble_pair_key_request_handler+0x108>)
1000dc6a:	4b1f      	ldr	r3, [pc, #124]	; (1000dce8 <ble_pair_key_request_handler+0x10c>)
1000dc6c:	4798      	blx	r3
1000dc6e:	4827      	ldr	r0, [pc, #156]	; (1000dd0c <ble_pair_key_request_handler+0x130>)
1000dc70:	4b1f      	ldr	r3, [pc, #124]	; (1000dcf0 <ble_pair_key_request_handler+0x114>)
1000dc72:	4798      	blx	r3
	at_ble_pair_key_request_t pair_key_request;
        
	memcpy((uint8_t *)&pair_key_request, pair_key, sizeof(at_ble_pair_key_request_t));
	
	if (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY) {
		DBG_LOG("Enter the Passkey(6-Digit) in Terminal:");
1000dc74:	2400      	movs	r4, #0
          
          /* Convert passkey to ASCII format */
          for(idx=0; idx<AT_BLE_PASSKEY_LEN; idx++)
          {
                  passkey[idx] = (passkey[idx]);
                  DBG_LOG_CONT("%c",passkey[idx]);
1000dc76:	4e24      	ldr	r6, [pc, #144]	; (1000dd08 <ble_pair_key_request_handler+0x12c>)
          }
          
          /* Convert passkey to ASCII format */
          for(idx=0; idx<AT_BLE_PASSKEY_LEN; idx++)
          {
                  passkey[idx] = (passkey[idx]);
1000dc78:	ab02      	add	r3, sp, #8
                  DBG_LOG_CONT("%c",passkey[idx]);
1000dc7a:	5ce0      	ldrb	r0, [r4, r3]
1000dc7c:	47b0      	blx	r6
1000dc7e:	3401      	adds	r4, #1
          {
            DBG_LOG("Please Enter the following Pass-code(on other Device):");
          }
          
          /* Convert passkey to ASCII format */
          for(idx=0; idx<AT_BLE_PASSKEY_LEN; idx++)
1000dc80:	2c06      	cmp	r4, #6
1000dc82:	d1f9      	bne.n	1000dc78 <ble_pair_key_request_handler+0x9c>
          {
                  passkey[idx] = (passkey[idx]);
                  DBG_LOG_CONT("%c",passkey[idx]);
          }		
          
          if(!((at_ble_pair_key_reply(pair_key->handle, pair_key_request.type, passkey)) == AT_BLE_SUCCESS))
1000dc84:	ab01      	add	r3, sp, #4
1000dc86:	7899      	ldrb	r1, [r3, #2]
1000dc88:	8828      	ldrh	r0, [r5, #0]
1000dc8a:	aa02      	add	r2, sp, #8
1000dc8c:	4b20      	ldr	r3, [pc, #128]	; (1000dd10 <ble_pair_key_request_handler+0x134>)
1000dc8e:	4798      	blx	r3
1000dc90:	2800      	cmp	r0, #0
1000dc92:	d021      	beq.n	1000dcd8 <ble_pair_key_request_handler+0xfc>
          {
                  DBG_LOG("Pair-key reply failed");
1000dc94:	4813      	ldr	r0, [pc, #76]	; (1000dce4 <ble_pair_key_request_handler+0x108>)
1000dc96:	4b14      	ldr	r3, [pc, #80]	; (1000dce8 <ble_pair_key_request_handler+0x10c>)
1000dc98:	4798      	blx	r3
1000dc9a:	481e      	ldr	r0, [pc, #120]	; (1000dd14 <ble_pair_key_request_handler+0x138>)
1000dc9c:	4b14      	ldr	r3, [pc, #80]	; (1000dcf0 <ble_pair_key_request_handler+0x114>)
1000dc9e:	4798      	blx	r3
		if(pair_key_request.type == AT_BLE_PAIR_OOB)
		{
			DBG_LOG("OOB Feature Not supported");
		}
	}
	return AT_BLE_SUCCESS;	
1000dca0:	2000      	movs	r0, #0
1000dca2:	e019      	b.n	1000dcd8 <ble_pair_key_request_handler+0xfc>
	}
	else 
	{
		if(pair_key_request.type == AT_BLE_PAIR_OOB)
		{
			DBG_LOG("OOB Feature Not supported");
1000dca4:	480f      	ldr	r0, [pc, #60]	; (1000dce4 <ble_pair_key_request_handler+0x108>)
1000dca6:	4b10      	ldr	r3, [pc, #64]	; (1000dce8 <ble_pair_key_request_handler+0x10c>)
1000dca8:	4798      	blx	r3
1000dcaa:	481b      	ldr	r0, [pc, #108]	; (1000dd18 <ble_pair_key_request_handler+0x13c>)
1000dcac:	4b10      	ldr	r3, [pc, #64]	; (1000dcf0 <ble_pair_key_request_handler+0x114>)
1000dcae:	4798      	blx	r3
		}
	}
	return AT_BLE_SUCCESS;	
1000dcb0:	2000      	movs	r0, #0
1000dcb2:	e011      	b.n	1000dcd8 <ble_pair_key_request_handler+0xfc>
	if(((pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_DISPLAY) &&
	   (pair_key_request.type == AT_BLE_PAIR_PASSKEY)) || (pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY))
	{
          if(pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_ENTRY)
          {
            DBG_LOG("Entered Pass-code:");
1000dcb4:	480b      	ldr	r0, [pc, #44]	; (1000dce4 <ble_pair_key_request_handler+0x108>)
1000dcb6:	4b0c      	ldr	r3, [pc, #48]	; (1000dce8 <ble_pair_key_request_handler+0x10c>)
1000dcb8:	4798      	blx	r3
1000dcba:	4818      	ldr	r0, [pc, #96]	; (1000dd1c <ble_pair_key_request_handler+0x140>)
1000dcbc:	4b0c      	ldr	r3, [pc, #48]	; (1000dcf0 <ble_pair_key_request_handler+0x114>)
1000dcbe:	4798      	blx	r3
1000dcc0:	e7d8      	b.n	1000dc74 <ble_pair_key_request_handler+0x98>
			} 
	  }
	}	
	
	/* Display passkey */
	if(((pair_key_request.passkey_type == AT_BLE_PAIR_PASSKEY_DISPLAY) &&
1000dcc2:	ab01      	add	r3, sp, #4
1000dcc4:	885a      	ldrh	r2, [r3, #2]
1000dcc6:	2380      	movs	r3, #128	; 0x80
1000dcc8:	005b      	lsls	r3, r3, #1
1000dcca:	429a      	cmp	r2, r3
1000dccc:	d0cc      	beq.n	1000dc68 <ble_pair_key_request_handler+0x8c>
                  DBG_LOG("Pair-key reply failed");
          }
	}
	else 
	{
		if(pair_key_request.type == AT_BLE_PAIR_OOB)
1000dcce:	ab01      	add	r3, sp, #4
1000dcd0:	789b      	ldrb	r3, [r3, #2]
1000dcd2:	2b01      	cmp	r3, #1
1000dcd4:	d0e6      	beq.n	1000dca4 <ble_pair_key_request_handler+0xc8>
		{
			DBG_LOG("OOB Feature Not supported");
		}
	}
	return AT_BLE_SUCCESS;	
1000dcd6:	2000      	movs	r0, #0
}
1000dcd8:	b005      	add	sp, #20
1000dcda:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000dcdc:	10016eb4 	.word	0x10016eb4
1000dce0:	1001497b 	.word	0x1001497b
1000dce4:	10015d9c 	.word	0x10015d9c
1000dce8:	10014bf5 	.word	0x10014bf5
1000dcec:	100172f4 	.word	0x100172f4
1000dcf0:	10014ad5 	.word	0x10014ad5
1000dcf4:	1000ea05 	.word	0x1000ea05
1000dcf8:	1001731c 	.word	0x1001731c
1000dcfc:	10017328 	.word	0x10017328
1000dd00:	10010539 	.word	0x10010539
1000dd04:	100171d4 	.word	0x100171d4
1000dd08:	10014b09 	.word	0x10014b09
1000dd0c:	1001733c 	.word	0x1001733c
1000dd10:	10011061 	.word	0x10011061
1000dd14:	10017374 	.word	0x10017374
1000dd18:	1001738c 	.word	0x1001738c
1000dd1c:	100173a8 	.word	0x100173a8

1000dd20 <ble_encryption_request_handler>:
	return AT_BLE_SUCCESS;
}

/** @brief function handles encryption requests */
at_ble_status_t ble_encryption_request_handler(void *params)
{
1000dd20:	b5f0      	push	{r4, r5, r6, r7, lr}
1000dd22:	465f      	mov	r7, fp
1000dd24:	4656      	mov	r6, sl
1000dd26:	464d      	mov	r5, r9
1000dd28:	b4e0      	push	{r5, r6, r7}
1000dd2a:	0006      	movs	r6, r0
	uint8_t idx;
	enc_req = (at_ble_encryption_request_t *)params;

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
	{
		if((ble_dev_info[idx].conn_info.handle == enc_req->handle) && (ble_dev_info[idx].conn_state != BLE_DEVICE_DISCONNECTED) &&
1000dd2c:	8800      	ldrh	r0, [r0, #0]
1000dd2e:	4b49      	ldr	r3, [pc, #292]	; (1000de54 <ble_encryption_request_handler+0x134>)
1000dd30:	2200      	movs	r2, #0
	bool key_found = false;
	bool device_found = false;
	uint8_t idx;
	enc_req = (at_ble_encryption_request_t *)params;

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000dd32:	2400      	movs	r4, #0
	{
		if((ble_dev_info[idx].conn_info.handle == enc_req->handle) && (ble_dev_info[idx].conn_state != BLE_DEVICE_DISCONNECTED) &&
1000dd34:	8919      	ldrh	r1, [r3, #8]
1000dd36:	4281      	cmp	r1, r0
1000dd38:	d137      	bne.n	1000ddaa <ble_encryption_request_handler+0x8a>
1000dd3a:	0019      	movs	r1, r3
1000dd3c:	315e      	adds	r1, #94	; 0x5e
1000dd3e:	7809      	ldrb	r1, [r1, #0]
1000dd40:	2901      	cmp	r1, #1
1000dd42:	d932      	bls.n	1000ddaa <ble_encryption_request_handler+0x8a>
		(ble_dev_info[idx].conn_state != BLE_DEVICE_DEFAULT_IDLE))
		{
			device_found = true;
			ble_dev_info[idx].conn_state = BLE_DEVICE_ENCRYPTION_STATE;
1000dd44:	4f43      	ldr	r7, [pc, #268]	; (1000de54 <ble_encryption_request_handler+0x134>)
1000dd46:	0153      	lsls	r3, r2, #5
1000dd48:	1a9d      	subs	r5, r3, r2
1000dd4a:	00ad      	lsls	r5, r5, #2
1000dd4c:	197d      	adds	r5, r7, r5
1000dd4e:	355e      	adds	r5, #94	; 0x5e
1000dd50:	2306      	movs	r3, #6
1000dd52:	702b      	strb	r3, [r5, #0]
			DBG_LOG_DEV("ENC-Req: Conn Handle Device Found:hdl:%d", enc_req->handle);
1000dd54:	4840      	ldr	r0, [pc, #256]	; (1000de58 <ble_encryption_request_handler+0x138>)
1000dd56:	4b41      	ldr	r3, [pc, #260]	; (1000de5c <ble_encryption_request_handler+0x13c>)
1000dd58:	469a      	mov	sl, r3
1000dd5a:	4798      	blx	r3
1000dd5c:	8831      	ldrh	r1, [r6, #0]
1000dd5e:	4840      	ldr	r0, [pc, #256]	; (1000de60 <ble_encryption_request_handler+0x140>)
1000dd60:	4b40      	ldr	r3, [pc, #256]	; (1000de64 <ble_encryption_request_handler+0x144>)
1000dd62:	4699      	mov	r9, r3
1000dd64:	4798      	blx	r3
		}
	}
	
	if (device_found)
	{
		DBG_LOG_DEV("host device ediv %x",ble_dev_info[idx].host_ltk.ediv);
1000dd66:	483c      	ldr	r0, [pc, #240]	; (1000de58 <ble_encryption_request_handler+0x138>)
1000dd68:	47d0      	blx	sl
1000dd6a:	0163      	lsls	r3, r4, #5
1000dd6c:	1b1b      	subs	r3, r3, r4
1000dd6e:	009b      	lsls	r3, r3, #2
1000dd70:	18ff      	adds	r7, r7, r3
1000dd72:	2370      	movs	r3, #112	; 0x70
1000dd74:	469b      	mov	fp, r3
1000dd76:	44bb      	add	fp, r7
1000dd78:	465b      	mov	r3, fp
1000dd7a:	8819      	ldrh	r1, [r3, #0]
1000dd7c:	483a      	ldr	r0, [pc, #232]	; (1000de68 <ble_encryption_request_handler+0x148>)
1000dd7e:	47c8      	blx	r9
		DBG_LOG_DEV("peer device ediv %x",ble_dev_info[idx].bond_info.peer_ltk.ediv);
1000dd80:	4835      	ldr	r0, [pc, #212]	; (1000de58 <ble_encryption_request_handler+0x138>)
1000dd82:	47d0      	blx	sl
1000dd84:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
1000dd86:	4839      	ldr	r0, [pc, #228]	; (1000de6c <ble_encryption_request_handler+0x14c>)
1000dd88:	47c8      	blx	r9
		DBG_LOG_DEV("enc_req ediv %x", enc_req->ediv);
1000dd8a:	4833      	ldr	r0, [pc, #204]	; (1000de58 <ble_encryption_request_handler+0x138>)
1000dd8c:	47d0      	blx	sl
1000dd8e:	8871      	ldrh	r1, [r6, #2]
1000dd90:	4837      	ldr	r0, [pc, #220]	; (1000de70 <ble_encryption_request_handler+0x150>)
1000dd92:	47c8      	blx	r9
		DBG_LOG_DEV("The index is %d",idx);
1000dd94:	4830      	ldr	r0, [pc, #192]	; (1000de58 <ble_encryption_request_handler+0x138>)
1000dd96:	47d0      	blx	sl
1000dd98:	0021      	movs	r1, r4
1000dd9a:	4836      	ldr	r0, [pc, #216]	; (1000de74 <ble_encryption_request_handler+0x154>)
1000dd9c:	47c8      	blx	r9
		if((ble_dev_info[idx].host_ltk.ediv == enc_req->ediv)
1000dd9e:	465b      	mov	r3, fp
1000dda0:	881a      	ldrh	r2, [r3, #0]
1000dda2:	8873      	ldrh	r3, [r6, #2]
1000dda4:	429a      	cmp	r2, r3
1000dda6:	d12a      	bne.n	1000ddfe <ble_encryption_request_handler+0xde>
1000dda8:	e006      	b.n	1000ddb8 <ble_encryption_request_handler+0x98>
	bool key_found = false;
	bool device_found = false;
	uint8_t idx;
	enc_req = (at_ble_encryption_request_t *)params;

	for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000ddaa:	3401      	adds	r4, #1
1000ddac:	b2e4      	uxtb	r4, r4
1000ddae:	3201      	adds	r2, #1
1000ddb0:	337c      	adds	r3, #124	; 0x7c
1000ddb2:	2c05      	cmp	r4, #5
1000ddb4:	d1be      	bne.n	1000dd34 <ble_encryption_request_handler+0x14>
1000ddb6:	e022      	b.n	1000ddfe <ble_encryption_request_handler+0xde>
		DBG_LOG_DEV("host device ediv %x",ble_dev_info[idx].host_ltk.ediv);
		DBG_LOG_DEV("peer device ediv %x",ble_dev_info[idx].bond_info.peer_ltk.ediv);
		DBG_LOG_DEV("enc_req ediv %x", enc_req->ediv);
		DBG_LOG_DEV("The index is %d",idx);
		if((ble_dev_info[idx].host_ltk.ediv == enc_req->ediv)
		&& !memcmp(&enc_req->nb[0],&ble_dev_info[idx].host_ltk.nb[0],8))
1000ddb8:	0161      	lsls	r1, r4, #5
1000ddba:	1b09      	subs	r1, r1, r4
1000ddbc:	0089      	lsls	r1, r1, #2
1000ddbe:	4b25      	ldr	r3, [pc, #148]	; (1000de54 <ble_encryption_request_handler+0x134>)
1000ddc0:	1859      	adds	r1, r3, r1
1000ddc2:	3172      	adds	r1, #114	; 0x72
1000ddc4:	1d30      	adds	r0, r6, #4
1000ddc6:	2208      	movs	r2, #8
1000ddc8:	4b2b      	ldr	r3, [pc, #172]	; (1000de78 <ble_encryption_request_handler+0x158>)
1000ddca:	4798      	blx	r3
1000ddcc:	2800      	cmp	r0, #0
1000ddce:	d116      	bne.n	1000ddfe <ble_encryption_request_handler+0xde>
		{
			key_found = true;
			DBG_LOG_DEV("ENC-Req: Key Found");
1000ddd0:	4821      	ldr	r0, [pc, #132]	; (1000de58 <ble_encryption_request_handler+0x138>)
1000ddd2:	4b22      	ldr	r3, [pc, #136]	; (1000de5c <ble_encryption_request_handler+0x13c>)
1000ddd4:	4798      	blx	r3
1000ddd6:	4829      	ldr	r0, [pc, #164]	; (1000de7c <ble_encryption_request_handler+0x15c>)
1000ddd8:	4b22      	ldr	r3, [pc, #136]	; (1000de64 <ble_encryption_request_handler+0x144>)
1000ddda:	4798      	blx	r3
	    DBG_LOG("Please unpair the device from peer device(mobile) settings menu and start pairing again");
		at_ble_disconnect(ble_dev_info[idx].conn_info.handle, AT_BLE_AUTH_FAILURE);
		return AT_BLE_FAILURE;
    }

	if(!(at_ble_encryption_request_reply(enc_req->handle, ble_dev_info[idx].bond_info.auth, key_found, &ble_dev_info[idx].host_ltk) == AT_BLE_SUCCESS))
1000dddc:	0162      	lsls	r2, r4, #5
1000ddde:	1b13      	subs	r3, r2, r4
1000dde0:	009b      	lsls	r3, r3, #2
1000dde2:	3360      	adds	r3, #96	; 0x60
1000dde4:	491b      	ldr	r1, [pc, #108]	; (1000de54 <ble_encryption_request_handler+0x134>)
1000dde6:	185b      	adds	r3, r3, r1
1000dde8:	1b12      	subs	r2, r2, r4
1000ddea:	0092      	lsls	r2, r2, #2
1000ddec:	188a      	adds	r2, r1, r2
1000ddee:	7d11      	ldrb	r1, [r2, #20]
1000ddf0:	8830      	ldrh	r0, [r6, #0]
1000ddf2:	2201      	movs	r2, #1
1000ddf4:	4c22      	ldr	r4, [pc, #136]	; (1000de80 <ble_encryption_request_handler+0x160>)
1000ddf6:	47a0      	blx	r4
1000ddf8:	1e04      	subs	r4, r0, #0
1000ddfa:	d01e      	beq.n	1000de3a <ble_encryption_request_handler+0x11a>
1000ddfc:	e015      	b.n	1000de2a <ble_encryption_request_handler+0x10a>
	}
	
	
    if(key_found == false)
    {
	    DBG_LOG("Pairing information of peer device is not available.");
1000ddfe:	4f16      	ldr	r7, [pc, #88]	; (1000de58 <ble_encryption_request_handler+0x138>)
1000de00:	0038      	movs	r0, r7
1000de02:	4e16      	ldr	r6, [pc, #88]	; (1000de5c <ble_encryption_request_handler+0x13c>)
1000de04:	47b0      	blx	r6
1000de06:	481f      	ldr	r0, [pc, #124]	; (1000de84 <ble_encryption_request_handler+0x164>)
1000de08:	4d16      	ldr	r5, [pc, #88]	; (1000de64 <ble_encryption_request_handler+0x144>)
1000de0a:	47a8      	blx	r5
	    DBG_LOG("Please unpair the device from peer device(mobile) settings menu and start pairing again");
1000de0c:	0038      	movs	r0, r7
1000de0e:	47b0      	blx	r6
1000de10:	481d      	ldr	r0, [pc, #116]	; (1000de88 <ble_encryption_request_handler+0x168>)
1000de12:	47a8      	blx	r5
		at_ble_disconnect(ble_dev_info[idx].conn_info.handle, AT_BLE_AUTH_FAILURE);
1000de14:	0163      	lsls	r3, r4, #5
1000de16:	1b1c      	subs	r4, r3, r4
1000de18:	00a4      	lsls	r4, r4, #2
1000de1a:	4b0e      	ldr	r3, [pc, #56]	; (1000de54 <ble_encryption_request_handler+0x134>)
1000de1c:	191c      	adds	r4, r3, r4
1000de1e:	8920      	ldrh	r0, [r4, #8]
1000de20:	2105      	movs	r1, #5
1000de22:	4b1a      	ldr	r3, [pc, #104]	; (1000de8c <ble_encryption_request_handler+0x16c>)
1000de24:	4798      	blx	r3
		return AT_BLE_FAILURE;
1000de26:	24e2      	movs	r4, #226	; 0xe2
1000de28:	e00d      	b.n	1000de46 <ble_encryption_request_handler+0x126>
    }

	if(!(at_ble_encryption_request_reply(enc_req->handle, ble_dev_info[idx].bond_info.auth, key_found, &ble_dev_info[idx].host_ltk) == AT_BLE_SUCCESS))
	{
		DBG_LOG("Encryption Request Reply Failed");
1000de2a:	480b      	ldr	r0, [pc, #44]	; (1000de58 <ble_encryption_request_handler+0x138>)
1000de2c:	4b0b      	ldr	r3, [pc, #44]	; (1000de5c <ble_encryption_request_handler+0x13c>)
1000de2e:	4798      	blx	r3
1000de30:	4817      	ldr	r0, [pc, #92]	; (1000de90 <ble_encryption_request_handler+0x170>)
1000de32:	4b0c      	ldr	r3, [pc, #48]	; (1000de64 <ble_encryption_request_handler+0x144>)
1000de34:	4798      	blx	r3
	}
	else
	{      
		DBG_LOG_DEV("Encryption Request Reply");
	}
	return AT_BLE_SUCCESS;
1000de36:	2400      	movs	r4, #0
1000de38:	e005      	b.n	1000de46 <ble_encryption_request_handler+0x126>
	{
		DBG_LOG("Encryption Request Reply Failed");
	}
	else
	{      
		DBG_LOG_DEV("Encryption Request Reply");
1000de3a:	4807      	ldr	r0, [pc, #28]	; (1000de58 <ble_encryption_request_handler+0x138>)
1000de3c:	4b07      	ldr	r3, [pc, #28]	; (1000de5c <ble_encryption_request_handler+0x13c>)
1000de3e:	4798      	blx	r3
1000de40:	4814      	ldr	r0, [pc, #80]	; (1000de94 <ble_encryption_request_handler+0x174>)
1000de42:	4b08      	ldr	r3, [pc, #32]	; (1000de64 <ble_encryption_request_handler+0x144>)
1000de44:	4798      	blx	r3
	}
	return AT_BLE_SUCCESS;
}
1000de46:	0020      	movs	r0, r4
1000de48:	bc1c      	pop	{r2, r3, r4}
1000de4a:	4691      	mov	r9, r2
1000de4c:	469a      	mov	sl, r3
1000de4e:	46a3      	mov	fp, r4
1000de50:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000de52:	46c0      	nop			; (mov r8, r8)
1000de54:	10019b3c 	.word	0x10019b3c
1000de58:	10015d9c 	.word	0x10015d9c
1000de5c:	10014bf5 	.word	0x10014bf5
1000de60:	100173bc 	.word	0x100173bc
1000de64:	10014ad5 	.word	0x10014ad5
1000de68:	100173e8 	.word	0x100173e8
1000de6c:	100173fc 	.word	0x100173fc
1000de70:	10017410 	.word	0x10017410
1000de74:	10017420 	.word	0x10017420
1000de78:	1001495d 	.word	0x1001495d
1000de7c:	10017430 	.word	0x10017430
1000de80:	10011195 	.word	0x10011195
1000de84:	10017444 	.word	0x10017444
1000de88:	1001747c 	.word	0x1001747c
1000de8c:	10010539 	.word	0x10010539
1000de90:	100174d4 	.word	0x100174d4
1000de94:	100174f4 	.word	0x100174f4

1000de98 <ble_mgr_events_callback_handler>:
}

bool ble_mgr_events_callback_handler(ble_mgr_event_cb_t event_cb_type, 
									ble_mgr_event_t event_type,
									const ble_event_callback_t *ble_event_handler)
{
1000de98:	b530      	push	{r4, r5, lr}
	uint8_t idx;
	uint8_t max_event_handler = 0;
	bool status = true;
	const ble_event_callback_t **ble_event_cb_ptr = NULL;
	if (ble_event_handler != NULL)
1000de9a:	2a00      	cmp	r2, #0
1000de9c:	d047      	beq.n	1000df2e <ble_mgr_events_callback_handler+0x96>
	{
		switch(event_type)
1000de9e:	2906      	cmp	r1, #6
1000dea0:	d847      	bhi.n	1000df32 <ble_mgr_events_callback_handler+0x9a>
1000dea2:	0089      	lsls	r1, r1, #2
1000dea4:	4b28      	ldr	r3, [pc, #160]	; (1000df48 <ble_mgr_events_callback_handler+0xb0>)
1000dea6:	585b      	ldr	r3, [r3, r1]
1000dea8:	469f      	mov	pc, r3
			}
			break;
			
			case BLE_GATT_SERVER_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_gatt_server_event_cb;
1000deaa:	4b28      	ldr	r3, [pc, #160]	; (1000df4c <ble_mgr_events_callback_handler+0xb4>)
				max_event_handler = MAX_GATT_SERVER_SUBSCRIBERS;
1000deac:	2405      	movs	r4, #5
1000deae:	e00a      	b.n	1000dec6 <ble_mgr_events_callback_handler+0x2e>
			}
			break;
			
			case BLE_GATT_HTPT_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_htpt_event_cb;
1000deb0:	4b27      	ldr	r3, [pc, #156]	; (1000df50 <ble_mgr_events_callback_handler+0xb8>)
				max_event_handler = MAX_HTPT_EVENT_SUBSCRIBERS;
1000deb2:	2401      	movs	r4, #1
			}
			break;
1000deb4:	e007      	b.n	1000dec6 <ble_mgr_events_callback_handler+0x2e>
			
			case BLE_DTM_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_dtm_event_cb;
1000deb6:	4b27      	ldr	r3, [pc, #156]	; (1000df54 <ble_mgr_events_callback_handler+0xbc>)
				max_event_handler = MAX_DTM_EVENT_SUBSCRIBERS;
1000deb8:	2405      	movs	r4, #5
			}
			break;
1000deba:	e004      	b.n	1000dec6 <ble_mgr_events_callback_handler+0x2e>
			
			case BLE_CUSTOM_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_custom_event_cb;
1000debc:	4b26      	ldr	r3, [pc, #152]	; (1000df58 <ble_mgr_events_callback_handler+0xc0>)
				max_event_handler = MAX_CUSTOM_EVENT_SUBSCRIBERS;
1000debe:	2401      	movs	r4, #1
			}
			break;
1000dec0:	e001      	b.n	1000dec6 <ble_mgr_events_callback_handler+0x2e>
	{
		switch(event_type)
		{
			case BLE_GAP_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_gap_event_cb;
1000dec2:	4b26      	ldr	r3, [pc, #152]	; (1000df5c <ble_mgr_events_callback_handler+0xc4>)
				max_event_handler = MAX_GAP_EVENT_SUBSCRIBERS;
1000dec4:	2405      	movs	r4, #5
		}
		
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
			if (event_cb_type == REGISTER_CALL_BACK)
1000dec6:	2800      	cmp	r0, #0
1000dec8:	d116      	bne.n	1000def8 <ble_mgr_events_callback_handler+0x60>
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == NULL)
1000deca:	6819      	ldr	r1, [r3, #0]
1000decc:	2900      	cmp	r1, #0
1000dece:	d10b      	bne.n	1000dee8 <ble_mgr_events_callback_handler+0x50>
1000ded0:	e006      	b.n	1000dee0 <ble_mgr_events_callback_handler+0x48>
1000ded2:	001d      	movs	r5, r3
1000ded4:	3304      	adds	r3, #4
1000ded6:	1f18      	subs	r0, r3, #4
1000ded8:	6800      	ldr	r0, [r0, #0]
1000deda:	2800      	cmp	r0, #0
1000dedc:	d106      	bne.n	1000deec <ble_mgr_events_callback_handler+0x54>
1000dede:	e000      	b.n	1000dee2 <ble_mgr_events_callback_handler+0x4a>
1000dee0:	001d      	movs	r5, r3
					{
						ble_event_cb_ptr[idx] = ble_event_handler;
1000dee2:	602a      	str	r2, [r5, #0]
						status = true; //Successfully registered to table
1000dee4:	2101      	movs	r1, #1
						break;
1000dee6:	e02c      	b.n	1000df42 <ble_mgr_events_callback_handler+0xaa>
1000dee8:	3304      	adds	r3, #4
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
			if (event_cb_type == REGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == NULL)
1000deea:	2100      	movs	r1, #0
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
			if (event_cb_type == REGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
1000deec:	3101      	adds	r1, #1
1000deee:	b2c9      	uxtb	r1, r1
1000def0:	42a1      	cmp	r1, r4
1000def2:	d3ee      	bcc.n	1000ded2 <ble_mgr_events_callback_handler+0x3a>
			break;
		}
		
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
1000def4:	2100      	movs	r1, #0
1000def6:	e024      	b.n	1000df42 <ble_mgr_events_callback_handler+0xaa>
1000def8:	2100      	movs	r1, #0
						status = true; //Successfully registered to table
						break;
					}
				}
			}
			else if(event_cb_type == UNREGISTER_CALL_BACK)
1000defa:	2801      	cmp	r0, #1
1000defc:	d121      	bne.n	1000df42 <ble_mgr_events_callback_handler+0xaa>
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == ble_event_handler)
1000defe:	6819      	ldr	r1, [r3, #0]
1000df00:	428a      	cmp	r2, r1
1000df02:	d10c      	bne.n	1000df1e <ble_mgr_events_callback_handler+0x86>
1000df04:	e006      	b.n	1000df14 <ble_mgr_events_callback_handler+0x7c>
1000df06:	001d      	movs	r5, r3
1000df08:	3304      	adds	r3, #4
1000df0a:	1f18      	subs	r0, r3, #4
1000df0c:	6800      	ldr	r0, [r0, #0]
1000df0e:	4282      	cmp	r2, r0
1000df10:	d107      	bne.n	1000df22 <ble_mgr_events_callback_handler+0x8a>
1000df12:	e000      	b.n	1000df16 <ble_mgr_events_callback_handler+0x7e>
1000df14:	001d      	movs	r5, r3
					{
						ble_event_cb_ptr[idx] = NULL;
1000df16:	2300      	movs	r3, #0
1000df18:	602b      	str	r3, [r5, #0]
						status = true;//Successfully unregistered from table
1000df1a:	2101      	movs	r1, #1
						break;
1000df1c:	e011      	b.n	1000df42 <ble_mgr_events_callback_handler+0xaa>
1000df1e:	3304      	adds	r3, #4
			}
			else if(event_cb_type == UNREGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
				{
					if(ble_event_cb_ptr[idx] == ble_event_handler)
1000df20:	2100      	movs	r1, #0
					}
				}
			}
			else if(event_cb_type == UNREGISTER_CALL_BACK)
			{
				for (idx = 0; idx < max_event_handler; idx++)
1000df22:	3101      	adds	r1, #1
1000df24:	b2c9      	uxtb	r1, r1
1000df26:	42a1      	cmp	r1, r4
1000df28:	d3ed      	bcc.n	1000df06 <ble_mgr_events_callback_handler+0x6e>
			break;
		}
		
		if (status)
		{
			status = false; //Defaults to Failure[No Space to register, Not Found, Invalid Type]scenario
1000df2a:	2100      	movs	r1, #0
1000df2c:	e009      	b.n	1000df42 <ble_mgr_events_callback_handler+0xaa>
			}			
		}
	}
	else
	{
		status = false; //Invalid parameter
1000df2e:	2100      	movs	r1, #0
1000df30:	e007      	b.n	1000df42 <ble_mgr_events_callback_handler+0xaa>
	uint8_t max_event_handler = 0;
	bool status = true;
	const ble_event_callback_t **ble_event_cb_ptr = NULL;
	if (ble_event_handler != NULL)
	{
		switch(event_type)
1000df32:	2100      	movs	r1, #0
1000df34:	e005      	b.n	1000df42 <ble_mgr_events_callback_handler+0xaa>
			}
			break;
			
			case BLE_GATT_CLIENT_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_gatt_client_event_cb;
1000df36:	4b0a      	ldr	r3, [pc, #40]	; (1000df60 <ble_mgr_events_callback_handler+0xc8>)
				max_event_handler = MAX_GATT_CLIENT_SUBSCRIBERS;
1000df38:	2405      	movs	r4, #5
1000df3a:	e7c4      	b.n	1000dec6 <ble_mgr_events_callback_handler+0x2e>
			}
			break;
			
			case BLE_L2CAP_EVENT_TYPE:
			{
				ble_event_cb_ptr = ble_mgr_l2cap_event_cb;
1000df3c:	4b09      	ldr	r3, [pc, #36]	; (1000df64 <ble_mgr_events_callback_handler+0xcc>)
				max_event_handler = MAX_L2CAP_EVENT_SUBSCRIBERS;
1000df3e:	2401      	movs	r4, #1
1000df40:	e7c1      	b.n	1000dec6 <ble_mgr_events_callback_handler+0x2e>
	else
	{
		status = false; //Invalid parameter
	}
	return status;
}
1000df42:	0008      	movs	r0, r1
1000df44:	bd30      	pop	{r4, r5, pc}
1000df46:	46c0      	nop			; (mov r8, r8)
1000df48:	10016da8 	.word	0x10016da8
1000df4c:	10019b28 	.word	0x10019b28
1000df50:	10019b24 	.word	0x10019b24
1000df54:	10019dac 	.word	0x10019dac
1000df58:	1001a360 	.word	0x1001a360
1000df5c:	10019dc0 	.word	0x10019dc0
1000df60:	10019dd4 	.word	0x10019dd4
1000df64:	10019e1c 	.word	0x10019e1c

1000df68 <ble_device_init>:
volatile uint32_t 	event_params_memory[1024] 	= {0};


/** @brief BLE device initialization */
void ble_device_init(at_ble_addr_t *addr)
{
1000df68:	b5f0      	push	{r4, r5, r6, r7, lr}
1000df6a:	465f      	mov	r7, fp
1000df6c:	4656      	mov	r6, sl
1000df6e:	464d      	mov	r5, r9
1000df70:	4644      	mov	r4, r8
1000df72:	b4f0      	push	{r4, r5, r6, r7}
1000df74:	b091      	sub	sp, #68	; 0x44
1000df76:	0005      	movs	r5, r0
static bool ble_scan_duplication_check(at_ble_scan_info_t * info);
#endif

static void init_global_var(void)
{
	ble_user_event_cb = 0;
1000df78:	2400      	movs	r4, #0
1000df7a:	4b7e      	ldr	r3, [pc, #504]	; (1000e174 <ble_device_init+0x20c>)
1000df7c:	601c      	str	r4, [r3, #0]
	
	memset(&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
1000df7e:	2207      	movs	r2, #7
1000df80:	2100      	movs	r1, #0
1000df82:	487d      	ldr	r0, [pc, #500]	; (1000e178 <ble_device_init+0x210>)
1000df84:	4e7d      	ldr	r6, [pc, #500]	; (1000e17c <ble_device_init+0x214>)
1000df86:	47b0      	blx	r6
	memset(&connected_state_info, 0, sizeof(at_ble_connected_t));
1000df88:	2212      	movs	r2, #18
1000df8a:	2100      	movs	r1, #0
1000df8c:	487c      	ldr	r0, [pc, #496]	; (1000e180 <ble_device_init+0x218>)
1000df8e:	47b0      	blx	r6
		
#if defined ATT_DB_MEMORY
	memset(att_db_data, 0, sizeof(uint32_t) * BLE_ATT_DB_MEMORY_SIZE/4);
1000df90:	4a7c      	ldr	r2, [pc, #496]	; (1000e184 <ble_device_init+0x21c>)
1000df92:	2100      	movs	r1, #0
1000df94:	487c      	ldr	r0, [pc, #496]	; (1000e188 <ble_device_init+0x220>)
1000df96:	47b0      	blx	r6
#endif

	scan_response_count = 0;
1000df98:	4b7c      	ldr	r3, [pc, #496]	; (1000e18c <ble_device_init+0x224>)
1000df9a:	701c      	strb	r4, [r3, #0]
	memset(scan_info, 0, sizeof(scan_info));
1000df9c:	22cd      	movs	r2, #205	; 0xcd
1000df9e:	0092      	lsls	r2, r2, #2
1000dfa0:	2100      	movs	r1, #0
1000dfa2:	487b      	ldr	r0, [pc, #492]	; (1000e190 <ble_device_init+0x228>)
1000dfa4:	47b0      	blx	r6

	event = AT_BLE_UNDEFINED_EVENT;
1000dfa6:	4b7b      	ldr	r3, [pc, #492]	; (1000e194 <ble_device_init+0x22c>)
1000dfa8:	701c      	strb	r4, [r3, #0]
	memset(ble_event_params, 0, BLE_EVENT_PARAM_MAX_SIZE);
1000dfaa:	2283      	movs	r2, #131	; 0x83
1000dfac:	0092      	lsls	r2, r2, #2
1000dfae:	2100      	movs	r1, #0
1000dfb0:	4879      	ldr	r0, [pc, #484]	; (1000e198 <ble_device_init+0x230>)
1000dfb2:	47b0      	blx	r6
{
	uint8_t idx;	
	char *dev_name = NULL;
	init_global_var();

	memset((uint8_t *)event_pool_memory, 0, sizeof(event_pool_memory));
1000dfb4:	4b79      	ldr	r3, [pc, #484]	; (1000e19c <ble_device_init+0x234>)
1000dfb6:	469b      	mov	fp, r3
1000dfb8:	2380      	movs	r3, #128	; 0x80
1000dfba:	00db      	lsls	r3, r3, #3
1000dfbc:	469a      	mov	sl, r3
1000dfbe:	001a      	movs	r2, r3
1000dfc0:	2100      	movs	r1, #0
1000dfc2:	4658      	mov	r0, fp
1000dfc4:	47b0      	blx	r6
	memset((uint8_t *)event_params_memory, 0, sizeof(event_params_memory));
1000dfc6:	4b76      	ldr	r3, [pc, #472]	; (1000e1a0 <ble_device_init+0x238>)
1000dfc8:	4699      	mov	r9, r3
1000dfca:	2380      	movs	r3, #128	; 0x80
1000dfcc:	015b      	lsls	r3, r3, #5
1000dfce:	4698      	mov	r8, r3
1000dfd0:	001a      	movs	r2, r3
1000dfd2:	2100      	movs	r1, #0
1000dfd4:	4648      	mov	r0, r9
1000dfd6:	47b0      	blx	r6

	memset(&pf_cfg, 0, sizeof(pf_cfg));
1000dfd8:	4f72      	ldr	r7, [pc, #456]	; (1000e1a4 <ble_device_init+0x23c>)
1000dfda:	221c      	movs	r2, #28
1000dfdc:	2100      	movs	r1, #0
1000dfde:	0038      	movs	r0, r7
1000dfe0:	47b0      	blx	r6

	pf_cfg.event_mem_pool.memStartAdd        = (uint8_t *)event_pool_memory;
1000dfe2:	465b      	mov	r3, fp
1000dfe4:	60bb      	str	r3, [r7, #8]
	pf_cfg.event_mem_pool.memSize            = sizeof(event_pool_memory);
1000dfe6:	4653      	mov	r3, sl
1000dfe8:	60fb      	str	r3, [r7, #12]
	pf_cfg.event_params_mem_pool.memStartAdd = (uint8_t *)event_params_memory;
1000dfea:	464b      	mov	r3, r9
1000dfec:	613b      	str	r3, [r7, #16]
	pf_cfg.event_params_mem_pool.memSize     = sizeof(event_params_memory);
1000dfee:	4643      	mov	r3, r8
1000dff0:	617b      	str	r3, [r7, #20]

	/* Initialize the BLE Event callbacks */
	for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_gap_event_cb[idx] = NULL;
1000dff2:	4b6d      	ldr	r3, [pc, #436]	; (1000e1a8 <ble_device_init+0x240>)
1000dff4:	601c      	str	r4, [r3, #0]
1000dff6:	605c      	str	r4, [r3, #4]
1000dff8:	609c      	str	r4, [r3, #8]
1000dffa:	60dc      	str	r4, [r3, #12]
1000dffc:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_gatt_client_event_cb[idx] = NULL;
1000dffe:	4b6b      	ldr	r3, [pc, #428]	; (1000e1ac <ble_device_init+0x244>)
1000e000:	601c      	str	r4, [r3, #0]
1000e002:	605c      	str	r4, [r3, #4]
1000e004:	609c      	str	r4, [r3, #8]
1000e006:	60dc      	str	r4, [r3, #12]
1000e008:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
	{
		ble_mgr_gatt_server_event_cb[idx] = NULL;
1000e00a:	4b69      	ldr	r3, [pc, #420]	; (1000e1b0 <ble_device_init+0x248>)
1000e00c:	601c      	str	r4, [r3, #0]
1000e00e:	605c      	str	r4, [r3, #4]
1000e010:	609c      	str	r4, [r3, #8]
1000e012:	60dc      	str	r4, [r3, #12]
1000e014:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_L2CAP_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_l2cap_event_cb[idx] = NULL;
1000e016:	4b67      	ldr	r3, [pc, #412]	; (1000e1b4 <ble_device_init+0x24c>)
1000e018:	601c      	str	r4, [r3, #0]
	}
	
	for (idx = 0; idx < MAX_HTPT_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_htpt_event_cb[idx] = NULL;
1000e01a:	4b67      	ldr	r3, [pc, #412]	; (1000e1b8 <ble_device_init+0x250>)
1000e01c:	601c      	str	r4, [r3, #0]
	}
	
	for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_dtm_event_cb[idx] = NULL;
1000e01e:	4b67      	ldr	r3, [pc, #412]	; (1000e1bc <ble_device_init+0x254>)
1000e020:	601c      	str	r4, [r3, #0]
1000e022:	605c      	str	r4, [r3, #4]
1000e024:	609c      	str	r4, [r3, #8]
1000e026:	60dc      	str	r4, [r3, #12]
1000e028:	611c      	str	r4, [r3, #16]
	}
	
	for (idx = 0; idx < MAX_CUSTOM_EVENT_SUBSCRIBERS; idx++)
	{
		ble_mgr_custom_event_cb[idx] = NULL;
1000e02a:	4b65      	ldr	r3, [pc, #404]	; (1000e1c0 <ble_device_init+0x258>)
1000e02c:	601c      	str	r4, [r3, #0]
1000e02e:	4c65      	ldr	r4, [pc, #404]	; (1000e1c4 <ble_device_init+0x25c>)
1000e030:	239b      	movs	r3, #155	; 0x9b
1000e032:	009b      	lsls	r3, r3, #2
1000e034:	4698      	mov	r8, r3
1000e036:	44a0      	add	r8, r4
	}
        
    /* Set the BLE Device connection state */
    for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
    {
        memset(&ble_dev_info[idx], 0, sizeof(ble_connected_dev_info_t));
1000e038:	4f50      	ldr	r7, [pc, #320]	; (1000e17c <ble_device_init+0x214>)
		ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
		/* Set Invalid to Bonding information */
		ble_dev_info[idx].bond_info.status = AT_BLE_GAP_INVALID_PARAM;
1000e03a:	2640      	movs	r6, #64	; 0x40
	}
        
    /* Set the BLE Device connection state */
    for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
    {
        memset(&ble_dev_info[idx], 0, sizeof(ble_connected_dev_info_t));
1000e03c:	227c      	movs	r2, #124	; 0x7c
1000e03e:	2100      	movs	r1, #0
1000e040:	0020      	movs	r0, r4
1000e042:	47b8      	blx	r7
		ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
1000e044:	0023      	movs	r3, r4
1000e046:	335e      	adds	r3, #94	; 0x5e
1000e048:	2200      	movs	r2, #0
1000e04a:	701a      	strb	r2, [r3, #0]
		/* Set Invalid to Bonding information */
		ble_dev_info[idx].bond_info.status = AT_BLE_GAP_INVALID_PARAM;
1000e04c:	7626      	strb	r6, [r4, #24]
1000e04e:	347c      	adds	r4, #124	; 0x7c
	{
		ble_mgr_custom_event_cb[idx] = NULL;
	}
        
    /* Set the BLE Device connection state */
    for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e050:	45a0      	cmp	r8, r4
1000e052:	d1f3      	bne.n	1000e03c <ble_device_init+0xd4>
		ble_dev_info[idx].conn_state = BLE_DEVICE_DEFAULT_IDLE;
		/* Set Invalid to Bonding information */
		ble_dev_info[idx].bond_info.status = AT_BLE_GAP_INVALID_PARAM;
    }
	/* Need to reset the count to 0 for storing it only in SRAM */
	ble_device_count = 0; 
1000e054:	4b5c      	ldr	r3, [pc, #368]	; (1000e1c8 <ble_device_init+0x260>)
1000e056:	701a      	strb	r2, [r3, #0]
	
	
#if defined ATT_DB_MEMORY
	pf_cfg.memPool.memSize = BLE_ATT_DB_MEMORY_SIZE;
1000e058:	4c52      	ldr	r4, [pc, #328]	; (1000e1a4 <ble_device_init+0x23c>)
1000e05a:	4b4a      	ldr	r3, [pc, #296]	; (1000e184 <ble_device_init+0x21c>)
1000e05c:	6063      	str	r3, [r4, #4]
	pf_cfg.memPool.memStartAdd = (uint8_t *)att_db_data;
1000e05e:	4b4a      	ldr	r3, [pc, #296]	; (1000e188 <ble_device_init+0x220>)
1000e060:	6023      	str	r3, [r4, #0]

/* Initialize the BLE */
static void ble_init(at_ble_init_config_t * args)
{
	/* Initialize the platform */
	DBG_LOG("[ble_init]\t\t\tInitializing SAMB11");
1000e062:	485a      	ldr	r0, [pc, #360]	; (1000e1cc <ble_device_init+0x264>)
1000e064:	4b5a      	ldr	r3, [pc, #360]	; (1000e1d0 <ble_device_init+0x268>)
1000e066:	4798      	blx	r3
1000e068:	485a      	ldr	r0, [pc, #360]	; (1000e1d4 <ble_device_init+0x26c>)
1000e06a:	4b5b      	ldr	r3, [pc, #364]	; (1000e1d8 <ble_device_init+0x270>)
1000e06c:	4798      	blx	r3
	
	/* Init BLE device */
	if(at_ble_init(args) != AT_BLE_SUCCESS)
1000e06e:	0020      	movs	r0, r4
1000e070:	4b5a      	ldr	r3, [pc, #360]	; (1000e1dc <ble_device_init+0x274>)
1000e072:	4798      	blx	r3
1000e074:	2800      	cmp	r0, #0
1000e076:	d00b      	beq.n	1000e090 <ble_device_init+0x128>
	{
		DBG_LOG("[ble_init]\t\tSAMB11 Initialization failed");
1000e078:	4e54      	ldr	r6, [pc, #336]	; (1000e1cc <ble_device_init+0x264>)
1000e07a:	0030      	movs	r0, r6
1000e07c:	4d54      	ldr	r5, [pc, #336]	; (1000e1d0 <ble_device_init+0x268>)
1000e07e:	47a8      	blx	r5
1000e080:	4857      	ldr	r0, [pc, #348]	; (1000e1e0 <ble_device_init+0x278>)
1000e082:	4c55      	ldr	r4, [pc, #340]	; (1000e1d8 <ble_device_init+0x270>)
1000e084:	47a0      	blx	r4
		DBG_LOG("[ble_init]\t\tPlease check the power and connection / hardware connector");	
1000e086:	0030      	movs	r0, r6
1000e088:	47a8      	blx	r5
1000e08a:	4856      	ldr	r0, [pc, #344]	; (1000e1e4 <ble_device_init+0x27c>)
1000e08c:	47a0      	blx	r4
1000e08e:	e7fe      	b.n	1000e08e <ble_device_init+0x126>
#endif
	
	ble_init(&pf_cfg);

	/* Register it in first index of callback handler */
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK, 
1000e090:	4a55      	ldr	r2, [pc, #340]	; (1000e1e8 <ble_device_init+0x280>)
1000e092:	2100      	movs	r1, #0
1000e094:	2000      	movs	r0, #0
1000e096:	4c55      	ldr	r4, [pc, #340]	; (1000e1ec <ble_device_init+0x284>)
1000e098:	47a0      	blx	r4
									BLE_GAP_EVENT_TYPE, 
									ble_mgr_gap_handle);
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK,
1000e09a:	4a55      	ldr	r2, [pc, #340]	; (1000e1f0 <ble_device_init+0x288>)
1000e09c:	2102      	movs	r1, #2
1000e09e:	2000      	movs	r0, #0
1000e0a0:	47a0      	blx	r4
{
	if ((name == NULL) || (name_len < 1))
	{
		return AT_BLE_INVALID_PARAM;
	}
	return at_ble_device_name_set(name, name_len);
1000e0a2:	2109      	movs	r1, #9
1000e0a4:	4853      	ldr	r0, [pc, #332]	; (1000e1f4 <ble_device_init+0x28c>)
1000e0a6:	4b54      	ldr	r3, [pc, #336]	; (1000e1f8 <ble_device_init+0x290>)
1000e0a8:	4798      	blx	r3
	ble_mgr_events_callback_handler(REGISTER_CALL_BACK,
									BLE_GATT_SERVER_EVENT_TYPE,
									ble_mgr_gatt_server_handle);
									
	dev_name = (char *)BLE_DEVICE_NAME;
	if (ble_set_device_name((uint8_t *)dev_name, strlen(dev_name)) != AT_BLE_SUCCESS)
1000e0aa:	2800      	cmp	r0, #0
1000e0ac:	d005      	beq.n	1000e0ba <ble_device_init+0x152>
	{
		DBG_LOG("Device name set failed");
1000e0ae:	4847      	ldr	r0, [pc, #284]	; (1000e1cc <ble_device_init+0x264>)
1000e0b0:	4b47      	ldr	r3, [pc, #284]	; (1000e1d0 <ble_device_init+0x268>)
1000e0b2:	4798      	blx	r3
1000e0b4:	4851      	ldr	r0, [pc, #324]	; (1000e1fc <ble_device_init+0x294>)
1000e0b6:	4b48      	ldr	r3, [pc, #288]	; (1000e1d8 <ble_device_init+0x270>)
1000e0b8:	4798      	blx	r3

/* Set BLE Address and device configuration, If address is NULL then it will use BD public address */
static void ble_set_dev_config(at_ble_addr_t *addr)
{
	at_ble_dev_config_t stDevConfig;
	at_ble_addr_t address = {AT_BLE_ADDRESS_PUBLIC, {0xAB, 0xCD, 0xEF, 0xAB, 0xCD, 0xEF}};
1000e0ba:	2207      	movs	r2, #7
1000e0bc:	4950      	ldr	r1, [pc, #320]	; (1000e200 <ble_device_init+0x298>)
1000e0be:	3108      	adds	r1, #8
1000e0c0:	a804      	add	r0, sp, #16
1000e0c2:	4b50      	ldr	r3, [pc, #320]	; (1000e204 <ble_device_init+0x29c>)
1000e0c4:	4798      	blx	r3
	memset(&stDevConfig, 0, sizeof(at_ble_dev_config_t));
1000e0c6:	2226      	movs	r2, #38	; 0x26
1000e0c8:	2100      	movs	r1, #0
1000e0ca:	a806      	add	r0, sp, #24
1000e0cc:	4b2b      	ldr	r3, [pc, #172]	; (1000e17c <ble_device_init+0x214>)
1000e0ce:	4798      	blx	r3
	
	if (addr == NULL)
1000e0d0:	2d00      	cmp	r5, #0
1000e0d2:	d10c      	bne.n	1000e0ee <ble_device_init+0x186>
	{		
		/* get BD address from BLE device */
		if(at_ble_addr_get(&address) != AT_BLE_SUCCESS)
1000e0d4:	a804      	add	r0, sp, #16
1000e0d6:	4b4c      	ldr	r3, [pc, #304]	; (1000e208 <ble_device_init+0x2a0>)
1000e0d8:	4798      	blx	r3
		{
			DBG_LOG("[ble_set_dev_config]\t\tBD address get failed");
		}
		
		/* Copy the BD address into address pointer */
		addr = &address;
1000e0da:	ad04      	add	r5, sp, #16
	memset(&stDevConfig, 0, sizeof(at_ble_dev_config_t));
	
	if (addr == NULL)
	{		
		/* get BD address from BLE device */
		if(at_ble_addr_get(&address) != AT_BLE_SUCCESS)
1000e0dc:	2800      	cmp	r0, #0
1000e0de:	d006      	beq.n	1000e0ee <ble_device_init+0x186>
		{
			DBG_LOG("[ble_set_dev_config]\t\tBD address get failed");
1000e0e0:	483a      	ldr	r0, [pc, #232]	; (1000e1cc <ble_device_init+0x264>)
1000e0e2:	4b3b      	ldr	r3, [pc, #236]	; (1000e1d0 <ble_device_init+0x268>)
1000e0e4:	4798      	blx	r3
1000e0e6:	4849      	ldr	r0, [pc, #292]	; (1000e20c <ble_device_init+0x2a4>)
1000e0e8:	4b3b      	ldr	r3, [pc, #236]	; (1000e1d8 <ble_device_init+0x270>)
1000e0ea:	4798      	blx	r3
		}
		
		/* Copy the BD address into address pointer */
		addr = &address;
1000e0ec:	ad04      	add	r5, sp, #16
	}
	
	DBG_LOG("[ble_set_dev_config]\t\tBD Address:0x%02X%02X%02X%02X%02X%02X, Address Type:%d",
1000e0ee:	4837      	ldr	r0, [pc, #220]	; (1000e1cc <ble_device_init+0x264>)
1000e0f0:	4b37      	ldr	r3, [pc, #220]	; (1000e1d0 <ble_device_init+0x268>)
1000e0f2:	4798      	blx	r3
1000e0f4:	792b      	ldrb	r3, [r5, #4]
1000e0f6:	796a      	ldrb	r2, [r5, #5]
1000e0f8:	79a9      	ldrb	r1, [r5, #6]
1000e0fa:	7828      	ldrb	r0, [r5, #0]
1000e0fc:	9003      	str	r0, [sp, #12]
1000e0fe:	7868      	ldrb	r0, [r5, #1]
1000e100:	9002      	str	r0, [sp, #8]
1000e102:	78a8      	ldrb	r0, [r5, #2]
1000e104:	9001      	str	r0, [sp, #4]
1000e106:	78e8      	ldrb	r0, [r5, #3]
1000e108:	9000      	str	r0, [sp, #0]
1000e10a:	4841      	ldr	r0, [pc, #260]	; (1000e210 <ble_device_init+0x2a8>)
1000e10c:	4c32      	ldr	r4, [pc, #200]	; (1000e1d8 <ble_device_init+0x270>)
1000e10e:	47a0      	blx	r4
	addr->addr[1],
	addr->addr[0], addr->type);
	
	/* Set device configuration */
	/* Device role */
	stDevConfig.role = (at_ble_dev_role_t)BLE_DEVICE_ROLE;
1000e110:	ac06      	add	r4, sp, #24
1000e112:	230a      	movs	r3, #10
1000e114:	7023      	strb	r3, [r4, #0]
	/* device renew duration */
	stDevConfig.renew_dur = AT_RENEW_DUR_VAL_MIN;
1000e116:	4b3f      	ldr	r3, [pc, #252]	; (1000e214 <ble_device_init+0x2ac>)
1000e118:	8063      	strh	r3, [r4, #2]
	/* device address type */
	memcpy((uint8_t *)&stDevConfig.address, (uint8_t *)addr, sizeof(at_ble_addr_t));
1000e11a:	2207      	movs	r2, #7
1000e11c:	0029      	movs	r1, r5
1000e11e:	a807      	add	r0, sp, #28
1000e120:	4b38      	ldr	r3, [pc, #224]	; (1000e204 <ble_device_init+0x29c>)
1000e122:	4798      	blx	r3
	/* Attributes */
	stDevConfig.att_cfg.b2NamePerm = AT_BLE_WRITE_DISABLE;
1000e124:	2300      	movs	r3, #0
1000e126:	76e3      	strb	r3, [r4, #27]
	stDevConfig.att_cfg.b2AppearancePerm = AT_BLE_WRITE_DISABLE;
1000e128:	7723      	strb	r3, [r4, #28]
	stDevConfig.att_cfg.b1EnableSpcs = 0;
1000e12a:	7763      	strb	r3, [r4, #29]
	stDevConfig.att_cfg.b1EnableServiceChanged = 0;
1000e12c:	77a3      	strb	r3, [r4, #30]
	stDevConfig.att_cfg.b2Rfu = AT_BLE_WRITE_DISABLE;
1000e12e:	77e3      	strb	r3, [r4, #31]
	/* Handles */
	stDevConfig.gap_start_hdl = AT_BLE_AUTO_ALLOC_HANDLE;
1000e130:	8423      	strh	r3, [r4, #32]
	stDevConfig.gatt_start_hdl = AT_BLE_AUTO_ALLOC_HANDLE;
1000e132:	8463      	strh	r3, [r4, #34]	; 0x22
	/* MTU */
	stDevConfig.max_mtu = AT_MTU_VAL_RECOMMENDED;
1000e134:	2380      	movs	r3, #128	; 0x80
1000e136:	009b      	lsls	r3, r3, #2
1000e138:	84a3      	strh	r3, [r4, #36]	; 0x24
	
	if(at_ble_set_dev_config(&stDevConfig) != AT_BLE_SUCCESS)
1000e13a:	0020      	movs	r0, r4
1000e13c:	4b36      	ldr	r3, [pc, #216]	; (1000e218 <ble_device_init+0x2b0>)
1000e13e:	4798      	blx	r3
1000e140:	2800      	cmp	r0, #0
1000e142:	d005      	beq.n	1000e150 <ble_device_init+0x1e8>
	{
		DBG_LOG("[ble_set_dev_config]\tSet BLE Device configuration failed");
1000e144:	4821      	ldr	r0, [pc, #132]	; (1000e1cc <ble_device_init+0x264>)
1000e146:	4b22      	ldr	r3, [pc, #136]	; (1000e1d0 <ble_device_init+0x268>)
1000e148:	4798      	blx	r3
1000e14a:	4834      	ldr	r0, [pc, #208]	; (1000e21c <ble_device_init+0x2b4>)
1000e14c:	4b22      	ldr	r3, [pc, #136]	; (1000e1d8 <ble_device_init+0x270>)
1000e14e:	4798      	blx	r3
	}
	
	if (at_ble_addr_set(addr) != AT_BLE_SUCCESS)
1000e150:	0028      	movs	r0, r5
1000e152:	4b33      	ldr	r3, [pc, #204]	; (1000e220 <ble_device_init+0x2b8>)
1000e154:	4798      	blx	r3
1000e156:	2800      	cmp	r0, #0
1000e158:	d005      	beq.n	1000e166 <ble_device_init+0x1fe>
	{
		DBG_LOG("[ble_set_dev_config]\tSet BLE Device Address failed");
1000e15a:	481c      	ldr	r0, [pc, #112]	; (1000e1cc <ble_device_init+0x264>)
1000e15c:	4b1c      	ldr	r3, [pc, #112]	; (1000e1d0 <ble_device_init+0x268>)
1000e15e:	4798      	blx	r3
1000e160:	4830      	ldr	r0, [pc, #192]	; (1000e224 <ble_device_init+0x2bc>)
1000e162:	4b1d      	ldr	r3, [pc, #116]	; (1000e1d8 <ble_device_init+0x270>)
1000e164:	4798      	blx	r3
	{
		DBG_LOG("Device name set failed");
	}
	
	ble_set_dev_config(addr);	
}
1000e166:	b011      	add	sp, #68	; 0x44
1000e168:	bc3c      	pop	{r2, r3, r4, r5}
1000e16a:	4690      	mov	r8, r2
1000e16c:	4699      	mov	r9, r3
1000e16e:	46a2      	mov	sl, r4
1000e170:	46ab      	mov	fp, r5
1000e172:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e174:	100186b8 	.word	0x100186b8
1000e178:	100186c0 	.word	0x100186c0
1000e17c:	1001498d 	.word	0x1001498d
1000e180:	10019de8 	.word	0x10019de8
1000e184:	000004e2 	.word	0x000004e2
1000e188:	100181d8 	.word	0x100181d8
1000e18c:	100186bc 	.word	0x100186bc
1000e190:	10019e20 	.word	0x10019e20
1000e194:	10019e18 	.word	0x10019e18
1000e198:	1001a154 	.word	0x1001a154
1000e19c:	10017dd8 	.word	0x10017dd8
1000e1a0:	100186c8 	.word	0x100186c8
1000e1a4:	10019dfc 	.word	0x10019dfc
1000e1a8:	10019dc0 	.word	0x10019dc0
1000e1ac:	10019dd4 	.word	0x10019dd4
1000e1b0:	10019b28 	.word	0x10019b28
1000e1b4:	10019e1c 	.word	0x10019e1c
1000e1b8:	10019b24 	.word	0x10019b24
1000e1bc:	10019dac 	.word	0x10019dac
1000e1c0:	1001a360 	.word	0x1001a360
1000e1c4:	10019b3c 	.word	0x10019b3c
1000e1c8:	10019da8 	.word	0x10019da8
1000e1cc:	10015d9c 	.word	0x10015d9c
1000e1d0:	10014bf5 	.word	0x10014bf5
1000e1d4:	10017510 	.word	0x10017510
1000e1d8:	10014ad5 	.word	0x10014ad5
1000e1dc:	10010145 	.word	0x10010145
1000e1e0:	10017534 	.word	0x10017534
1000e1e4:	10017560 	.word	0x10017560
1000e1e8:	10017910 	.word	0x10017910
1000e1ec:	1000de99 	.word	0x1000de99
1000e1f0:	10016ec4 	.word	0x10016ec4
1000e1f4:	100175a8 	.word	0x100175a8
1000e1f8:	1001005d 	.word	0x1001005d
1000e1fc:	100175b4 	.word	0x100175b4
1000e200:	10016eb4 	.word	0x10016eb4
1000e204:	1001497b 	.word	0x1001497b
1000e208:	10010091 	.word	0x10010091
1000e20c:	100175cc 	.word	0x100175cc
1000e210:	100175f8 	.word	0x100175f8
1000e214:	00003a98 	.word	0x00003a98
1000e218:	100100b5 	.word	0x100100b5
1000e21c:	10017648 	.word	0x10017648
1000e220:	100102f9 	.word	0x100102f9
1000e224:	10017684 	.word	0x10017684

1000e228 <ble_send_slave_sec_request>:
	return AT_BLE_FAILURE;
}

/** @brief function to send slave security request */
at_ble_status_t ble_send_slave_sec_request(at_ble_handle_t conn_handle)
{
1000e228:	b510      	push	{r4, lr}
	#if BLE_PAIR_ENABLE
		if (at_ble_send_slave_sec_request(conn_handle, BLE_MITM_REQ, BLE_BOND_REQ) == AT_BLE_SUCCESS)
1000e22a:	2200      	movs	r2, #0
1000e22c:	2100      	movs	r1, #0
1000e22e:	4b0a      	ldr	r3, [pc, #40]	; (1000e258 <ble_send_slave_sec_request+0x30>)
1000e230:	4798      	blx	r3
1000e232:	1e04      	subs	r4, r0, #0
1000e234:	d106      	bne.n	1000e244 <ble_send_slave_sec_request+0x1c>
		{
			DBG_LOG_DEV("Slave security request successful");
1000e236:	4809      	ldr	r0, [pc, #36]	; (1000e25c <ble_send_slave_sec_request+0x34>)
1000e238:	4b09      	ldr	r3, [pc, #36]	; (1000e260 <ble_send_slave_sec_request+0x38>)
1000e23a:	4798      	blx	r3
1000e23c:	4809      	ldr	r0, [pc, #36]	; (1000e264 <ble_send_slave_sec_request+0x3c>)
1000e23e:	4b0a      	ldr	r3, [pc, #40]	; (1000e268 <ble_send_slave_sec_request+0x40>)
1000e240:	4798      	blx	r3
			return AT_BLE_SUCCESS;
1000e242:	e006      	b.n	1000e252 <ble_send_slave_sec_request+0x2a>
		}
		else
		{
			DBG_LOG("Slave security request failed");
1000e244:	4805      	ldr	r0, [pc, #20]	; (1000e25c <ble_send_slave_sec_request+0x34>)
1000e246:	4b06      	ldr	r3, [pc, #24]	; (1000e260 <ble_send_slave_sec_request+0x38>)
1000e248:	4798      	blx	r3
1000e24a:	4808      	ldr	r0, [pc, #32]	; (1000e26c <ble_send_slave_sec_request+0x44>)
1000e24c:	4b06      	ldr	r3, [pc, #24]	; (1000e268 <ble_send_slave_sec_request+0x40>)
1000e24e:	4798      	blx	r3
		}
	#endif
	return AT_BLE_FAILURE;
1000e250:	24e2      	movs	r4, #226	; 0xe2
}
1000e252:	0020      	movs	r0, r4
1000e254:	bd10      	pop	{r4, pc}
1000e256:	46c0      	nop			; (mov r8, r8)
1000e258:	100110dd 	.word	0x100110dd
1000e25c:	10015d9c 	.word	0x10015d9c
1000e260:	10014bf5 	.word	0x10014bf5
1000e264:	100176d4 	.word	0x100176d4
1000e268:	10014ad5 	.word	0x10014ad5
1000e26c:	100176f8 	.word	0x100176f8

1000e270 <ble_connected_state_handler>:
	return status;
}

/** @brief function to handle connected event received from stack */
at_ble_status_t ble_connected_state_handler(void *params)
{
1000e270:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e272:	465f      	mov	r7, fp
1000e274:	464e      	mov	r6, r9
1000e276:	4645      	mov	r5, r8
1000e278:	b4e0      	push	{r5, r6, r7}
1000e27a:	b09a      	sub	sp, #104	; 0x68
1000e27c:	0005      	movs	r5, r0
	at_ble_connected_t *conn_params;
	uint8_t idx = 0;
	conn_params = (at_ble_connected_t *)params;
	bool peripheral_device_added = false;
	
	if (conn_params->conn_status == AT_BLE_SUCCESS)
1000e27e:	7a86      	ldrb	r6, [r0, #10]
1000e280:	2e00      	cmp	r6, #0
1000e282:	d000      	beq.n	1000e286 <ble_connected_state_handler+0x16>
1000e284:	e0cc      	b.n	1000e420 <ble_connected_state_handler+0x1b0>
	{
		DBG_LOG("Connected to peer device with address 0x%02x%02x%02x%02x%02x%02x",
1000e286:	4878      	ldr	r0, [pc, #480]	; (1000e468 <ble_connected_state_handler+0x1f8>)
1000e288:	4f78      	ldr	r7, [pc, #480]	; (1000e46c <ble_connected_state_handler+0x1fc>)
1000e28a:	47b8      	blx	r7
1000e28c:	792b      	ldrb	r3, [r5, #4]
1000e28e:	796a      	ldrb	r2, [r5, #5]
1000e290:	79a9      	ldrb	r1, [r5, #6]
1000e292:	7868      	ldrb	r0, [r5, #1]
1000e294:	9002      	str	r0, [sp, #8]
1000e296:	78a8      	ldrb	r0, [r5, #2]
1000e298:	9001      	str	r0, [sp, #4]
1000e29a:	78e8      	ldrb	r0, [r5, #3]
1000e29c:	9000      	str	r0, [sp, #0]
1000e29e:	4874      	ldr	r0, [pc, #464]	; (1000e470 <ble_connected_state_handler+0x200>)
1000e2a0:	4c74      	ldr	r4, [pc, #464]	; (1000e474 <ble_connected_state_handler+0x204>)
1000e2a2:	47a0      	blx	r4
		conn_params->peer_addr.addr[3],
		conn_params->peer_addr.addr[2],
		conn_params->peer_addr.addr[1],
		conn_params->peer_addr.addr[0]);
		
		DBG_LOG("Connection Handle %d", conn_params->handle);
1000e2a4:	4870      	ldr	r0, [pc, #448]	; (1000e468 <ble_connected_state_handler+0x1f8>)
1000e2a6:	47b8      	blx	r7
1000e2a8:	8929      	ldrh	r1, [r5, #8]
1000e2aa:	4873      	ldr	r0, [pc, #460]	; (1000e478 <ble_connected_state_handler+0x208>)
1000e2ac:	47a0      	blx	r4
		
		memcpy((uint8_t *)&connected_state_info, (uint8_t *)conn_params, sizeof(at_ble_connected_t));	
1000e2ae:	2212      	movs	r2, #18
1000e2b0:	0029      	movs	r1, r5
1000e2b2:	4872      	ldr	r0, [pc, #456]	; (1000e47c <ble_connected_state_handler+0x20c>)
1000e2b4:	4b72      	ldr	r3, [pc, #456]	; (1000e480 <ble_connected_state_handler+0x210>)
1000e2b6:	4798      	blx	r3
		if(memcmp((uint8_t *)&ble_peripheral_dev_address, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e2b8:	9504      	str	r5, [sp, #16]
1000e2ba:	2207      	movs	r2, #7
1000e2bc:	0029      	movs	r1, r5
1000e2be:	4871      	ldr	r0, [pc, #452]	; (1000e484 <ble_connected_state_handler+0x214>)
1000e2c0:	4b71      	ldr	r3, [pc, #452]	; (1000e488 <ble_connected_state_handler+0x218>)
1000e2c2:	4798      	blx	r3
1000e2c4:	2800      	cmp	r0, #0
1000e2c6:	d100      	bne.n	1000e2ca <ble_connected_state_handler+0x5a>
1000e2c8:	e0b3      	b.n	1000e432 <ble_connected_state_handler+0x1c2>
		{
			/* Peripheral Device */
			if (conn_params->peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE) 
1000e2ca:	782b      	ldrb	r3, [r5, #0]
1000e2cc:	2b02      	cmp	r3, #2
1000e2ce:	d000      	beq.n	1000e2d2 <ble_connected_state_handler+0x62>
1000e2d0:	e0af      	b.n	1000e432 <ble_connected_state_handler+0x1c2>
			{
				uint8_t idx1, idx2;
				uint16_t key_len = 0;
				uint8_t nb_keys = BLE_MAX_DEVICE_CONNECTED;
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
1000e2d2:	2250      	movs	r2, #80	; 0x50
1000e2d4:	2100      	movs	r1, #0
1000e2d6:	a806      	add	r0, sp, #24
1000e2d8:	4b6c      	ldr	r3, [pc, #432]	; (1000e48c <ble_connected_state_handler+0x21c>)
1000e2da:	4798      	blx	r3
1000e2dc:	4f6c      	ldr	r7, [pc, #432]	; (1000e490 <ble_connected_state_handler+0x220>)
		{
			/* Peripheral Device */
			if (conn_params->peer_addr.type == AT_BLE_ADDRESS_RANDOM_PRIVATE_RESOLVABLE) 
			{
				uint8_t idx1, idx2;
				uint16_t key_len = 0;
1000e2de:	2300      	movs	r3, #0
1000e2e0:	e00b      	b.n	1000e2fa <ble_connected_state_handler+0x8a>
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
				for (idx1 = 0; idx1 < BLE_MAX_DEVICE_CONNECTED; idx1++)
				{
					for (idx2 = 0; idx2 < AT_BLE_MAX_KEY_LEN; idx2++)
					{
						irk_key[key_len++] = ble_dev_info[idx1].bond_info.peer_irk.key[idx2];
1000e2e2:	1c59      	adds	r1, r3, #1
1000e2e4:	7814      	ldrb	r4, [r2, #0]
1000e2e6:	a806      	add	r0, sp, #24
1000e2e8:	54c4      	strb	r4, [r0, r3]
1000e2ea:	3201      	adds	r2, #1
1000e2ec:	b28b      	uxth	r3, r1
				uint16_t key_len = 0;
				uint8_t nb_keys = BLE_MAX_DEVICE_CONNECTED;
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
				for (idx1 = 0; idx1 < BLE_MAX_DEVICE_CONNECTED; idx1++)
				{
					for (idx2 = 0; idx2 < AT_BLE_MAX_KEY_LEN; idx2++)
1000e2ee:	42b3      	cmp	r3, r6
1000e2f0:	d1f7      	bne.n	1000e2e2 <ble_connected_state_handler+0x72>
1000e2f2:	377c      	adds	r7, #124	; 0x7c
					{
						irk_key[key_len++] = ble_dev_info[idx1].bond_info.peer_irk.key[idx2];
1000e2f4:	1e33      	subs	r3, r6, #0
			{
				uint8_t idx1, idx2;
				uint16_t key_len = 0;
				uint8_t nb_keys = BLE_MAX_DEVICE_CONNECTED;
				uint8_t irk_key[BLE_MAX_DEVICE_CONNECTED * AT_BLE_MAX_KEY_LEN] = {0, };
				for (idx1 = 0; idx1 < BLE_MAX_DEVICE_CONNECTED; idx1++)
1000e2f6:	2b50      	cmp	r3, #80	; 0x50
1000e2f8:	d004      	beq.n	1000e304 <ble_connected_state_handler+0x94>
1000e2fa:	001e      	movs	r6, r3
1000e2fc:	3610      	adds	r6, #16
1000e2fe:	b2b6      	uxth	r6, r6
	return status;
}

/** @brief function to handle connected event received from stack */
at_ble_status_t ble_connected_state_handler(void *params)
{
1000e300:	003a      	movs	r2, r7
1000e302:	e7ee      	b.n	1000e2e2 <ble_connected_state_handler+0x72>
					}
					
				}
				if (nb_keys)
				{
					if(at_ble_random_address_resolve(BLE_MAX_DEVICE_CONNECTED, &conn_params->peer_addr, irk_key) == AT_BLE_SUCCESS)
1000e304:	aa06      	add	r2, sp, #24
1000e306:	0029      	movs	r1, r5
1000e308:	2005      	movs	r0, #5
1000e30a:	4b62      	ldr	r3, [pc, #392]	; (1000e494 <ble_connected_state_handler+0x224>)
1000e30c:	4798      	blx	r3
1000e30e:	1e06      	subs	r6, r0, #0
1000e310:	d106      	bne.n	1000e320 <ble_connected_state_handler+0xb0>
					{
						DBG_LOG_DEV("Resolving Random address success**");
1000e312:	4855      	ldr	r0, [pc, #340]	; (1000e468 <ble_connected_state_handler+0x1f8>)
1000e314:	4b55      	ldr	r3, [pc, #340]	; (1000e46c <ble_connected_state_handler+0x1fc>)
1000e316:	4798      	blx	r3
1000e318:	485f      	ldr	r0, [pc, #380]	; (1000e498 <ble_connected_state_handler+0x228>)
1000e31a:	4b56      	ldr	r3, [pc, #344]	; (1000e474 <ble_connected_state_handler+0x204>)
1000e31c:	4798      	blx	r3
						return AT_BLE_SUCCESS;
1000e31e:	e09c      	b.n	1000e45a <ble_connected_state_handler+0x1ea>
					}
					else
					{
						DBG_LOG("Resolving Random address failed**");
1000e320:	4851      	ldr	r0, [pc, #324]	; (1000e468 <ble_connected_state_handler+0x1f8>)
1000e322:	4b52      	ldr	r3, [pc, #328]	; (1000e46c <ble_connected_state_handler+0x1fc>)
1000e324:	4798      	blx	r3
1000e326:	485d      	ldr	r0, [pc, #372]	; (1000e49c <ble_connected_state_handler+0x22c>)
1000e328:	4b52      	ldr	r3, [pc, #328]	; (1000e474 <ble_connected_state_handler+0x204>)
1000e32a:	4798      	blx	r3
						return AT_BLE_FAILURE;
1000e32c:	26e2      	movs	r6, #226	; 0xe2
1000e32e:	e094      	b.n	1000e45a <ble_connected_state_handler+0x1ea>
1000e330:	b2e7      	uxtb	r7, r4
		if (ble_device_count < BLE_MAX_DEVICE_CONNECTED)
		{
			bool conn_exists = false;
			for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
			{
				if(!memcmp((uint8_t *)&ble_dev_info[idx].conn_info.peer_addr, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e332:	9405      	str	r4, [sp, #20]
1000e334:	2207      	movs	r2, #7
1000e336:	9904      	ldr	r1, [sp, #16]
1000e338:	4648      	mov	r0, r9
1000e33a:	47d8      	blx	fp
1000e33c:	2800      	cmp	r0, #0
1000e33e:	d109      	bne.n	1000e354 <ble_connected_state_handler+0xe4>
				{
					ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e340:	9a05      	ldr	r2, [sp, #20]
1000e342:	0153      	lsls	r3, r2, #5
1000e344:	1a9b      	subs	r3, r3, r2
1000e346:	009a      	lsls	r2, r3, #2
1000e348:	4b55      	ldr	r3, [pc, #340]	; (1000e4a0 <ble_connected_state_handler+0x230>)
1000e34a:	189b      	adds	r3, r3, r2
1000e34c:	335e      	adds	r3, #94	; 0x5e
1000e34e:	2202      	movs	r2, #2
1000e350:	701a      	strb	r2, [r3, #0]
1000e352:	e02b      	b.n	1000e3ac <ble_connected_state_handler+0x13c>
1000e354:	3401      	adds	r4, #1
1000e356:	237c      	movs	r3, #124	; 0x7c
1000e358:	469c      	mov	ip, r3
1000e35a:	44e1      	add	r9, ip
		}
			
		if (ble_device_count < BLE_MAX_DEVICE_CONNECTED)
		{
			bool conn_exists = false;
			for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e35c:	2c05      	cmp	r4, #5
1000e35e:	d1e7      	bne.n	1000e330 <ble_connected_state_handler+0xc0>
1000e360:	e072      	b.n	1000e448 <ble_connected_state_handler+0x1d8>
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
				{
					if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000e362:	001c      	movs	r4, r3
1000e364:	7811      	ldrb	r1, [r2, #0]
1000e366:	2900      	cmp	r1, #0
1000e368:	d11a      	bne.n	1000e3a0 <ble_connected_state_handler+0x130>
1000e36a:	e001      	b.n	1000e370 <ble_connected_state_handler+0x100>
1000e36c:	2400      	movs	r4, #0
1000e36e:	2700      	movs	r7, #0
					{
						/* @Todo Need to Handle Random Address */
						memcpy(&ble_dev_info[idx].conn_info, (uint8_t *)conn_params, sizeof(at_ble_connected_t));
1000e370:	0163      	lsls	r3, r4, #5
1000e372:	4699      	mov	r9, r3
1000e374:	1b18      	subs	r0, r3, r4
1000e376:	0080      	lsls	r0, r0, #2
1000e378:	4b49      	ldr	r3, [pc, #292]	; (1000e4a0 <ble_connected_state_handler+0x230>)
1000e37a:	4698      	mov	r8, r3
1000e37c:	4440      	add	r0, r8
1000e37e:	2212      	movs	r2, #18
1000e380:	0029      	movs	r1, r5
1000e382:	4b3f      	ldr	r3, [pc, #252]	; (1000e480 <ble_connected_state_handler+0x210>)
1000e384:	4798      	blx	r3
						ble_device_count++;
1000e386:	4a47      	ldr	r2, [pc, #284]	; (1000e4a4 <ble_connected_state_handler+0x234>)
1000e388:	7813      	ldrb	r3, [r2, #0]
1000e38a:	3301      	adds	r3, #1
1000e38c:	b2db      	uxtb	r3, r3
1000e38e:	7013      	strb	r3, [r2, #0]
						ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e390:	464b      	mov	r3, r9
1000e392:	1b1b      	subs	r3, r3, r4
1000e394:	009b      	lsls	r3, r3, #2
1000e396:	4443      	add	r3, r8
1000e398:	335e      	adds	r3, #94	; 0x5e
1000e39a:	2202      	movs	r2, #2
1000e39c:	701a      	strb	r2, [r3, #0]
						break;
1000e39e:	e005      	b.n	1000e3ac <ble_connected_state_handler+0x13c>
				}
			}
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e3a0:	1c79      	adds	r1, r7, #1
1000e3a2:	b2cf      	uxtb	r7, r1
1000e3a4:	3301      	adds	r3, #1
1000e3a6:	327c      	adds	r2, #124	; 0x7c
1000e3a8:	2f05      	cmp	r7, #5
1000e3aa:	d1da      	bne.n	1000e362 <ble_connected_state_handler+0xf2>
						break;
					}
				}
			}
			
			if(!memcmp((uint8_t *)&ble_peripheral_dev_address, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e3ac:	2207      	movs	r2, #7
1000e3ae:	0029      	movs	r1, r5
1000e3b0:	4834      	ldr	r0, [pc, #208]	; (1000e484 <ble_connected_state_handler+0x214>)
1000e3b2:	4b35      	ldr	r3, [pc, #212]	; (1000e488 <ble_connected_state_handler+0x218>)
1000e3b4:	4798      	blx	r3
1000e3b6:	2800      	cmp	r0, #0
1000e3b8:	d10c      	bne.n	1000e3d4 <ble_connected_state_handler+0x164>
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_CENTRAL;
1000e3ba:	017b      	lsls	r3, r7, #5
1000e3bc:	1bdb      	subs	r3, r3, r7
1000e3be:	009b      	lsls	r3, r3, #2
1000e3c0:	4a37      	ldr	r2, [pc, #220]	; (1000e4a0 <ble_connected_state_handler+0x230>)
1000e3c2:	18d3      	adds	r3, r2, r3
1000e3c4:	2205      	movs	r2, #5
1000e3c6:	749a      	strb	r2, [r3, #18]
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
				peripheral_device_added = true;
			}
			/* Reset the ble_peripheral_dev_address to identify the initiator */
			memset((uint8_t *)&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
1000e3c8:	3202      	adds	r2, #2
1000e3ca:	2100      	movs	r1, #0
1000e3cc:	482d      	ldr	r0, [pc, #180]	; (1000e484 <ble_connected_state_handler+0x214>)
1000e3ce:	4b2f      	ldr	r3, [pc, #188]	; (1000e48c <ble_connected_state_handler+0x21c>)
1000e3d0:	4798      	blx	r3
1000e3d2:	e042      	b.n	1000e45a <ble_connected_state_handler+0x1ea>
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_CENTRAL;
			}
			else
			{
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
1000e3d4:	4b32      	ldr	r3, [pc, #200]	; (1000e4a0 <ble_connected_state_handler+0x230>)
1000e3d6:	4698      	mov	r8, r3
1000e3d8:	017c      	lsls	r4, r7, #5
1000e3da:	1be3      	subs	r3, r4, r7
1000e3dc:	009b      	lsls	r3, r3, #2
1000e3de:	4443      	add	r3, r8
1000e3e0:	220a      	movs	r2, #10
1000e3e2:	749a      	strb	r2, [r3, #18]
				peripheral_device_added = true;
			}
			/* Reset the ble_peripheral_dev_address to identify the initiator */
			memset((uint8_t *)&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
1000e3e4:	3a03      	subs	r2, #3
1000e3e6:	2100      	movs	r1, #0
1000e3e8:	4826      	ldr	r0, [pc, #152]	; (1000e484 <ble_connected_state_handler+0x214>)
1000e3ea:	4b28      	ldr	r3, [pc, #160]	; (1000e48c <ble_connected_state_handler+0x21c>)
1000e3ec:	4798      	blx	r3
			at_ble_disconnect(conn_params->handle, AT_BLE_TERMINATED_BY_USER);
		}		
		
#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
		
        if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
1000e3ee:	1be4      	subs	r4, r4, r7
1000e3f0:	00a4      	lsls	r4, r4, #2
1000e3f2:	4444      	add	r4, r8
1000e3f4:	7ca3      	ldrb	r3, [r4, #18]
1000e3f6:	2b0a      	cmp	r3, #10
1000e3f8:	d12f      	bne.n	1000e45a <ble_connected_state_handler+0x1ea>
1000e3fa:	e00d      	b.n	1000e418 <ble_connected_state_handler+0x1a8>
			memset((uint8_t *)&ble_peripheral_dev_address, 0, sizeof(at_ble_addr_t));
					
		}
		else
		{
			DBG_LOG("Max number of connection reached: %d ===>Disconnecting...", ble_device_count);
1000e3fc:	481a      	ldr	r0, [pc, #104]	; (1000e468 <ble_connected_state_handler+0x1f8>)
1000e3fe:	4b1b      	ldr	r3, [pc, #108]	; (1000e46c <ble_connected_state_handler+0x1fc>)
1000e400:	4798      	blx	r3
1000e402:	4b28      	ldr	r3, [pc, #160]	; (1000e4a4 <ble_connected_state_handler+0x234>)
1000e404:	7819      	ldrb	r1, [r3, #0]
1000e406:	b2c9      	uxtb	r1, r1
1000e408:	4827      	ldr	r0, [pc, #156]	; (1000e4a8 <ble_connected_state_handler+0x238>)
1000e40a:	4b1a      	ldr	r3, [pc, #104]	; (1000e474 <ble_connected_state_handler+0x204>)
1000e40c:	4798      	blx	r3
			at_ble_disconnect(conn_params->handle, AT_BLE_TERMINATED_BY_USER);
1000e40e:	8928      	ldrh	r0, [r5, #8]
1000e410:	2113      	movs	r1, #19
1000e412:	4b26      	ldr	r3, [pc, #152]	; (1000e4ac <ble_connected_state_handler+0x23c>)
1000e414:	4798      	blx	r3
1000e416:	e020      	b.n	1000e45a <ble_connected_state_handler+0x1ea>
		
#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
		
        if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
        {
	 		ble_send_slave_sec_request(conn_params->handle);
1000e418:	8928      	ldrh	r0, [r5, #8]
1000e41a:	4b25      	ldr	r3, [pc, #148]	; (1000e4b0 <ble_connected_state_handler+0x240>)
1000e41c:	4798      	blx	r3
1000e41e:	e01c      	b.n	1000e45a <ble_connected_state_handler+0x1ea>
        }
#endif
	} 
	else
	{
		DBG_LOG("Device Connection Failed - Status: %d", conn_params->conn_status);
1000e420:	4811      	ldr	r0, [pc, #68]	; (1000e468 <ble_connected_state_handler+0x1f8>)
1000e422:	4b12      	ldr	r3, [pc, #72]	; (1000e46c <ble_connected_state_handler+0x1fc>)
1000e424:	4798      	blx	r3
1000e426:	7aa9      	ldrb	r1, [r5, #10]
1000e428:	4822      	ldr	r0, [pc, #136]	; (1000e4b4 <ble_connected_state_handler+0x244>)
1000e42a:	4b12      	ldr	r3, [pc, #72]	; (1000e474 <ble_connected_state_handler+0x204>)
1000e42c:	4798      	blx	r3
	}
	ALL_UNUSED(peripheral_device_added);
	return AT_BLE_SUCCESS;
1000e42e:	2600      	movs	r6, #0
1000e430:	e013      	b.n	1000e45a <ble_connected_state_handler+0x1ea>
					DBG_LOG_DEV("New Connection");
				}				
			}
		}
			
		if (ble_device_count < BLE_MAX_DEVICE_CONNECTED)
1000e432:	4b1c      	ldr	r3, [pc, #112]	; (1000e4a4 <ble_connected_state_handler+0x234>)
1000e434:	781b      	ldrb	r3, [r3, #0]
1000e436:	b2db      	uxtb	r3, r3
1000e438:	2b04      	cmp	r3, #4
1000e43a:	d8df      	bhi.n	1000e3fc <ble_connected_state_handler+0x18c>
1000e43c:	4b18      	ldr	r3, [pc, #96]	; (1000e4a0 <ble_connected_state_handler+0x230>)
1000e43e:	4699      	mov	r9, r3
1000e440:	2400      	movs	r4, #0
		{
			bool conn_exists = false;
			for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
			{
				if(!memcmp((uint8_t *)&ble_dev_info[idx].conn_info.peer_addr, (uint8_t *)&conn_params->peer_addr, sizeof(at_ble_addr_t)))
1000e442:	4b11      	ldr	r3, [pc, #68]	; (1000e488 <ble_connected_state_handler+0x218>)
1000e444:	469b      	mov	fp, r3
1000e446:	e773      	b.n	1000e330 <ble_connected_state_handler+0xc0>
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
				{
					if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000e448:	235e      	movs	r3, #94	; 0x5e
1000e44a:	4a15      	ldr	r2, [pc, #84]	; (1000e4a0 <ble_connected_state_handler+0x230>)
1000e44c:	5cd3      	ldrb	r3, [r2, r3]
1000e44e:	2b00      	cmp	r3, #0
1000e450:	d08c      	beq.n	1000e36c <ble_connected_state_handler+0xfc>
1000e452:	4a19      	ldr	r2, [pc, #100]	; (1000e4b8 <ble_connected_state_handler+0x248>)
1000e454:	2301      	movs	r3, #1
				}
			}
			
			if (!conn_exists)
			{
				for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e456:	2701      	movs	r7, #1
1000e458:	e783      	b.n	1000e362 <ble_connected_state_handler+0xf2>
	{
		DBG_LOG("Device Connection Failed - Status: %d", conn_params->conn_status);
	}
	ALL_UNUSED(peripheral_device_added);
	return AT_BLE_SUCCESS;
}
1000e45a:	0030      	movs	r0, r6
1000e45c:	b01a      	add	sp, #104	; 0x68
1000e45e:	bc1c      	pop	{r2, r3, r4}
1000e460:	4690      	mov	r8, r2
1000e462:	4699      	mov	r9, r3
1000e464:	46a3      	mov	fp, r4
1000e466:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e468:	10015d9c 	.word	0x10015d9c
1000e46c:	10014bf5 	.word	0x10014bf5
1000e470:	10017718 	.word	0x10017718
1000e474:	10014ad5 	.word	0x10014ad5
1000e478:	1001775c 	.word	0x1001775c
1000e47c:	10019de8 	.word	0x10019de8
1000e480:	1001497b 	.word	0x1001497b
1000e484:	100186c0 	.word	0x100186c0
1000e488:	1001495d 	.word	0x1001495d
1000e48c:	1001498d 	.word	0x1001498d
1000e490:	10019b82 	.word	0x10019b82
1000e494:	10010565 	.word	0x10010565
1000e498:	10017774 	.word	0x10017774
1000e49c:	10017798 	.word	0x10017798
1000e4a0:	10019b3c 	.word	0x10019b3c
1000e4a4:	10019da8 	.word	0x10019da8
1000e4a8:	100177bc 	.word	0x100177bc
1000e4ac:	10010539 	.word	0x10010539
1000e4b0:	1000e229 	.word	0x1000e229
1000e4b4:	100177f8 	.word	0x100177f8
1000e4b8:	10019c16 	.word	0x10019c16

1000e4bc <ble_resolv_rand_addr_handler>:

at_ble_status_t ble_resolv_rand_addr_handler(void *params)
{
1000e4bc:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e4be:	4647      	mov	r7, r8
1000e4c0:	b480      	push	{r7}
	uint8_t idx;	
	bool device_found = false;
	bool peripheral_device_added = false;
	ble_resolv_rand_addr_status = (at_ble_resolv_rand_addr_status_t *)params;	
	
	if(ble_resolv_rand_addr_status->status == AT_BLE_SUCCESS)
1000e4c2:	7803      	ldrb	r3, [r0, #0]
1000e4c4:	2b00      	cmp	r3, #0
1000e4c6:	d152      	bne.n	1000e56e <ble_resolv_rand_addr_handler+0xb2>
1000e4c8:	4d3e      	ldr	r5, [pc, #248]	; (1000e5c4 <ble_resolv_rand_addr_handler+0x108>)
1000e4ca:	2400      	movs	r4, #0
	{		
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
		{
			/* Check the Resolved Address */
			if (!memcmp((uint8_t *)ble_resolv_rand_addr_status->irk, (uint8_t *)ble_dev_info[idx].bond_info.peer_irk.key, AT_BLE_MAX_KEY_LEN))
1000e4cc:	1c46      	adds	r6, r0, #1
1000e4ce:	4f3e      	ldr	r7, [pc, #248]	; (1000e5c8 <ble_resolv_rand_addr_handler+0x10c>)
1000e4d0:	2210      	movs	r2, #16
1000e4d2:	0029      	movs	r1, r5
1000e4d4:	0030      	movs	r0, r6
1000e4d6:	47b8      	blx	r7
1000e4d8:	2800      	cmp	r0, #0
1000e4da:	d031      	beq.n	1000e540 <ble_resolv_rand_addr_handler+0x84>
	bool peripheral_device_added = false;
	ble_resolv_rand_addr_status = (at_ble_resolv_rand_addr_status_t *)params;	
	
	if(ble_resolv_rand_addr_status->status == AT_BLE_SUCCESS)
	{		
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e4dc:	3401      	adds	r4, #1
1000e4de:	b2e4      	uxtb	r4, r4
1000e4e0:	357c      	adds	r5, #124	; 0x7c
1000e4e2:	2c05      	cmp	r4, #5
1000e4e4:	d1f4      	bne.n	1000e4d0 <ble_resolv_rand_addr_handler+0x14>
1000e4e6:	e042      	b.n	1000e56e <ble_resolv_rand_addr_handler+0xb2>
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
		{
			if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000e4e8:	001d      	movs	r5, r3
1000e4ea:	7811      	ldrb	r1, [r2, #0]
1000e4ec:	2900      	cmp	r1, #0
1000e4ee:	d11b      	bne.n	1000e528 <ble_resolv_rand_addr_handler+0x6c>
1000e4f0:	e001      	b.n	1000e4f6 <ble_resolv_rand_addr_handler+0x3a>
1000e4f2:	2500      	movs	r5, #0
		peripheral_device_added = true;
	}
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e4f4:	2400      	movs	r4, #0
		{
			if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
			{
				memcpy(&ble_dev_info[idx].conn_info, (uint8_t *)&connected_state_info, sizeof(at_ble_connected_t));
1000e4f6:	4b35      	ldr	r3, [pc, #212]	; (1000e5cc <ble_resolv_rand_addr_handler+0x110>)
1000e4f8:	4698      	mov	r8, r3
1000e4fa:	016e      	lsls	r6, r5, #5
1000e4fc:	1b77      	subs	r7, r6, r5
1000e4fe:	00bf      	lsls	r7, r7, #2
1000e500:	4447      	add	r7, r8
1000e502:	2212      	movs	r2, #18
1000e504:	4932      	ldr	r1, [pc, #200]	; (1000e5d0 <ble_resolv_rand_addr_handler+0x114>)
1000e506:	0038      	movs	r0, r7
1000e508:	4b32      	ldr	r3, [pc, #200]	; (1000e5d4 <ble_resolv_rand_addr_handler+0x118>)
1000e50a:	4798      	blx	r3
				ble_device_count++;
1000e50c:	4a32      	ldr	r2, [pc, #200]	; (1000e5d8 <ble_resolv_rand_addr_handler+0x11c>)
1000e50e:	7813      	ldrb	r3, [r2, #0]
1000e510:	3301      	adds	r3, #1
1000e512:	b2db      	uxtb	r3, r3
1000e514:	7013      	strb	r3, [r2, #0]
				ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e516:	375e      	adds	r7, #94	; 0x5e
1000e518:	2302      	movs	r3, #2
1000e51a:	703b      	strb	r3, [r7, #0]
				ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
1000e51c:	1b75      	subs	r5, r6, r5
1000e51e:	00ad      	lsls	r5, r5, #2
1000e520:	4445      	add	r5, r8
1000e522:	3308      	adds	r3, #8
1000e524:	74ab      	strb	r3, [r5, #18]
				peripheral_device_added = true;
				break;
1000e526:	e031      	b.n	1000e58c <ble_resolv_rand_addr_handler+0xd0>
		peripheral_device_added = true;
	}
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e528:	3401      	adds	r4, #1
1000e52a:	b2e4      	uxtb	r4, r4
1000e52c:	3301      	adds	r3, #1
1000e52e:	327c      	adds	r2, #124	; 0x7c
1000e530:	2c05      	cmp	r4, #5
1000e532:	d1d9      	bne.n	1000e4e8 <ble_resolv_rand_addr_handler+0x2c>
1000e534:	e03a      	b.n	1000e5ac <ble_resolv_rand_addr_handler+0xf0>
	}
	DBG_LOG_DEV("Device idx:%d",idx);
	#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
	if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
	{
		ble_send_slave_sec_request(connected_state_info.handle);
1000e536:	4b26      	ldr	r3, [pc, #152]	; (1000e5d0 <ble_resolv_rand_addr_handler+0x114>)
1000e538:	8918      	ldrh	r0, [r3, #8]
1000e53a:	4b28      	ldr	r3, [pc, #160]	; (1000e5dc <ble_resolv_rand_addr_handler+0x120>)
1000e53c:	4798      	blx	r3
1000e53e:	e03c      	b.n	1000e5ba <ble_resolv_rand_addr_handler+0xfe>
		
	}
	
	if (device_found)
	{
		DBG_LOG_DEV("##########Device Found");
1000e540:	4827      	ldr	r0, [pc, #156]	; (1000e5e0 <ble_resolv_rand_addr_handler+0x124>)
1000e542:	4b28      	ldr	r3, [pc, #160]	; (1000e5e4 <ble_resolv_rand_addr_handler+0x128>)
1000e544:	4798      	blx	r3
1000e546:	4828      	ldr	r0, [pc, #160]	; (1000e5e8 <ble_resolv_rand_addr_handler+0x12c>)
1000e548:	4b28      	ldr	r3, [pc, #160]	; (1000e5ec <ble_resolv_rand_addr_handler+0x130>)
1000e54a:	4798      	blx	r3
		ble_dev_info[idx].conn_state = BLE_DEVICE_CONNECTED;
1000e54c:	481f      	ldr	r0, [pc, #124]	; (1000e5cc <ble_resolv_rand_addr_handler+0x110>)
1000e54e:	0163      	lsls	r3, r4, #5
1000e550:	1b1a      	subs	r2, r3, r4
1000e552:	0092      	lsls	r2, r2, #2
1000e554:	1882      	adds	r2, r0, r2
1000e556:	0011      	movs	r1, r2
1000e558:	315e      	adds	r1, #94	; 0x5e
1000e55a:	2502      	movs	r5, #2
1000e55c:	700d      	strb	r5, [r1, #0]
		ble_dev_info[idx].dev_role = AT_BLE_ROLE_PERIPHERAL;
1000e55e:	210a      	movs	r1, #10
1000e560:	7491      	strb	r1, [r2, #18]
		memcpy((uint8_t *)&ble_dev_info[idx].conn_info, (uint8_t *)&connected_state_info, sizeof(at_ble_connected_t));
1000e562:	0010      	movs	r0, r2
1000e564:	2212      	movs	r2, #18
1000e566:	491a      	ldr	r1, [pc, #104]	; (1000e5d0 <ble_resolv_rand_addr_handler+0x114>)
1000e568:	4b1a      	ldr	r3, [pc, #104]	; (1000e5d4 <ble_resolv_rand_addr_handler+0x118>)
1000e56a:	4798      	blx	r3
1000e56c:	e00e      	b.n	1000e58c <ble_resolv_rand_addr_handler+0xd0>
		peripheral_device_added = true;
	}
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
1000e56e:	481c      	ldr	r0, [pc, #112]	; (1000e5e0 <ble_resolv_rand_addr_handler+0x124>)
1000e570:	4b1c      	ldr	r3, [pc, #112]	; (1000e5e4 <ble_resolv_rand_addr_handler+0x128>)
1000e572:	4798      	blx	r3
1000e574:	481e      	ldr	r0, [pc, #120]	; (1000e5f0 <ble_resolv_rand_addr_handler+0x134>)
1000e576:	4b1d      	ldr	r3, [pc, #116]	; (1000e5ec <ble_resolv_rand_addr_handler+0x130>)
1000e578:	4798      	blx	r3
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
		{
			if(ble_dev_info[idx].conn_state == BLE_DEVICE_DEFAULT_IDLE)
1000e57a:	235e      	movs	r3, #94	; 0x5e
1000e57c:	4a13      	ldr	r2, [pc, #76]	; (1000e5cc <ble_resolv_rand_addr_handler+0x110>)
1000e57e:	5cd3      	ldrb	r3, [r2, r3]
1000e580:	2b00      	cmp	r3, #0
1000e582:	d0b6      	beq.n	1000e4f2 <ble_resolv_rand_addr_handler+0x36>
1000e584:	4a1b      	ldr	r2, [pc, #108]	; (1000e5f4 <ble_resolv_rand_addr_handler+0x138>)
1000e586:	2301      	movs	r3, #1
		peripheral_device_added = true;
	}
	else
	{
		DBG_LOG_DEV("##########Device Not Found");
		for (idx = 0; idx < BLE_MAX_DEVICE_CONNECTED; idx++)
1000e588:	2401      	movs	r4, #1
1000e58a:	e7ad      	b.n	1000e4e8 <ble_resolv_rand_addr_handler+0x2c>
				peripheral_device_added = true;
				break;
			}
		}
	}
	DBG_LOG_DEV("Device idx:%d",idx);
1000e58c:	4814      	ldr	r0, [pc, #80]	; (1000e5e0 <ble_resolv_rand_addr_handler+0x124>)
1000e58e:	4b15      	ldr	r3, [pc, #84]	; (1000e5e4 <ble_resolv_rand_addr_handler+0x128>)
1000e590:	4798      	blx	r3
1000e592:	0021      	movs	r1, r4
1000e594:	4818      	ldr	r0, [pc, #96]	; (1000e5f8 <ble_resolv_rand_addr_handler+0x13c>)
1000e596:	4b15      	ldr	r3, [pc, #84]	; (1000e5ec <ble_resolv_rand_addr_handler+0x130>)
1000e598:	4798      	blx	r3
	#if ((BLE_DEVICE_ROLE == BLE_ROLE_PERIPHERAL) || (BLE_DEVICE_ROLE == BLE_ROLE_ALL))
	if((ble_dev_info[idx].dev_role == AT_BLE_ROLE_PERIPHERAL) && (peripheral_device_added))
1000e59a:	0163      	lsls	r3, r4, #5
1000e59c:	1b1c      	subs	r4, r3, r4
1000e59e:	00a4      	lsls	r4, r4, #2
1000e5a0:	4b0a      	ldr	r3, [pc, #40]	; (1000e5cc <ble_resolv_rand_addr_handler+0x110>)
1000e5a2:	191c      	adds	r4, r3, r4
1000e5a4:	7ca3      	ldrb	r3, [r4, #18]
1000e5a6:	2b0a      	cmp	r3, #10
1000e5a8:	d107      	bne.n	1000e5ba <ble_resolv_rand_addr_handler+0xfe>
1000e5aa:	e7c4      	b.n	1000e536 <ble_resolv_rand_addr_handler+0x7a>
				peripheral_device_added = true;
				break;
			}
		}
	}
	DBG_LOG_DEV("Device idx:%d",idx);
1000e5ac:	480c      	ldr	r0, [pc, #48]	; (1000e5e0 <ble_resolv_rand_addr_handler+0x124>)
1000e5ae:	4b0d      	ldr	r3, [pc, #52]	; (1000e5e4 <ble_resolv_rand_addr_handler+0x128>)
1000e5b0:	4798      	blx	r3
1000e5b2:	2105      	movs	r1, #5
1000e5b4:	4810      	ldr	r0, [pc, #64]	; (1000e5f8 <ble_resolv_rand_addr_handler+0x13c>)
1000e5b6:	4b0d      	ldr	r3, [pc, #52]	; (1000e5ec <ble_resolv_rand_addr_handler+0x130>)
1000e5b8:	4798      	blx	r3
	#endif
	ALL_UNUSED(peripheral_device_added);

	return AT_BLE_SUCCESS;
	
}
1000e5ba:	2000      	movs	r0, #0
1000e5bc:	bc04      	pop	{r2}
1000e5be:	4690      	mov	r8, r2
1000e5c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e5c2:	46c0      	nop			; (mov r8, r8)
1000e5c4:	10019b82 	.word	0x10019b82
1000e5c8:	1001495d 	.word	0x1001495d
1000e5cc:	10019b3c 	.word	0x10019b3c
1000e5d0:	10019de8 	.word	0x10019de8
1000e5d4:	1001497b 	.word	0x1001497b
1000e5d8:	10019da8 	.word	0x10019da8
1000e5dc:	1000e229 	.word	0x1000e229
1000e5e0:	10015d9c 	.word	0x10015d9c
1000e5e4:	10014bf5 	.word	0x10014bf5
1000e5e8:	10017820 	.word	0x10017820
1000e5ec:	10014ad5 	.word	0x10014ad5
1000e5f0:	10017838 	.word	0x10017838
1000e5f4:	10019c16 	.word	0x10019c16
1000e5f8:	10017854 	.word	0x10017854

1000e5fc <ble_event_manager>:
	}
	return AT_BLE_SUCCESS;
}

void ble_event_manager(at_ble_events_t events, void *event_params)
{
1000e5fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000e5fe:	0004      	movs	r4, r0
1000e600:	000d      	movs	r5, r1
	DBG_LOG_DEV("BLE-Event:%d", events);
1000e602:	4848      	ldr	r0, [pc, #288]	; (1000e724 <ble_event_manager+0x128>)
1000e604:	4b48      	ldr	r3, [pc, #288]	; (1000e728 <ble_event_manager+0x12c>)
1000e606:	4798      	blx	r3
1000e608:	0021      	movs	r1, r4
1000e60a:	4848      	ldr	r0, [pc, #288]	; (1000e72c <ble_event_manager+0x130>)
1000e60c:	4b48      	ldr	r3, [pc, #288]	; (1000e730 <ble_event_manager+0x134>)
1000e60e:	4798      	blx	r3
	switch(events)
1000e610:	2c3b      	cmp	r4, #59	; 0x3b
1000e612:	d879      	bhi.n	1000e708 <ble_event_manager+0x10c>
1000e614:	00a3      	lsls	r3, r4, #2
1000e616:	4a47      	ldr	r2, [pc, #284]	; (1000e734 <ble_event_manager+0x138>)
1000e618:	58d3      	ldr	r3, [r2, r3]
1000e61a:	469f      	mov	pc, r3
		for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gap_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gap_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e61c:	00a4      	lsls	r4, r4, #2
1000e61e:	2600      	movs	r6, #0
		}
		#endif			
		
		for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gap_event_cb[idx] != NULL)
1000e620:	4f45      	ldr	r7, [pc, #276]	; (1000e738 <ble_event_manager+0x13c>)
1000e622:	59bb      	ldr	r3, [r7, r6]
1000e624:	2b00      	cmp	r3, #0
1000e626:	d004      	beq.n	1000e632 <ble_event_manager+0x36>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gap_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e628:	591b      	ldr	r3, [r3, r4]
1000e62a:	2b00      	cmp	r3, #0
1000e62c:	d001      	beq.n	1000e632 <ble_event_manager+0x36>
				{
					event_cb_fn[events](event_params);		
1000e62e:	0028      	movs	r0, r5
1000e630:	4798      	blx	r3
1000e632:	3604      	adds	r6, #4
			if( ble_scan_duplication_check((at_ble_scan_info_t*)event_params) )
				return;
		}
		#endif			
		
		for (idx = 0; idx < MAX_GAP_EVENT_SUBSCRIBERS; idx++)
1000e634:	2e14      	cmp	r6, #20
1000e636:	d1f4      	bne.n	1000e622 <ble_event_manager+0x26>
1000e638:	e072      	b.n	1000e720 <ble_event_manager+0x124>
		for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_client_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_client_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e63a:	3c13      	subs	r4, #19
1000e63c:	b2e4      	uxtb	r4, r4
1000e63e:	00a4      	lsls	r4, r4, #2
1000e640:	2600      	movs	r6, #0
	{
		uint8_t idx;
		events -= (AT_BLE_CON_CHANNEL_MAP_IND + 1);
		for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_client_event_cb[idx] != NULL)
1000e642:	4f3e      	ldr	r7, [pc, #248]	; (1000e73c <ble_event_manager+0x140>)
1000e644:	59bb      	ldr	r3, [r7, r6]
1000e646:	2b00      	cmp	r3, #0
1000e648:	d004      	beq.n	1000e654 <ble_event_manager+0x58>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_client_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e64a:	591b      	ldr	r3, [r3, r4]
1000e64c:	2b00      	cmp	r3, #0
1000e64e:	d001      	beq.n	1000e654 <ble_event_manager+0x58>
				{
					event_cb_fn[events](event_params);
1000e650:	0028      	movs	r0, r5
1000e652:	4798      	blx	r3
1000e654:	3604      	adds	r6, #4
	case AT_BLE_NOTIFICATION_RECIEVED:
	case AT_BLE_INDICATION_RECIEVED:
	{
		uint8_t idx;
		events -= (AT_BLE_CON_CHANNEL_MAP_IND + 1);
		for (idx = 0; idx < MAX_GATT_CLIENT_SUBSCRIBERS; idx++)
1000e656:	2e14      	cmp	r6, #20
1000e658:	d1f4      	bne.n	1000e644 <ble_event_manager+0x48>
1000e65a:	e061      	b.n	1000e720 <ble_event_manager+0x124>
	case AT_BLE_MTU_CHANGED_CMD_COMPLETE:
	case AT_BLE_CHARACTERISTIC_WRITE_CMD_CMP:
	case AT_BLE_READ_AUTHORIZE_REQUEST:
	{
		uint8_t idx;
		events -= (AT_BLE_INDICATION_RECIEVED + 1);
1000e65c:	3c1d      	subs	r4, #29
1000e65e:	b2e4      	uxtb	r4, r4
		DBG_LOG_DEV("GATT_Server Event:%d", events);
1000e660:	4830      	ldr	r0, [pc, #192]	; (1000e724 <ble_event_manager+0x128>)
1000e662:	4b31      	ldr	r3, [pc, #196]	; (1000e728 <ble_event_manager+0x12c>)
1000e664:	4798      	blx	r3
1000e666:	0021      	movs	r1, r4
1000e668:	4835      	ldr	r0, [pc, #212]	; (1000e740 <ble_event_manager+0x144>)
1000e66a:	4b31      	ldr	r3, [pc, #196]	; (1000e730 <ble_event_manager+0x134>)
1000e66c:	4798      	blx	r3
		for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_server_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_server_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e66e:	00a4      	lsls	r4, r4, #2
1000e670:	2600      	movs	r6, #0
		uint8_t idx;
		events -= (AT_BLE_INDICATION_RECIEVED + 1);
		DBG_LOG_DEV("GATT_Server Event:%d", events);
		for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_gatt_server_event_cb[idx] != NULL)
1000e672:	4f34      	ldr	r7, [pc, #208]	; (1000e744 <ble_event_manager+0x148>)
1000e674:	59bb      	ldr	r3, [r7, r6]
1000e676:	2b00      	cmp	r3, #0
1000e678:	d004      	beq.n	1000e684 <ble_event_manager+0x88>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_gatt_server_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e67a:	591b      	ldr	r3, [r3, r4]
1000e67c:	2b00      	cmp	r3, #0
1000e67e:	d001      	beq.n	1000e684 <ble_event_manager+0x88>
				{
					event_cb_fn[events](event_params);
1000e680:	0028      	movs	r0, r5
1000e682:	4798      	blx	r3
1000e684:	3604      	adds	r6, #4
	case AT_BLE_READ_AUTHORIZE_REQUEST:
	{
		uint8_t idx;
		events -= (AT_BLE_INDICATION_RECIEVED + 1);
		DBG_LOG_DEV("GATT_Server Event:%d", events);
		for (idx = 0; idx < MAX_GATT_SERVER_SUBSCRIBERS; idx++)
1000e686:	2e14      	cmp	r6, #20
1000e688:	d1f4      	bne.n	1000e674 <ble_event_manager+0x78>
1000e68a:	e049      	b.n	1000e720 <ble_event_manager+0x124>
	case AT_BLE_LECB_ADD_CREDIT_IND:
	case AT_BLE_LECB_SEND_RESP:
	case AT_BLE_LECB_DATA_RECIEVED:
	{
		uint8_t idx;
		events -= (AT_BLE_READ_AUTHORIZE_REQUEST + 1);
1000e68c:	3c27      	subs	r4, #39	; 0x27
1000e68e:	b2e4      	uxtb	r4, r4
		for (idx = 0; idx < MAX_L2CAP_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_l2cap_event_cb[idx] != NULL)
1000e690:	4b2d      	ldr	r3, [pc, #180]	; (1000e748 <ble_event_manager+0x14c>)
1000e692:	681b      	ldr	r3, [r3, #0]
1000e694:	2b00      	cmp	r3, #0
1000e696:	d043      	beq.n	1000e720 <ble_event_manager+0x124>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_l2cap_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e698:	00a4      	lsls	r4, r4, #2
1000e69a:	58e3      	ldr	r3, [r4, r3]
1000e69c:	2b00      	cmp	r3, #0
1000e69e:	d03f      	beq.n	1000e720 <ble_event_manager+0x124>
				{
					event_cb_fn[events](event_params);
1000e6a0:	0028      	movs	r0, r5
1000e6a2:	4798      	blx	r3
1000e6a4:	e03c      	b.n	1000e720 <ble_event_manager+0x124>
	case AT_BLE_HTPT_ENABLE_RSP:
	case AT_BLE_HTPT_MEAS_INTV_UPD_RSP:
	case AT_BLE_HTPT_MEAS_INTV_CHG_REQ:
	{
		uint8_t idx;
		events -= (AT_BLE_LECB_DATA_RECIEVED + 1);
1000e6a6:	3c2d      	subs	r4, #45	; 0x2d
1000e6a8:	b2e4      	uxtb	r4, r4
		for (idx = 0; idx < MAX_HTPT_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_htpt_event_cb[idx] != NULL)
1000e6aa:	4b28      	ldr	r3, [pc, #160]	; (1000e74c <ble_event_manager+0x150>)
1000e6ac:	681b      	ldr	r3, [r3, #0]
1000e6ae:	2b00      	cmp	r3, #0
1000e6b0:	d036      	beq.n	1000e720 <ble_event_manager+0x124>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_htpt_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e6b2:	00a4      	lsls	r4, r4, #2
1000e6b4:	58e3      	ldr	r3, [r4, r3]
1000e6b6:	2b00      	cmp	r3, #0
1000e6b8:	d032      	beq.n	1000e720 <ble_event_manager+0x124>
				{
					event_cb_fn[events](event_params);
1000e6ba:	0028      	movs	r0, r5
1000e6bc:	4798      	blx	r3
1000e6be:	e02f      	b.n	1000e720 <ble_event_manager+0x124>
		for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_dtm_event_cb[idx] != NULL)
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_dtm_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e6c0:	3c36      	subs	r4, #54	; 0x36
1000e6c2:	b2e4      	uxtb	r4, r4
1000e6c4:	00a4      	lsls	r4, r4, #2
1000e6c6:	2600      	movs	r6, #0
	{
		uint8_t idx;
		events -= (AT_BLE_HTPT_MEAS_INTV_CHG_REQ + 1);
		for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_dtm_event_cb[idx] != NULL)
1000e6c8:	4f21      	ldr	r7, [pc, #132]	; (1000e750 <ble_event_manager+0x154>)
1000e6ca:	59bb      	ldr	r3, [r7, r6]
1000e6cc:	2b00      	cmp	r3, #0
1000e6ce:	d004      	beq.n	1000e6da <ble_event_manager+0xde>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_dtm_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e6d0:	591b      	ldr	r3, [r3, r4]
1000e6d2:	2b00      	cmp	r3, #0
1000e6d4:	d001      	beq.n	1000e6da <ble_event_manager+0xde>
				{
					event_cb_fn[events](event_params);
1000e6d6:	0028      	movs	r0, r5
1000e6d8:	4798      	blx	r3
1000e6da:	3604      	adds	r6, #4
	case AT_BLE_LE_TEST_STATUS:
	case AT_BLE_LE_PACKET_REPORT:
	{
		uint8_t idx;
		events -= (AT_BLE_HTPT_MEAS_INTV_CHG_REQ + 1);
		for (idx = 0; idx < MAX_DTM_EVENT_SUBSCRIBERS; idx++)
1000e6dc:	2e14      	cmp	r6, #20
1000e6de:	d1f4      	bne.n	1000e6ca <ble_event_manager+0xce>
1000e6e0:	e01e      	b.n	1000e720 <ble_event_manager+0x124>
	case AT_BLE_CUSTOM_EVENT:
	case AT_BLE_DEVICE_READY:
	case AT_BLE_EVENT_MAX:
	{
		uint8_t idx;
		events -= (AT_BLE_LE_PACKET_REPORT + 1);
1000e6e2:	3c38      	subs	r4, #56	; 0x38
1000e6e4:	b2e4      	uxtb	r4, r4
		for (idx = 0; idx < MAX_CUSTOM_EVENT_SUBSCRIBERS; idx++)
		{
			if (ble_mgr_custom_event_cb[idx] != NULL)
1000e6e6:	4b1b      	ldr	r3, [pc, #108]	; (1000e754 <ble_event_manager+0x158>)
1000e6e8:	681b      	ldr	r3, [r3, #0]
1000e6ea:	2b00      	cmp	r3, #0
1000e6ec:	d018      	beq.n	1000e720 <ble_event_manager+0x124>
			{
				const ble_event_callback_t *event_cb_fn = ble_mgr_custom_event_cb[idx];
				if(event_cb_fn[events] != NULL)
1000e6ee:	00a4      	lsls	r4, r4, #2
1000e6f0:	58e3      	ldr	r3, [r4, r3]
1000e6f2:	2b00      	cmp	r3, #0
1000e6f4:	d014      	beq.n	1000e720 <ble_event_manager+0x124>
				{
					event_cb_fn[events](event_params);
1000e6f6:	0028      	movs	r0, r5
1000e6f8:	4798      	blx	r3
1000e6fa:	e011      	b.n	1000e720 <ble_event_manager+0x124>
	}
	break;

	case AT_PLATFORM_EVENT:
	{
		if (ble_user_event_cb) {
1000e6fc:	4b16      	ldr	r3, [pc, #88]	; (1000e758 <ble_event_manager+0x15c>)
1000e6fe:	681b      	ldr	r3, [r3, #0]
1000e700:	2b00      	cmp	r3, #0
1000e702:	d00d      	beq.n	1000e720 <ble_event_manager+0x124>
			ble_user_event_cb();
1000e704:	4798      	blx	r3
1000e706:	e00b      	b.n	1000e720 <ble_event_manager+0x124>
	}
	break;

	default:
	{
		DBG_LOG_DEV("BLE-Manager:Unknown Event=0x%X", events);
1000e708:	4e06      	ldr	r6, [pc, #24]	; (1000e724 <ble_event_manager+0x128>)
1000e70a:	0030      	movs	r0, r6
1000e70c:	4d06      	ldr	r5, [pc, #24]	; (1000e728 <ble_event_manager+0x12c>)
1000e70e:	47a8      	blx	r5
1000e710:	0021      	movs	r1, r4
1000e712:	4812      	ldr	r0, [pc, #72]	; (1000e75c <ble_event_manager+0x160>)
1000e714:	4b06      	ldr	r3, [pc, #24]	; (1000e730 <ble_event_manager+0x134>)
1000e716:	4798      	blx	r3
		DBG_LOG("\r\n");
1000e718:	0030      	movs	r0, r6
1000e71a:	47a8      	blx	r5
1000e71c:	0030      	movs	r0, r6
1000e71e:	47a8      	blx	r5
	}
	break;		
	}
}
1000e720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000e722:	46c0      	nop			; (mov r8, r8)
1000e724:	10015d9c 	.word	0x10015d9c
1000e728:	10014bf5 	.word	0x10014bf5
1000e72c:	10017864 	.word	0x10017864
1000e730:	10014ad5 	.word	0x10014ad5
1000e734:	10016dc4 	.word	0x10016dc4
1000e738:	10019dc0 	.word	0x10019dc0
1000e73c:	10019dd4 	.word	0x10019dd4
1000e740:	10017874 	.word	0x10017874
1000e744:	10019b28 	.word	0x10019b28
1000e748:	10019e1c 	.word	0x10019e1c
1000e74c:	10019b24 	.word	0x10019b24
1000e750:	10019dac 	.word	0x10019dac
1000e754:	1001a360 	.word	0x1001a360
1000e758:	100186b8 	.word	0x100186b8
1000e75c:	1001788c 	.word	0x1001788c

1000e760 <ble_event_task>:
	return ulp_status;
}

/** @brief function to get event from stack */
at_ble_status_t ble_event_task(uint32_t timeout)
{
1000e760:	b570      	push	{r4, r5, r6, lr}
1000e762:	0004      	movs	r4, r0
	return status;
}

ble_ulp_mode_t ble_get_ulp_status(void)
{
	return ulp_status;
1000e764:	4b0d      	ldr	r3, [pc, #52]	; (1000e79c <ble_event_task+0x3c>)
1000e766:	781b      	ldrb	r3, [r3, #0]
/** @brief function to get event from stack */
at_ble_status_t ble_event_task(uint32_t timeout)
{
	at_ble_status_t status;
	
	if (ble_get_ulp_status() == BLE_ULP_MODE_SET)
1000e768:	2b01      	cmp	r3, #1
1000e76a:	d101      	bne.n	1000e770 <ble_event_task+0x10>
	{
		release_sleep_lock();
1000e76c:	4b0c      	ldr	r3, [pc, #48]	; (1000e7a0 <ble_event_task+0x40>)
1000e76e:	4798      	blx	r3
	}	
	status = at_ble_event_get(&event, ble_event_params, timeout);
1000e770:	0022      	movs	r2, r4
1000e772:	490c      	ldr	r1, [pc, #48]	; (1000e7a4 <ble_event_task+0x44>)
1000e774:	480c      	ldr	r0, [pc, #48]	; (1000e7a8 <ble_event_task+0x48>)
1000e776:	4b0d      	ldr	r3, [pc, #52]	; (1000e7ac <ble_event_task+0x4c>)
1000e778:	4798      	blx	r3
1000e77a:	0004      	movs	r4, r0
1000e77c:	0005      	movs	r5, r0
	return status;
}

ble_ulp_mode_t ble_get_ulp_status(void)
{
	return ulp_status;
1000e77e:	4b07      	ldr	r3, [pc, #28]	; (1000e79c <ble_event_task+0x3c>)
1000e780:	781b      	ldrb	r3, [r3, #0]
	{
		release_sleep_lock();
	}	
	status = at_ble_event_get(&event, ble_event_params, timeout);
	
	if (ble_get_ulp_status() == BLE_ULP_MODE_SET)
1000e782:	2b01      	cmp	r3, #1
1000e784:	d101      	bne.n	1000e78a <ble_event_task+0x2a>
	{
		acquire_sleep_lock();
1000e786:	4b0a      	ldr	r3, [pc, #40]	; (1000e7b0 <ble_event_task+0x50>)
1000e788:	4798      	blx	r3
	}
	
    if (status == AT_BLE_SUCCESS) 
1000e78a:	2d00      	cmp	r5, #0
1000e78c:	d104      	bne.n	1000e798 <ble_event_task+0x38>
    {		
            ble_event_manager(event, ble_event_params);
1000e78e:	4b06      	ldr	r3, [pc, #24]	; (1000e7a8 <ble_event_task+0x48>)
1000e790:	7818      	ldrb	r0, [r3, #0]
1000e792:	4904      	ldr	r1, [pc, #16]	; (1000e7a4 <ble_event_task+0x44>)
1000e794:	4b07      	ldr	r3, [pc, #28]	; (1000e7b4 <ble_event_task+0x54>)
1000e796:	4798      	blx	r3
    }
    
    return status;
}
1000e798:	0020      	movs	r0, r4
1000e79a:	bd70      	pop	{r4, r5, r6, pc}
1000e79c:	100186c7 	.word	0x100186c7
1000e7a0:	1000f17d 	.word	0x1000f17d
1000e7a4:	1001a154 	.word	0x1001a154
1000e7a8:	10019e18 	.word	0x10019e18
1000e7ac:	1000f8ed 	.word	0x1000f8ed
1000e7b0:	1000f155 	.word	0x1000f155
1000e7b4:	1000e5fd 	.word	0x1000e5fd

1000e7b8 <ble_advertisement_data_set>:
	}
}

/* Advertisement Data will be set based on the advertisement configuration */
at_ble_status_t ble_advertisement_data_set(void)
{
1000e7b8:	b530      	push	{r4, r5, lr}
1000e7ba:	b091      	sub	sp, #68	; 0x44
		uint8_t length_field_ind;
		uint8_t adv_element_len;
		adv_buf[adv_data_element.len] = adv_data_element.len;
		length_field_ind = adv_data_element.len;
		adv_data_element.len++;
		adv_buf[adv_data_element.len++] = COMPLETE_LIST_16BIT_SERV_UUIDS;
1000e7bc:	ac08      	add	r4, sp, #32
1000e7be:	2203      	movs	r2, #3
1000e7c0:	7062      	strb	r2, [r4, #1]
		MREPEAT(SERVICE_UUID16_MAX_NUM, _CONF_SERVICE_16BIT_UUID, &adv_data_element);
1000e7c2:	2302      	movs	r3, #2
1000e7c4:	70a3      	strb	r3, [r4, #2]
1000e7c6:	3316      	adds	r3, #22
1000e7c8:	70e3      	strb	r3, [r4, #3]
1000e7ca:	7122      	strb	r2, [r4, #4]
1000e7cc:	7163      	strb	r3, [r4, #5]
1000e7ce:	3201      	adds	r2, #1
1000e7d0:	71a2      	strb	r2, [r4, #6]
1000e7d2:	71e3      	strb	r3, [r4, #7]
1000e7d4:	320b      	adds	r2, #11
1000e7d6:	7222      	strb	r2, [r4, #8]
1000e7d8:	7263      	strb	r3, [r4, #9]
		adv_element_len = adv_data_element.len - (length_field_ind + ADV_ELEMENT_SIZE);
		if(adv_element_len) 
		{			
			adv_buf[length_field_ind] = adv_element_len+ADV_TYPE_SIZE;
1000e7da:	2509      	movs	r5, #9
1000e7dc:	7025      	strb	r5, [r4, #0]
	#endif
	
	#if (BLE_GAP_ADV_COMPLETE_LOCAL_NAME_ENABLE && !BLE_GAP_ADV_SHORTENED_LOCAL_NAME_ENABLE)
	#if (BLE_GAP_ADV_COMPLETE_LOCAL_NAME_SCN_RSP_ENABLE != SCAN_RESPONSE_ONLY_ENABLE)
	if((adv_data_element.len) <= (AT_BLE_ADV_MAX_SIZE - (ADV_TYPE_FLAG_SIZE + ADV_ELEMENT_SIZE + BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME_LENGTH))) {
		adv_buf[adv_data_element.len++] = BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME_LENGTH + ADV_TYPE_SIZE;
1000e7de:	3b0e      	subs	r3, #14
1000e7e0:	72a3      	strb	r3, [r4, #10]
		adv_buf[adv_data_element.len++] = COMPLETE_LOCAL_NAME;
1000e7e2:	72e5      	strb	r5, [r4, #11]
		memcpy(&adv_buf[adv_data_element.len], BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME, BLE_GAP_ADV_DATA_COMPLETE_LOCAL_NAME_LENGTH);
1000e7e4:	aa0b      	add	r2, sp, #44	; 0x2c
1000e7e6:	4b16      	ldr	r3, [pc, #88]	; (1000e840 <ble_advertisement_data_set+0x88>)
1000e7e8:	cb03      	ldmia	r3!, {r0, r1}
1000e7ea:	c203      	stmia	r2!, {r0, r1}
1000e7ec:	781b      	ldrb	r3, [r3, #0]
1000e7ee:	7013      	strb	r3, [r2, #0]
	#endif
	#if ((BLE_GAP_ADV_SERVICE_SOLTN_128BIT_UUID_SCN_RSP_ENABLE == SCAN_RESPONSE_ENABLE) || (BLE_GAP_ADV_SERVICE_SOLTN_128BIT_UUID_SCN_RSP_ENABLE == SCAN_RESPONSE_ONLY_ENABLE))
	else if((scan_resp_data_element.len) <= (AT_BLE_ADV_MAX_SIZE - (ADV_ELEMENT_SIZE + BLE_GAP_ADV_SERVICE_128BIT_UUID_LENGTH))) {
		uint8_t length_field_ind;
		uint8_t scan_resp_element_len;
		scn_resp[scan_resp_data_element.len] = scan_resp_data_element.len;
1000e7f0:	2300      	movs	r3, #0
1000e7f2:	466a      	mov	r2, sp
1000e7f4:	7013      	strb	r3, [r2, #0]
		length_field_ind = scan_resp_data_element.len;
		scan_resp_data_element.len++;
		scn_resp[scan_resp_data_element.len++] = LIST_128BIT_SERV_SOLICITATION_UUIDS;
1000e7f6:	3315      	adds	r3, #21
1000e7f8:	7053      	strb	r3, [r2, #1]
		return AT_BLE_GAP_INVALID_PARAM;
	}
	#endif
	
	#if BLE_GAP_ADV_MANUFACTURER_SPECIFIC_DATA_ENABLE
    DBG_LOG_DEV("[ble_manager]\t\t\tManufacturer specific data enabled");
1000e7fa:	4812      	ldr	r0, [pc, #72]	; (1000e844 <ble_advertisement_data_set+0x8c>)
1000e7fc:	4b12      	ldr	r3, [pc, #72]	; (1000e848 <ble_advertisement_data_set+0x90>)
1000e7fe:	4798      	blx	r3
1000e800:	4812      	ldr	r0, [pc, #72]	; (1000e84c <ble_advertisement_data_set+0x94>)
1000e802:	4b13      	ldr	r3, [pc, #76]	; (1000e850 <ble_advertisement_data_set+0x98>)
1000e804:	4798      	blx	r3
    DBG_LOG_DEV("[ble_manager]\t\tManufacturer specific data NOT enabled");
	if(false){}
	#endif
	#if ((BLE_GAP_ADV_MANUFACTURER_SPECIFIC_DATA_SCN_RSP_ENABLE == SCAN_RESPONSE_ENABLE) || (BLE_GAP_ADV_MANUFACTURER_SPECIFIC_DATA_SCN_RSP_ENABLE == SCAN_RESPONSE_ONLY_ENABLE))
	else if((scan_resp_data_element.len) <= (AT_BLE_ADV_MAX_SIZE - (ADV_ELEMENT_SIZE + BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA_SIZE))) {
		scn_resp[scan_resp_data_element.len++] = BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA_SIZE + ADV_TYPE_SIZE;
1000e806:	466b      	mov	r3, sp
1000e808:	701d      	strb	r5, [r3, #0]
		scn_resp[scan_resp_data_element.len++] = MANUFACTURER_SPECIFIC_DATA;
1000e80a:	23ff      	movs	r3, #255	; 0xff
1000e80c:	466a      	mov	r2, sp
1000e80e:	7053      	strb	r3, [r2, #1]
		memcpy(&scn_resp[scan_resp_data_element.len], BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA, BLE_GAP_ADV_DATA_MANUFACTURER_SPECIFIC_DATA_SIZE);
1000e810:	2208      	movs	r2, #8
1000e812:	4910      	ldr	r1, [pc, #64]	; (1000e854 <ble_advertisement_data_set+0x9c>)
1000e814:	466b      	mov	r3, sp
1000e816:	1c98      	adds	r0, r3, #2
1000e818:	4b0f      	ldr	r3, [pc, #60]	; (1000e858 <ble_advertisement_data_set+0xa0>)
1000e81a:	4798      	blx	r3
		DBG_LOG_ADV("Failed to add Manufacturer specific data");
		return AT_BLE_GAP_INVALID_PARAM;
	}
	#endif
	
	if (at_ble_adv_data_set(adv_buf, adv_data_element.len, scn_resp,
1000e81c:	230a      	movs	r3, #10
1000e81e:	466a      	mov	r2, sp
1000e820:	2115      	movs	r1, #21
1000e822:	0020      	movs	r0, r4
1000e824:	4c0d      	ldr	r4, [pc, #52]	; (1000e85c <ble_advertisement_data_set+0xa4>)
1000e826:	47a0      	blx	r4
1000e828:	2800      	cmp	r0, #0
1000e82a:	d005      	beq.n	1000e838 <ble_advertisement_data_set+0x80>
	scan_resp_data_element.len) != AT_BLE_SUCCESS) {
		DBG_LOG("BLE Advertisement data set failed");
1000e82c:	4805      	ldr	r0, [pc, #20]	; (1000e844 <ble_advertisement_data_set+0x8c>)
1000e82e:	4b06      	ldr	r3, [pc, #24]	; (1000e848 <ble_advertisement_data_set+0x90>)
1000e830:	4798      	blx	r3
1000e832:	480b      	ldr	r0, [pc, #44]	; (1000e860 <ble_advertisement_data_set+0xa8>)
1000e834:	4b06      	ldr	r3, [pc, #24]	; (1000e850 <ble_advertisement_data_set+0x98>)
1000e836:	4798      	blx	r3
            //DBG_LOG_ADV("- 0x%02x(%c) ", adv_buf[i], adv_buf[i]);
        //}
		//DBG_LOG_ADV("BLE Advertisement data set success");
		return AT_BLE_SUCCESS;
    }
}
1000e838:	2000      	movs	r0, #0
1000e83a:	b011      	add	sp, #68	; 0x44
1000e83c:	bd30      	pop	{r4, r5, pc}
1000e83e:	46c0      	nop			; (mov r8, r8)
1000e840:	100175a8 	.word	0x100175a8
1000e844:	10015d9c 	.word	0x10015d9c
1000e848:	10014bf5 	.word	0x10014bf5
1000e84c:	100178ac 	.word	0x100178ac
1000e850:	10014ad5 	.word	0x10014ad5
1000e854:	100178e0 	.word	0x100178e0
1000e858:	1001497b 	.word	0x1001497b
1000e85c:	1001034d 	.word	0x1001034d
1000e860:	100178ec 	.word	0x100178ec

1000e864 <register_ble_user_event_cb>:

/** @brief function to register callback to be called when AT_BLE_PLATFORM_EVENT event triggered from stack */
void register_ble_user_event_cb(ble_user_event_callback_t cb_fn)
{
	ble_user_event_cb = cb_fn;
1000e864:	4b01      	ldr	r3, [pc, #4]	; (1000e86c <register_ble_user_event_cb+0x8>)
1000e866:	6018      	str	r0, [r3, #0]
}
1000e868:	4770      	bx	lr
1000e86a:	46c0      	nop			; (mov r8, r8)
1000e86c:	100186b8 	.word	0x100186b8

1000e870 <uart_read_complete_callback>:

void _time_start(unsigned int sec);
unsigned int _time_done(void);

static void uart_read_complete_callback(struct uart_module *const module)
{
1000e870:	b510      	push	{r4, lr}
	if(read_status == UART_READ_WAITING) {
1000e872:	4b0e      	ldr	r3, [pc, #56]	; (1000e8ac <uart_read_complete_callback+0x3c>)
1000e874:	781b      	ldrb	r3, [r3, #0]
1000e876:	2b01      	cmp	r3, #1
1000e878:	d10b      	bne.n	1000e892 <uart_read_complete_callback+0x22>
		read_status = UART_READ_DONE;
1000e87a:	2202      	movs	r2, #2
1000e87c:	4b0b      	ldr	r3, [pc, #44]	; (1000e8ac <uart_read_complete_callback+0x3c>)
1000e87e:	701a      	strb	r2, [r3, #0]
		
		if(user_callback_func == NULL)
1000e880:	4b0b      	ldr	r3, [pc, #44]	; (1000e8b0 <uart_read_complete_callback+0x40>)
1000e882:	681b      	ldr	r3, [r3, #0]
1000e884:	2b00      	cmp	r3, #0
1000e886:	d110      	bne.n	1000e8aa <uart_read_complete_callback+0x3a>
			uart_disable_callback(&uart_instance, UART_RX_COMPLETE);
1000e888:	2102      	movs	r1, #2
1000e88a:	480a      	ldr	r0, [pc, #40]	; (1000e8b4 <uart_read_complete_callback+0x44>)
1000e88c:	4b0a      	ldr	r3, [pc, #40]	; (1000e8b8 <uart_read_complete_callback+0x48>)
1000e88e:	4798      	blx	r3
1000e890:	e00b      	b.n	1000e8aa <uart_read_complete_callback+0x3a>
	}
	else if(user_callback_func != NULL) {
1000e892:	4b07      	ldr	r3, [pc, #28]	; (1000e8b0 <uart_read_complete_callback+0x40>)
1000e894:	681b      	ldr	r3, [r3, #0]
1000e896:	2b00      	cmp	r3, #0
1000e898:	d007      	beq.n	1000e8aa <uart_read_complete_callback+0x3a>
		user_callback_func(string_input[0]);
1000e89a:	4c08      	ldr	r4, [pc, #32]	; (1000e8bc <uart_read_complete_callback+0x4c>)
1000e89c:	7820      	ldrb	r0, [r4, #0]
1000e89e:	4798      	blx	r3
		uart_read_buffer_job(&uart_instance, string_input, sizeof(string_input));
1000e8a0:	2201      	movs	r2, #1
1000e8a2:	0021      	movs	r1, r4
1000e8a4:	4803      	ldr	r0, [pc, #12]	; (1000e8b4 <uart_read_complete_callback+0x44>)
1000e8a6:	4b06      	ldr	r3, [pc, #24]	; (1000e8c0 <uart_read_complete_callback+0x50>)
1000e8a8:	4798      	blx	r3
	}
	else {
		//Nothing to do.
	}
}
1000e8aa:	bd10      	pop	{r4, pc}
1000e8ac:	100196cc 	.word	0x100196cc
1000e8b0:	100196d4 	.word	0x100196d4
1000e8b4:	1001a364 	.word	0x1001a364
1000e8b8:	1000d255 	.word	0x1000d255
1000e8bc:	100196d0 	.word	0x100196d0
1000e8c0:	1000d1f9 	.word	0x1000d1f9

1000e8c4 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct uart_module *const module,
		uint8_t *c)
{
1000e8c4:	b570      	push	{r4, r5, r6, lr}
1000e8c6:	0006      	movs	r6, r0
1000e8c8:	000d      	movs	r5, r1
	while(STATUS_OK != uart_read_wait(module, c));
1000e8ca:	4c03      	ldr	r4, [pc, #12]	; (1000e8d8 <usart_serial_getchar+0x14>)
1000e8cc:	0029      	movs	r1, r5
1000e8ce:	0030      	movs	r0, r6
1000e8d0:	47a0      	blx	r4
1000e8d2:	2800      	cmp	r0, #0
1000e8d4:	d1fa      	bne.n	1000e8cc <usart_serial_getchar+0x8>
}
1000e8d6:	bd70      	pop	{r4, r5, r6, pc}
1000e8d8:	1000d1e5 	.word	0x1000d1e5

1000e8dc <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct uart_module *const module,
		uint8_t c)
{
1000e8dc:	b570      	push	{r4, r5, r6, lr}
1000e8de:	0006      	movs	r6, r0
1000e8e0:	000d      	movs	r5, r1
	while(STATUS_OK !=uart_write_wait(module, c));
1000e8e2:	4c03      	ldr	r4, [pc, #12]	; (1000e8f0 <usart_serial_putchar+0x14>)
1000e8e4:	0029      	movs	r1, r5
1000e8e6:	0030      	movs	r0, r6
1000e8e8:	47a0      	blx	r4
1000e8ea:	2800      	cmp	r0, #0
1000e8ec:	d1fa      	bne.n	1000e8e4 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
1000e8ee:	bd70      	pop	{r4, r5, r6, pc}
1000e8f0:	1000d1d5 	.word	0x1000d1d5

1000e8f4 <serial_console_init>:

void serial_console_init(void)
{
1000e8f4:	b570      	push	{r4, r5, r6, lr}
	system_clock_config(CLOCK_RESOURCE_XO_26_MHZ, CLOCK_FREQ_26_MHZ);
1000e8f6:	2100      	movs	r1, #0
1000e8f8:	2000      	movs	r0, #0
1000e8fa:	4b19      	ldr	r3, [pc, #100]	; (1000e960 <serial_console_init+0x6c>)
1000e8fc:	4798      	blx	r3

	uart_get_config_defaults(&config_uart);
1000e8fe:	4c19      	ldr	r4, [pc, #100]	; (1000e964 <serial_console_init+0x70>)
1000e900:	0020      	movs	r0, r4
1000e902:	4b19      	ldr	r3, [pc, #100]	; (1000e968 <serial_console_init+0x74>)
1000e904:	4798      	blx	r3

	config_uart.baud_rate = CONF_STDIO_BAUDRATE;
1000e906:	23e1      	movs	r3, #225	; 0xe1
1000e908:	025b      	lsls	r3, r3, #9
1000e90a:	6023      	str	r3, [r4, #0]
	config_uart.pin_number_pad[0] = EDBG_CDC_PIN_PAD0;
1000e90c:	2302      	movs	r3, #2
1000e90e:	60a3      	str	r3, [r4, #8]
	config_uart.pin_number_pad[1] = EDBG_CDC_PIN_PAD1;
1000e910:	2203      	movs	r2, #3
1000e912:	60e2      	str	r2, [r4, #12]
	config_uart.pin_number_pad[2] = EDBG_CDC_PIN_PAD2;
1000e914:	3201      	adds	r2, #1
1000e916:	6122      	str	r2, [r4, #16]
	config_uart.pin_number_pad[3] = EDBG_CDC_PIN_PAD3;
1000e918:	3201      	adds	r2, #1
1000e91a:	6162      	str	r2, [r4, #20]
	
	config_uart.pinmux_sel_pad[0] = EDBG_CDC_MUX_PAD0;
1000e91c:	61a3      	str	r3, [r4, #24]
	config_uart.pinmux_sel_pad[1] = EDBG_CDC_MUX_PAD1;
1000e91e:	61e3      	str	r3, [r4, #28]
	config_uart.pinmux_sel_pad[2] = EDBG_CDC_MUX_PAD2;
1000e920:	6223      	str	r3, [r4, #32]
	config_uart.pinmux_sel_pad[3] = EDBG_CDC_MUX_PAD3;
1000e922:	6263      	str	r3, [r4, #36]	; 0x24
static inline void stdio_serial_init(
		struct uart_module *const module,
		Uart * const hw,
		const struct uart_config *const config)
{
	stdio_base = (void *)module;
1000e924:	4d11      	ldr	r5, [pc, #68]	; (1000e96c <serial_console_init+0x78>)
1000e926:	4b12      	ldr	r3, [pc, #72]	; (1000e970 <serial_console_init+0x7c>)
1000e928:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
1000e92a:	4a12      	ldr	r2, [pc, #72]	; (1000e974 <serial_console_init+0x80>)
1000e92c:	4b12      	ldr	r3, [pc, #72]	; (1000e978 <serial_console_init+0x84>)
1000e92e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
1000e930:	4a12      	ldr	r2, [pc, #72]	; (1000e97c <serial_console_init+0x88>)
1000e932:	4b13      	ldr	r3, [pc, #76]	; (1000e980 <serial_console_init+0x8c>)
1000e934:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct uart_module *const module,
		Uart * const hw,
		const struct uart_config *const config)
{
	if (uart_init(module, hw, config) == STATUS_OK) {
1000e936:	0022      	movs	r2, r4
1000e938:	4912      	ldr	r1, [pc, #72]	; (1000e984 <serial_console_init+0x90>)
1000e93a:	0028      	movs	r0, r5
1000e93c:	4b12      	ldr	r3, [pc, #72]	; (1000e988 <serial_console_init+0x94>)
1000e93e:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
1000e940:	4e12      	ldr	r6, [pc, #72]	; (1000e98c <serial_console_init+0x98>)
1000e942:	6833      	ldr	r3, [r6, #0]
1000e944:	6898      	ldr	r0, [r3, #8]
1000e946:	2100      	movs	r1, #0
1000e948:	4c11      	ldr	r4, [pc, #68]	; (1000e990 <serial_console_init+0x9c>)
1000e94a:	47a0      	blx	r4
	setbuf(stdin, NULL);
1000e94c:	6833      	ldr	r3, [r6, #0]
1000e94e:	6858      	ldr	r0, [r3, #4]
1000e950:	2100      	movs	r1, #0
1000e952:	47a0      	blx	r4

	stdio_serial_init(&uart_instance, CONF_STDIO_USART_MODULE, &config_uart);
	
	uart_register_callback(&uart_instance, uart_read_complete_callback, UART_RX_COMPLETE);
1000e954:	2202      	movs	r2, #2
1000e956:	490f      	ldr	r1, [pc, #60]	; (1000e994 <serial_console_init+0xa0>)
1000e958:	0028      	movs	r0, r5
1000e95a:	4b0f      	ldr	r3, [pc, #60]	; (1000e998 <serial_console_init+0xa4>)
1000e95c:	4798      	blx	r3
}
1000e95e:	bd70      	pop	{r4, r5, r6, pc}
1000e960:	1000c1f5 	.word	0x1000c1f5
1000e964:	1001a388 	.word	0x1001a388
1000e968:	1000cfed 	.word	0x1000cfed
1000e96c:	1001a364 	.word	0x1001a364
1000e970:	10019b20 	.word	0x10019b20
1000e974:	1000e8dd 	.word	0x1000e8dd
1000e978:	10019b1c 	.word	0x10019b1c
1000e97c:	1000e8c5 	.word	0x1000e8c5
1000e980:	10019b18 	.word	0x10019b18
1000e984:	40004000 	.word	0x40004000
1000e988:	1000d019 	.word	0x1000d019
1000e98c:	10017d98 	.word	0x10017d98
1000e990:	10014ca5 	.word	0x10014ca5
1000e994:	1000e871 	.word	0x1000e871
1000e998:	1000d221 	.word	0x1000d221

1000e99c <_time_start>:

void _time_start(unsigned int sec)
{
1000e99c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e99e:	b083      	sub	sp, #12
1000e9a0:	0005      	movs	r5, r0
	system_clock_get_value();
1000e9a2:	4c0d      	ldr	r4, [pc, #52]	; (1000e9d8 <_time_start+0x3c>)
1000e9a4:	47a0      	blx	r4
	unsigned int main_clk = system_clock_get_value();
1000e9a6:	47a0      	blx	r4

	tick = (((double)(main_clk)) * ((double)0.0000493)) * (sec * 1000);
1000e9a8:	4f0c      	ldr	r7, [pc, #48]	; (1000e9dc <_time_start+0x40>)
1000e9aa:	47b8      	blx	r7
1000e9ac:	4e0c      	ldr	r6, [pc, #48]	; (1000e9e0 <_time_start+0x44>)
1000e9ae:	4a0d      	ldr	r2, [pc, #52]	; (1000e9e4 <_time_start+0x48>)
1000e9b0:	4b0d      	ldr	r3, [pc, #52]	; (1000e9e8 <_time_start+0x4c>)
1000e9b2:	47b0      	blx	r6
1000e9b4:	9000      	str	r0, [sp, #0]
1000e9b6:	9101      	str	r1, [sp, #4]
1000e9b8:	20fa      	movs	r0, #250	; 0xfa
1000e9ba:	0080      	lsls	r0, r0, #2
1000e9bc:	4368      	muls	r0, r5
1000e9be:	47b8      	blx	r7
1000e9c0:	0002      	movs	r2, r0
1000e9c2:	000b      	movs	r3, r1
1000e9c4:	9800      	ldr	r0, [sp, #0]
1000e9c6:	9901      	ldr	r1, [sp, #4]
1000e9c8:	47b0      	blx	r6
1000e9ca:	4b08      	ldr	r3, [pc, #32]	; (1000e9ec <_time_start+0x50>)
1000e9cc:	4798      	blx	r3
1000e9ce:	4b08      	ldr	r3, [pc, #32]	; (1000e9f0 <_time_start+0x54>)
1000e9d0:	6018      	str	r0, [r3, #0]
}
1000e9d2:	b003      	add	sp, #12
1000e9d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e9d6:	46c0      	nop			; (mov r8, r8)
1000e9d8:	1000c279 	.word	0x1000c279
1000e9dc:	10014851 	.word	0x10014851
1000e9e0:	10013c49 	.word	0x10013c49
1000e9e4:	19feaec7 	.word	0x19feaec7
1000e9e8:	3f09d8ef 	.word	0x3f09d8ef
1000e9ec:	10013069 	.word	0x10013069
1000e9f0:	100196c8 	.word	0x100196c8

1000e9f4 <_time_done>:

unsigned int _time_done()
{
	return --tick;
1000e9f4:	4b02      	ldr	r3, [pc, #8]	; (1000ea00 <_time_done+0xc>)
1000e9f6:	681a      	ldr	r2, [r3, #0]
1000e9f8:	1e50      	subs	r0, r2, #1
1000e9fa:	6018      	str	r0, [r3, #0]
}
1000e9fc:	4770      	bx	lr
1000e9fe:	46c0      	nop			; (mov r8, r8)
1000ea00:	100196c8 	.word	0x100196c8

1000ea04 <getchar_b11_timeout>:

int getchar_b11_timeout(unsigned int sec)
{
1000ea04:	b570      	push	{r4, r5, r6, lr}
1000ea06:	0004      	movs	r4, r0
	read_status = UART_READ_WAITING;
1000ea08:	2201      	movs	r2, #1
1000ea0a:	4b11      	ldr	r3, [pc, #68]	; (1000ea50 <getchar_b11_timeout+0x4c>)
1000ea0c:	701a      	strb	r2, [r3, #0]
	
	if(user_callback_func == NULL)
1000ea0e:	4b11      	ldr	r3, [pc, #68]	; (1000ea54 <getchar_b11_timeout+0x50>)
1000ea10:	681b      	ldr	r3, [r3, #0]
1000ea12:	2b00      	cmp	r3, #0
1000ea14:	d103      	bne.n	1000ea1e <getchar_b11_timeout+0x1a>
		uart_enable_callback(&uart_instance, UART_RX_COMPLETE);
1000ea16:	2102      	movs	r1, #2
1000ea18:	480f      	ldr	r0, [pc, #60]	; (1000ea58 <getchar_b11_timeout+0x54>)
1000ea1a:	4b10      	ldr	r3, [pc, #64]	; (1000ea5c <getchar_b11_timeout+0x58>)
1000ea1c:	4798      	blx	r3

	_time_start(sec);
1000ea1e:	0020      	movs	r0, r4
1000ea20:	4b0f      	ldr	r3, [pc, #60]	; (1000ea60 <getchar_b11_timeout+0x5c>)
1000ea22:	4798      	blx	r3
	
	string_input[0] = 0;
1000ea24:	490f      	ldr	r1, [pc, #60]	; (1000ea64 <getchar_b11_timeout+0x60>)
1000ea26:	2300      	movs	r3, #0
1000ea28:	700b      	strb	r3, [r1, #0]
	uart_read_buffer_job(&uart_instance, string_input, sizeof(string_input));
1000ea2a:	2201      	movs	r2, #1
1000ea2c:	480a      	ldr	r0, [pc, #40]	; (1000ea58 <getchar_b11_timeout+0x54>)
1000ea2e:	4b0e      	ldr	r3, [pc, #56]	; (1000ea68 <getchar_b11_timeout+0x64>)
1000ea30:	4798      	blx	r3
	
	while (read_status != UART_READ_DONE && _time_done() > 0 );
1000ea32:	4c07      	ldr	r4, [pc, #28]	; (1000ea50 <getchar_b11_timeout+0x4c>)
1000ea34:	4d0d      	ldr	r5, [pc, #52]	; (1000ea6c <getchar_b11_timeout+0x68>)
1000ea36:	7823      	ldrb	r3, [r4, #0]
1000ea38:	2b02      	cmp	r3, #2
1000ea3a:	d002      	beq.n	1000ea42 <getchar_b11_timeout+0x3e>
1000ea3c:	47a8      	blx	r5
1000ea3e:	2800      	cmp	r0, #0
1000ea40:	d1f9      	bne.n	1000ea36 <getchar_b11_timeout+0x32>
	
	read_status = UART_READ_NONE;
1000ea42:	2200      	movs	r2, #0
1000ea44:	4b02      	ldr	r3, [pc, #8]	; (1000ea50 <getchar_b11_timeout+0x4c>)
1000ea46:	701a      	strb	r2, [r3, #0]

	return string_input[0];
1000ea48:	4b06      	ldr	r3, [pc, #24]	; (1000ea64 <getchar_b11_timeout+0x60>)
1000ea4a:	7818      	ldrb	r0, [r3, #0]
}
1000ea4c:	bd70      	pop	{r4, r5, r6, pc}
1000ea4e:	46c0      	nop			; (mov r8, r8)
1000ea50:	100196cc 	.word	0x100196cc
1000ea54:	100196d4 	.word	0x100196d4
1000ea58:	1001a364 	.word	0x1001a364
1000ea5c:	1000d235 	.word	0x1000d235
1000ea60:	1000e99d 	.word	0x1000e99d
1000ea64:	100196d0 	.word	0x100196d0
1000ea68:	1000d1f9 	.word	0x1000d1f9
1000ea6c:	1000e9f5 	.word	0x1000e9f5

1000ea70 <platform_event_free>:
void platform_event_free(struct platform_event* event);
//struct str_watched_event watched_event;

void platform_event_free(struct platform_event* event)
{
	event->next = platform_event_free_list;
1000ea70:	4b02      	ldr	r3, [pc, #8]	; (1000ea7c <platform_event_free+0xc>)
1000ea72:	681a      	ldr	r2, [r3, #0]
1000ea74:	6002      	str	r2, [r0, #0]
	platform_event_free_list = event;
1000ea76:	6018      	str	r0, [r3, #0]
}
1000ea78:	4770      	bx	lr
1000ea7a:	46c0      	nop			; (mov r8, r8)
1000ea7c:	100196dc 	.word	0x100196dc

1000ea80 <platform_event_post>:

void platform_event_post(uint16_t event_type, void * data, uint16_t data_len)
{
1000ea80:	b530      	push	{r4, r5, lr}
	// get a free event object
	struct platform_event* evt = platform_event_free_list;
1000ea82:	4b0b      	ldr	r3, [pc, #44]	; (1000eab0 <platform_event_post+0x30>)
1000ea84:	681c      	ldr	r4, [r3, #0]
	if(evt != NULL)
1000ea86:	2c00      	cmp	r4, #0
1000ea88:	d011      	beq.n	1000eaae <platform_event_post+0x2e>
	{
		platform_event_free_list = evt->next;
1000ea8a:	6825      	ldr	r5, [r4, #0]
1000ea8c:	601d      	str	r5, [r3, #0]
		
		evt->next = NULL;
1000ea8e:	2300      	movs	r3, #0
1000ea90:	6023      	str	r3, [r4, #0]
		evt->data = data;
1000ea92:	60a1      	str	r1, [r4, #8]
		evt->data_len = data_len;
1000ea94:	80e2      	strh	r2, [r4, #6]
		evt->event_type = event_type;
1000ea96:	80a0      	strh	r0, [r4, #4]

		if(platform_event_pending_list == NULL)
1000ea98:	4b06      	ldr	r3, [pc, #24]	; (1000eab4 <platform_event_post+0x34>)
1000ea9a:	681a      	ldr	r2, [r3, #0]
1000ea9c:	2a00      	cmp	r2, #0
1000ea9e:	d102      	bne.n	1000eaa6 <platform_event_post+0x26>
		{
			platform_event_pending_list = evt;
1000eaa0:	601c      	str	r4, [r3, #0]
1000eaa2:	e004      	b.n	1000eaae <platform_event_post+0x2e>
		else
		{
			struct platform_event* cur = platform_event_pending_list;
			while(cur->next != NULL)
			{
				cur = cur->next;
1000eaa4:	001a      	movs	r2, r3
			platform_event_pending_list = evt;
		}
		else
		{
			struct platform_event* cur = platform_event_pending_list;
			while(cur->next != NULL)
1000eaa6:	6813      	ldr	r3, [r2, #0]
1000eaa8:	2b00      	cmp	r3, #0
1000eaaa:	d1fb      	bne.n	1000eaa4 <platform_event_post+0x24>
			{
				cur = cur->next;
			}
			cur->next = evt;
1000eaac:	6014      	str	r4, [r2, #0]
		}
		
		//platform_event_signal();
	}
	
}
1000eaae:	bd30      	pop	{r4, r5, pc}
1000eab0:	100196dc 	.word	0x100196dc
1000eab4:	100196d8 	.word	0x100196d8

1000eab8 <platform_event_init>:
	return status;
	
}

void platform_event_init()
{
1000eab8:	b570      	push	{r4, r5, r6, lr}
	uint32_t i;
	platform_event_free_list = NULL;
1000eaba:	2300      	movs	r3, #0
1000eabc:	4a06      	ldr	r2, [pc, #24]	; (1000ead8 <platform_event_init+0x20>)
1000eabe:	6013      	str	r3, [r2, #0]
	platform_event_pending_list = NULL;
1000eac0:	4a06      	ldr	r2, [pc, #24]	; (1000eadc <platform_event_init+0x24>)
1000eac2:	6013      	str	r3, [r2, #0]
1000eac4:	4c06      	ldr	r4, [pc, #24]	; (1000eae0 <platform_event_init+0x28>)
1000eac6:	0026      	movs	r6, r4
1000eac8:	3678      	adds	r6, #120	; 0x78
	//memset(&watched_event,0,sizeof(struct str_watched_event));
	for(i = 0; i < PLATFORM_EVENT_POOL_DEPTH; i++)
	{
		platform_event_free(&platform_event_pool[i]);
1000eaca:	4d06      	ldr	r5, [pc, #24]	; (1000eae4 <platform_event_init+0x2c>)
1000eacc:	0020      	movs	r0, r4
1000eace:	47a8      	blx	r5
1000ead0:	340c      	adds	r4, #12
{
	uint32_t i;
	platform_event_free_list = NULL;
	platform_event_pending_list = NULL;
	//memset(&watched_event,0,sizeof(struct str_watched_event));
	for(i = 0; i < PLATFORM_EVENT_POOL_DEPTH; i++)
1000ead2:	42b4      	cmp	r4, r6
1000ead4:	d1fa      	bne.n	1000eacc <platform_event_init+0x14>
	{
		platform_event_free(&platform_event_pool[i]);
	}
}
1000ead6:	bd70      	pop	{r4, r5, r6, pc}
1000ead8:	100196dc 	.word	0x100196dc
1000eadc:	100196d8 	.word	0x100196d8
1000eae0:	100196e0 	.word	0x100196e0
1000eae4:	1000ea71 	.word	0x1000ea71

1000eae8 <at_ke_msg_send>:
	}
	return status;
}

static void at_ke_msg_send(void const * param_ptr)
{
1000eae8:	b570      	push	{r4, r5, r6, lr}
1000eaea:	0004      	movs	r4, r0
	struct ke_msg *kemsg;
	uint8_t osc_en = REG_PL_RD(0x4000B1EC)&0x01;
1000eaec:	4b13      	ldr	r3, [pc, #76]	; (1000eb3c <at_ke_msg_send+0x54>)
1000eaee:	681d      	ldr	r5, [r3, #0]
	ke_msg_send(param_ptr);
1000eaf0:	4b13      	ldr	r3, [pc, #76]	; (1000eb40 <at_ke_msg_send+0x58>)
1000eaf2:	681b      	ldr	r3, [r3, #0]
1000eaf4:	4798      	blx	r3
	kemsg = ke_param2msg(param_ptr);

	if((kemsg != NULL) && (kemsg->dest_id != TASK_INTERNAL_APP)) {
1000eaf6:	2c0c      	cmp	r4, #12
1000eaf8:	d01f      	beq.n	1000eb3a <at_ke_msg_send+0x52>
1000eafa:	3c0c      	subs	r4, #12
1000eafc:	88e3      	ldrh	r3, [r4, #6]
1000eafe:	2b05      	cmp	r3, #5
1000eb00:	d01b      	beq.n	1000eb3a <at_ke_msg_send+0x52>
		if(osc_en == 0)
1000eb02:	07eb      	lsls	r3, r5, #31
1000eb04:	d414      	bmi.n	1000eb30 <at_ke_msg_send+0x48>
		{
			/* BLE Core is off, issue a wakeup request*/
			/* First, make sure PD4 is powered up and out of reset */
			pwr_enable_arm_wakeup(1<<1);
1000eb06:	4b0f      	ldr	r3, [pc, #60]	; (1000eb44 <at_ke_msg_send+0x5c>)
1000eb08:	681b      	ldr	r3, [r3, #0]
1000eb0a:	2002      	movs	r0, #2
1000eb0c:	4798      	blx	r3
			pwr_arm_wakeup_req();
1000eb0e:	4b0e      	ldr	r3, [pc, #56]	; (1000eb48 <at_ke_msg_send+0x60>)
1000eb10:	681b      	ldr	r3, [r3, #0]
1000eb12:	4798      	blx	r3
			while (pwr_wait_BLE_out_of_reset(3));
1000eb14:	4c0d      	ldr	r4, [pc, #52]	; (1000eb4c <at_ke_msg_send+0x64>)
1000eb16:	2003      	movs	r0, #3
1000eb18:	6823      	ldr	r3, [r4, #0]
1000eb1a:	4798      	blx	r3
1000eb1c:	2800      	cmp	r0, #0
1000eb1e:	d1fa      	bne.n	1000eb16 <at_ke_msg_send+0x2e>
			pwr_disable_arm_wakeup(1<<1);
1000eb20:	4b0b      	ldr	r3, [pc, #44]	; (1000eb50 <at_ke_msg_send+0x68>)
1000eb22:	681b      	ldr	r3, [r3, #0]
1000eb24:	3002      	adds	r0, #2
1000eb26:	4798      	blx	r3
			REG_PL_WR(0x4000B020, 1);
1000eb28:	2201      	movs	r2, #1
1000eb2a:	4b0a      	ldr	r3, [pc, #40]	; (1000eb54 <at_ke_msg_send+0x6c>)
1000eb2c:	601a      	str	r2, [r3, #0]
1000eb2e:	e004      	b.n	1000eb3a <at_ke_msg_send+0x52>
#endif	//CHIPVERSION_B0
		}
		else
		{
			/*  */
			os_sem_up(gstrFwSem);
1000eb30:	4b09      	ldr	r3, [pc, #36]	; (1000eb58 <at_ke_msg_send+0x70>)
1000eb32:	6818      	ldr	r0, [r3, #0]
1000eb34:	4b09      	ldr	r3, [pc, #36]	; (1000eb5c <at_ke_msg_send+0x74>)
1000eb36:	681b      	ldr	r3, [r3, #0]
1000eb38:	4798      	blx	r3
		}
	}
}
1000eb3a:	bd70      	pop	{r4, r5, r6, pc}
1000eb3c:	4000b1ec 	.word	0x4000b1ec
1000eb40:	10019788 	.word	0x10019788
1000eb44:	10019780 	.word	0x10019780
1000eb48:	10019794 	.word	0x10019794
1000eb4c:	10019768 	.word	0x10019768
1000eb50:	10019770 	.word	0x10019770
1000eb54:	4000b020 	.word	0x4000b020
1000eb58:	10019774 	.word	0x10019774
1000eb5c:	10019764 	.word	0x10019764

1000eb60 <samb11_plf_resume_callback>:
	rwip_prevent_sleep_clear(APP_PREVENT_SLEEP);
	return status;
}

void samb11_plf_resume_callback(void)
{
1000eb60:	b510      	push	{r4, lr}
	//spi_flash_turn_off();
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0,default_samb11_clock_init[0]);
1000eb62:	4b06      	ldr	r3, [pc, #24]	; (1000eb7c <samb11_plf_resume_callback+0x1c>)
1000eb64:	4a06      	ldr	r2, [pc, #24]	; (1000eb80 <samb11_plf_resume_callback+0x20>)
1000eb66:	6819      	ldr	r1, [r3, #0]
1000eb68:	6011      	str	r1, [r2, #0]
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1,default_samb11_clock_init[1]);
1000eb6a:	685a      	ldr	r2, [r3, #4]
1000eb6c:	4b05      	ldr	r3, [pc, #20]	; (1000eb84 <samb11_plf_resume_callback+0x24>)
1000eb6e:	601a      	str	r2, [r3, #0]
	if(samb11_app_resume_cb != NULL)
1000eb70:	4b05      	ldr	r3, [pc, #20]	; (1000eb88 <samb11_plf_resume_callback+0x28>)
1000eb72:	681b      	ldr	r3, [r3, #0]
1000eb74:	2b00      	cmp	r3, #0
1000eb76:	d000      	beq.n	1000eb7a <samb11_plf_resume_callback+0x1a>
	{
		samb11_app_resume_cb();
1000eb78:	4798      	blx	r3
	}
}
1000eb7a:	bd10      	pop	{r4, pc}
1000eb7c:	1001a3b0 	.word	0x1001a3b0
1000eb80:	4000b00c 	.word	0x4000b00c
1000eb84:	4000b010 	.word	0x4000b010
1000eb88:	1001a68c 	.word	0x1001a68c

1000eb8c <init_port_list>:
port port_list[LPGPIO_MAX];
uint32_t default_samb11_clock_init[2];
void samb11_plf_resume_callback(void);

void init_port_list(void)
{
1000eb8c:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;
	memset(port_list,0,sizeof(port_list));
1000eb8e:	2232      	movs	r2, #50	; 0x32
1000eb90:	2100      	movs	r1, #0
1000eb92:	480d      	ldr	r0, [pc, #52]	; (1000ebc8 <init_port_list+0x3c>)
1000eb94:	4b0d      	ldr	r3, [pc, #52]	; (1000ebcc <init_port_list+0x40>)
1000eb96:	4798      	blx	r3
1000eb98:	2100      	movs	r1, #0
	for(i=0;i<(sizeof(port_list)/sizeof(port_list[0]));i++) {
		port_list[i].bit.gpio_num = i;
1000eb9a:	480b      	ldr	r0, [pc, #44]	; (1000ebc8 <init_port_list+0x3c>)
		port_list[i].bit.available = 1;
1000eb9c:	2501      	movs	r5, #1
		port_list[i].bit.configured = 0;
1000eb9e:	2402      	movs	r4, #2
void init_port_list(void)
{
	uint8_t i;
	memset(port_list,0,sizeof(port_list));
	for(i=0;i<(sizeof(port_list)/sizeof(port_list[0]));i++) {
		port_list[i].bit.gpio_num = i;
1000eba0:	004a      	lsls	r2, r1, #1
1000eba2:	5411      	strb	r1, [r2, r0]
		port_list[i].bit.available = 1;
1000eba4:	1882      	adds	r2, r0, r2
1000eba6:	7853      	ldrb	r3, [r2, #1]
1000eba8:	432b      	orrs	r3, r5
		port_list[i].bit.configured = 0;
1000ebaa:	b2db      	uxtb	r3, r3
1000ebac:	43a3      	bics	r3, r4
1000ebae:	7053      	strb	r3, [r2, #1]
1000ebb0:	3101      	adds	r1, #1

void init_port_list(void)
{
	uint8_t i;
	memset(port_list,0,sizeof(port_list));
	for(i=0;i<(sizeof(port_list)/sizeof(port_list[0]));i++) {
1000ebb2:	2919      	cmp	r1, #25
1000ebb4:	d1f4      	bne.n	1000eba0 <init_port_list+0x14>
		port_list[i].bit.gpio_num = i;
		port_list[i].bit.available = 1;
		port_list[i].bit.configured = 0;
	}
	//Set the GPIO for SWD is not available
	port_list[0].bit.available = 0;
1000ebb6:	4b04      	ldr	r3, [pc, #16]	; (1000ebc8 <init_port_list+0x3c>)
1000ebb8:	785a      	ldrb	r2, [r3, #1]
1000ebba:	3918      	subs	r1, #24
1000ebbc:	438a      	bics	r2, r1
1000ebbe:	705a      	strb	r2, [r3, #1]
	port_list[1].bit.available = 0;
1000ebc0:	78da      	ldrb	r2, [r3, #3]
1000ebc2:	438a      	bics	r2, r1
1000ebc4:	70da      	strb	r2, [r3, #3]
	//GPIO 14 is used for Coex and controlled by Firmware
	//port_list[14].bit.available = 0;
}
1000ebc6:	bd70      	pop	{r4, r5, r6, pc}
1000ebc8:	1001a3cc 	.word	0x1001a3cc
1000ebcc:	1001498d 	.word	0x1001498d

1000ebd0 <init_clock>:

void init_clock(void)
{
	uint32_t regval;
	regval = REG_PL_RD(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0);
1000ebd0:	4a06      	ldr	r2, [pc, #24]	; (1000ebec <init_clock+0x1c>)
1000ebd2:	6811      	ldr	r1, [r2, #0]
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WATCHDOG_1_CLK_EN);
	//disable UART core & interface clocks
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_CORE_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_IF_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_1_CORE_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_1_IF_CLK_EN);
1000ebd4:	4b06      	ldr	r3, [pc, #24]	; (1000ebf0 <init_clock+0x20>)
1000ebd6:	400b      	ands	r3, r1
	//disable I2C core 1 clocks
	//regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CORTUS_I2C1_CORE_CLK_EN);		//do not disable I2C because I2C driver in ASF will not enable.
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_0,regval);
1000ebd8:	6013      	str	r3, [r2, #0]
	default_samb11_clock_init[0] = regval;
1000ebda:	4a06      	ldr	r2, [pc, #24]	; (1000ebf4 <init_clock+0x24>)
1000ebdc:	6013      	str	r3, [r2, #0]
	
	regval = REG_PL_RD(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1);
1000ebde:	4906      	ldr	r1, [pc, #24]	; (1000ebf8 <init_clock+0x28>)
1000ebe0:	6808      	ldr	r0, [r1, #0]
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_4_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_5_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_6_CLK_EN);
	//disable SPI SCK Phase int clock 
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN);
	regval &= ~(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN);
1000ebe2:	4b06      	ldr	r3, [pc, #24]	; (1000ebfc <init_clock+0x2c>)
1000ebe4:	4003      	ands	r3, r0
	REG_PL_WR(LPMCU_CORTEX_MISC_REGS_LPMCU_CLOCK_ENABLES_1,regval);
1000ebe6:	600b      	str	r3, [r1, #0]
	default_samb11_clock_init[1] = regval;
1000ebe8:	6053      	str	r3, [r2, #4]
	//ARM debugger
	
	//store default values
}
1000ebea:	4770      	bx	lr
1000ebec:	4000b00c 	.word	0x4000b00c
1000ebf0:	fffe0fd3 	.word	0xfffe0fd3
1000ebf4:	1001a3b0 	.word	0x1001a3b0
1000ebf8:	4000b010 	.word	0x4000b010
1000ebfc:	ffffe7c0 	.word	0xffffe7c0

1000ec00 <platform_driver_init>:

plf_drv_status platform_driver_init()
{
1000ec00:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ec02:	4657      	mov	r7, sl
1000ec04:	464e      	mov	r6, r9
1000ec06:	4645      	mov	r5, r8
1000ec08:	b4e0      	push	{r5, r6, r7}
	plf_drv_status status = STATUS_NOT_INITIALIZED;
	if((platform_initialized == 0) || (platform_initialized != 1)) {
1000ec0a:	4b4f      	ldr	r3, [pc, #316]	; (1000ed48 <platform_driver_init+0x148>)
1000ec0c:	781b      	ldrb	r3, [r3, #0]
1000ec0e:	2b00      	cmp	r3, #0
1000ec10:	d004      	beq.n	1000ec1c <platform_driver_init+0x1c>
1000ec12:	4b4d      	ldr	r3, [pc, #308]	; (1000ed48 <platform_driver_init+0x148>)
1000ec14:	781b      	ldrb	r3, [r3, #0]
1000ec16:	2b01      	cmp	r3, #1
1000ec18:	d100      	bne.n	1000ec1c <platform_driver_init+0x1c>
1000ec1a:	e08c      	b.n	1000ed36 <platform_driver_init+0x136>
		init_port_list();
1000ec1c:	4b4b      	ldr	r3, [pc, #300]	; (1000ed4c <platform_driver_init+0x14c>)
1000ec1e:	4798      	blx	r3
		init_clock();
1000ec20:	4b4b      	ldr	r3, [pc, #300]	; (1000ed50 <platform_driver_init+0x150>)
1000ec22:	4798      	blx	r3
		// Initialize the ble stack message handler to NULL
		ble_stack_message_handler = NULL;
1000ec24:	2300      	movs	r3, #0
1000ec26:	4698      	mov	r8, r3
1000ec28:	4b4a      	ldr	r3, [pc, #296]	; (1000ed54 <platform_driver_init+0x154>)
1000ec2a:	4642      	mov	r2, r8
1000ec2c:	601a      	str	r2, [r3, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000ec2e:	4c4a      	ldr	r4, [pc, #296]	; (1000ed58 <platform_driver_init+0x158>)
1000ec30:	2380      	movs	r3, #128	; 0x80
1000ec32:	2280      	movs	r2, #128	; 0x80
1000ec34:	0412      	lsls	r2, r2, #16
1000ec36:	4692      	mov	sl, r2
1000ec38:	50e2      	str	r2, [r4, r3]
1000ec3a:	2280      	movs	r2, #128	; 0x80
1000ec3c:	0452      	lsls	r2, r2, #17
1000ec3e:	4691      	mov	r9, r2
1000ec40:	50e2      	str	r2, [r4, r3]
#ifdef CHIPVERSION_B0
		NVIC_DisableIRQ(GPIO0_IRQn);
		NVIC_DisableIRQ(GPIO1_IRQn);
		/* NVIC_DisableIRQ(PORT0_COMB_IRQn); */
		/* NVIC_DisableIRQ(PORT1_COMB_IRQn); */
		platform_register_isr = (uint8_t (*)(uint8_t ,void *))0x000007d7;
1000ec42:	4d46      	ldr	r5, [pc, #280]	; (1000ed5c <platform_driver_init+0x15c>)
1000ec44:	4b46      	ldr	r3, [pc, #280]	; (1000ed60 <platform_driver_init+0x160>)
1000ec46:	602b      	str	r3, [r5, #0]
		platform_unregister_isr = (uint8_t (*)(uint8_t ))0x000007bd;
1000ec48:	4b46      	ldr	r3, [pc, #280]	; (1000ed64 <platform_driver_init+0x164>)
1000ec4a:	4a47      	ldr	r2, [pc, #284]	; (1000ed68 <platform_driver_init+0x168>)
1000ec4c:	6013      	str	r3, [r2, #0]
		handle_ext_wakeup_isr = (void (*)(void))0x1bc51;
1000ec4e:	4947      	ldr	r1, [pc, #284]	; (1000ed6c <platform_driver_init+0x16c>)
1000ec50:	4a47      	ldr	r2, [pc, #284]	; (1000ed70 <platform_driver_init+0x170>)
1000ec52:	6011      	str	r1, [r2, #0]
		gapm_get_task_from_id = (ke_task_id_t (*)(ke_msg_id_t))(*((unsigned int *)0x100400bc));
1000ec54:	4a47      	ldr	r2, [pc, #284]	; (1000ed74 <platform_driver_init+0x174>)
1000ec56:	6811      	ldr	r1, [r2, #0]
1000ec58:	4a47      	ldr	r2, [pc, #284]	; (1000ed78 <platform_driver_init+0x178>)
1000ec5a:	6011      	str	r1, [r2, #0]
		gapm_get_id_from_task = (ke_task_id_t (*)(ke_msg_id_t))(*((unsigned int *)0x100400b8));
1000ec5c:	4a47      	ldr	r2, [pc, #284]	; (1000ed7c <platform_driver_init+0x17c>)
1000ec5e:	6811      	ldr	r1, [r2, #0]
1000ec60:	4a47      	ldr	r2, [pc, #284]	; (1000ed80 <platform_driver_init+0x180>)
1000ec62:	6011      	str	r1, [r2, #0]
		rwip_prevent_sleep_set = (void (*)(uint16_t))0x0001b99f;
1000ec64:	4947      	ldr	r1, [pc, #284]	; (1000ed84 <platform_driver_init+0x184>)
1000ec66:	4a48      	ldr	r2, [pc, #288]	; (1000ed88 <platform_driver_init+0x188>)
1000ec68:	6011      	str	r1, [r2, #0]
		rwip_prevent_sleep_clear = (void (*)(uint16_t))0x0001b9db;
1000ec6a:	4948      	ldr	r1, [pc, #288]	; (1000ed8c <platform_driver_init+0x18c>)
1000ec6c:	4a48      	ldr	r2, [pc, #288]	; (1000ed90 <platform_driver_init+0x190>)
1000ec6e:	6011      	str	r1, [r2, #0]
		apps_resume_cb = (uint32_t *)0x1004003c;
1000ec70:	4f48      	ldr	r7, [pc, #288]	; (1000ed94 <platform_driver_init+0x194>)
1000ec72:	4a49      	ldr	r2, [pc, #292]	; (1000ed98 <platform_driver_init+0x198>)
1000ec74:	603a      	str	r2, [r7, #0]
		actualfreq = (uint32_t *)0x10041FC0; /* set to NULL for now as clock calibration is disabled for the time being */  /*(uint32_t *)0x10006bd8;*/
1000ec76:	4949      	ldr	r1, [pc, #292]	; (1000ed9c <platform_driver_init+0x19c>)
1000ec78:	4a49      	ldr	r2, [pc, #292]	; (1000eda0 <platform_driver_init+0x1a0>)
1000ec7a:	6011      	str	r1, [r2, #0]
		updateuartbr_fp = (void (*)())0x10041FC4;
1000ec7c:	4949      	ldr	r1, [pc, #292]	; (1000eda4 <platform_driver_init+0x1a4>)
1000ec7e:	4a4a      	ldr	r2, [pc, #296]	; (1000eda8 <platform_driver_init+0x1a8>)
1000ec80:	6011      	str	r1, [r2, #0]
		wakeup_source_active_cb = (uint32_t *)0x10041FD4;
1000ec82:	4e4a      	ldr	r6, [pc, #296]	; (1000edac <platform_driver_init+0x1ac>)
1000ec84:	4a4a      	ldr	r2, [pc, #296]	; (1000edb0 <platform_driver_init+0x1b0>)
1000ec86:	6032      	str	r2, [r6, #0]
		wakeup_event_pending = (uint32_t *)0x10041FD8;
1000ec88:	494a      	ldr	r1, [pc, #296]	; (1000edb4 <platform_driver_init+0x1b4>)
1000ec8a:	4a4b      	ldr	r2, [pc, #300]	; (1000edb8 <platform_driver_init+0x1b8>)
1000ec8c:	6011      	str	r1, [r2, #0]
		/* power APIs */
		pwr_enable_arm_wakeup = (void (*)(uint32_t wakeup_domain))0x0001cbe9;
1000ec8e:	494b      	ldr	r1, [pc, #300]	; (1000edbc <platform_driver_init+0x1bc>)
1000ec90:	4a4b      	ldr	r2, [pc, #300]	; (1000edc0 <platform_driver_init+0x1c0>)
1000ec92:	6011      	str	r1, [r2, #0]
		pwr_disable_arm_wakeup = (void (*)(uint32_t wakeup_domain))0x0001cd8f;
1000ec94:	494b      	ldr	r1, [pc, #300]	; (1000edc4 <platform_driver_init+0x1c4>)
1000ec96:	4a4c      	ldr	r2, [pc, #304]	; (1000edc8 <platform_driver_init+0x1c8>)
1000ec98:	6011      	str	r1, [r2, #0]
		pwr_arm_wakeup_req = (int (*)(void))0x0001cea3;
1000ec9a:	494c      	ldr	r1, [pc, #304]	; (1000edcc <platform_driver_init+0x1cc>)
1000ec9c:	4a4c      	ldr	r2, [pc, #304]	; (1000edd0 <platform_driver_init+0x1d0>)
1000ec9e:	6011      	str	r1, [r2, #0]
		pwr_wait_BLE_out_of_reset = (int (*)(uint32_t threshold))0x0001cbcf;
1000eca0:	494c      	ldr	r1, [pc, #304]	; (1000edd4 <platform_driver_init+0x1d4>)
1000eca2:	4a4d      	ldr	r2, [pc, #308]	; (1000edd8 <platform_driver_init+0x1d8>)
1000eca4:	6011      	str	r1, [r2, #0]
		NVIC_DisableIRQ(PORT1_ALL_IRQn);
		platform_register_isr = register_isr;
		platform_unregister_isr = unregister_isr;
		handle_ext_wakeup_isr = (void (*)(void))0x14085;
#endif
		platform_unregister_isr(GPIO1_COMBINED_VECTOR_TABLE_INDEX);
1000eca6:	2028      	movs	r0, #40	; 0x28
1000eca8:	4798      	blx	r3
		platform_register_isr(GPIO1_COMBINED_VECTOR_TABLE_INDEX,(void*)PORT1_COMB_Handler);
1000ecaa:	494c      	ldr	r1, [pc, #304]	; (1000eddc <platform_driver_init+0x1dc>)
1000ecac:	2028      	movs	r0, #40	; 0x28
1000ecae:	682b      	ldr	r3, [r5, #0]
1000ecb0:	4798      	blx	r3
		platform_register_isr(GPIO0_COMBINED_VECTOR_TABLE_INDEX,(void*)gpio0_combined_isr_handler);
1000ecb2:	682b      	ldr	r3, [r5, #0]
1000ecb4:	494a      	ldr	r1, [pc, #296]	; (1000ede0 <platform_driver_init+0x1e0>)
1000ecb6:	2027      	movs	r0, #39	; 0x27
1000ecb8:	4798      	blx	r3
		//gstrFwSem               = (void *)0x100004e4;
		//NMI_MsgQueueRecv = (int (*)(void *, void ** )) 0x00017f67;
		//InternalAppMsgQHandle = (void *)0x10001158;
		//ke_free = (void (*)(void *)) 0x00015e3d;
#elif CHIPVERSION_B0
		ke_msg_send 	= (void (*)(void const *))(*((unsigned int *)0x100400e4));
1000ecba:	4b4a      	ldr	r3, [pc, #296]	; (1000ede4 <platform_driver_init+0x1e4>)
1000ecbc:	681a      	ldr	r2, [r3, #0]
1000ecbe:	4b4a      	ldr	r3, [pc, #296]	; (1000ede8 <platform_driver_init+0x1e8>)
1000ecc0:	601a      	str	r2, [r3, #0]
		ke_msg_alloc 	= (void* (*)(ke_msg_id_t const id, ke_task_id_t const dest_id,
1000ecc2:	4a4a      	ldr	r2, [pc, #296]	; (1000edec <platform_driver_init+0x1ec>)
1000ecc4:	4b4a      	ldr	r3, [pc, #296]	; (1000edf0 <platform_driver_init+0x1f0>)
1000ecc6:	601a      	str	r2, [r3, #0]
										ke_task_id_t const src_id, uint16_t const param_len) )0x00019fe9;
		os_sem_up 		= (int (*)(void*))0x0001dbdd;
1000ecc8:	4a4a      	ldr	r2, [pc, #296]	; (1000edf4 <platform_driver_init+0x1f4>)
1000ecca:	4b4b      	ldr	r3, [pc, #300]	; (1000edf8 <platform_driver_init+0x1f8>)
1000eccc:	601a      	str	r2, [r3, #0]
		os_sem_down		= (int (*)(void*))0x0001dc5b;
1000ecce:	4a4b      	ldr	r2, [pc, #300]	; (1000edfc <platform_driver_init+0x1fc>)
1000ecd0:	4b4b      	ldr	r3, [pc, #300]	; (1000ee00 <platform_driver_init+0x200>)
1000ecd2:	601a      	str	r2, [r3, #0]
		gstrFwSem 		= (void*)0x100405ec;
1000ecd4:	4a4b      	ldr	r2, [pc, #300]	; (1000ee04 <platform_driver_init+0x204>)
1000ecd6:	4b4c      	ldr	r3, [pc, #304]	; (1000ee08 <platform_driver_init+0x208>)
1000ecd8:	601a      	str	r2, [r3, #0]
		NMI_MsgQueueRecv = (int(*)(void*, void ** ))0x0001d5e3;
1000ecda:	4a4c      	ldr	r2, [pc, #304]	; (1000ee0c <platform_driver_init+0x20c>)
1000ecdc:	4b4c      	ldr	r3, [pc, #304]	; (1000ee10 <platform_driver_init+0x210>)
1000ecde:	601a      	str	r2, [r3, #0]
		InternalAppMsgQHandle = (void*)0x10040c20;
1000ece0:	4a4c      	ldr	r2, [pc, #304]	; (1000ee14 <platform_driver_init+0x214>)
1000ece2:	4b4d      	ldr	r3, [pc, #308]	; (1000ee18 <platform_driver_init+0x218>)
1000ece4:	601a      	str	r2, [r3, #0]
		ke_free = (void(*)(void*))0x00019f09;
1000ece6:	4a4d      	ldr	r2, [pc, #308]	; (1000ee1c <platform_driver_init+0x21c>)
1000ece8:	4b4d      	ldr	r3, [pc, #308]	; (1000ee20 <platform_driver_init+0x220>)
1000ecea:	601a      	str	r2, [r3, #0]
#endif
		memset(rx_buffer,0,sizeof(rx_buffer));
1000ecec:	22a0      	movs	r2, #160	; 0xa0
1000ecee:	0092      	lsls	r2, r2, #2
1000ecf0:	2100      	movs	r1, #0
1000ecf2:	484c      	ldr	r0, [pc, #304]	; (1000ee24 <platform_driver_init+0x224>)
1000ecf4:	4b4c      	ldr	r3, [pc, #304]	; (1000ee28 <platform_driver_init+0x228>)
1000ecf6:	4798      	blx	r3
		plf_event_buff_index = PLF_EVENT_BUFFER_START_INDEX;
1000ecf8:	2280      	movs	r2, #128	; 0x80
1000ecfa:	0092      	lsls	r2, r2, #2
1000ecfc:	4b4b      	ldr	r3, [pc, #300]	; (1000ee2c <platform_driver_init+0x22c>)
1000ecfe:	801a      	strh	r2, [r3, #0]
		platform_event_init();
1000ed00:	4b4b      	ldr	r3, [pc, #300]	; (1000ee30 <platform_driver_init+0x230>)
1000ed02:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000ed04:	4653      	mov	r3, sl
1000ed06:	6023      	str	r3, [r4, #0]
1000ed08:	464b      	mov	r3, r9
1000ed0a:	6023      	str	r3, [r4, #0]
		
#ifndef CHIPVERSION_B0		
		// spi_flash clock fix.
		spi_flash_clock_init();
#endif
		samb11_app_resume_cb = NULL;
1000ed0c:	4b49      	ldr	r3, [pc, #292]	; (1000ee34 <platform_driver_init+0x234>)
1000ed0e:	4642      	mov	r2, r8
1000ed10:	601a      	str	r2, [r3, #0]
		*apps_resume_cb = (uint32_t)((resume_callback)samb11_plf_resume_callback);
1000ed12:	683b      	ldr	r3, [r7, #0]
1000ed14:	4a48      	ldr	r2, [pc, #288]	; (1000ee38 <platform_driver_init+0x238>)
1000ed16:	601a      	str	r2, [r3, #0]
		*wakeup_source_active_cb = (uint32_t)((wakeup_source_active_callback)wakeup_active_event_callback);
1000ed18:	6833      	ldr	r3, [r6, #0]
1000ed1a:	4a48      	ldr	r2, [pc, #288]	; (1000ee3c <platform_driver_init+0x23c>)
1000ed1c:	601a      	str	r2, [r3, #0]
		wakeup_int_unregister_callback(0);
1000ed1e:	2000      	movs	r0, #0
1000ed20:	4c47      	ldr	r4, [pc, #284]	; (1000ee40 <platform_driver_init+0x240>)
1000ed22:	47a0      	blx	r4
		wakeup_int_unregister_callback(1);
1000ed24:	2001      	movs	r0, #1
1000ed26:	47a0      	blx	r4
		wakeup_int_unregister_callback(2);
1000ed28:	2002      	movs	r0, #2
1000ed2a:	47a0      	blx	r4
		platform_initialized = 1;
1000ed2c:	2201      	movs	r2, #1
1000ed2e:	4b06      	ldr	r3, [pc, #24]	; (1000ed48 <platform_driver_init+0x148>)
1000ed30:	701a      	strb	r2, [r3, #0]
		status = STATUS_SUCCESS;
1000ed32:	2000      	movs	r0, #0
1000ed34:	e003      	b.n	1000ed3e <platform_driver_init+0x13e>
	}
	else {
		platform_initialized = 1;
1000ed36:	2201      	movs	r2, #1
1000ed38:	4b03      	ldr	r3, [pc, #12]	; (1000ed48 <platform_driver_init+0x148>)
1000ed3a:	701a      	strb	r2, [r3, #0]
		status = STATUS_ALREADY_INITIALIZED;
1000ed3c:	2001      	movs	r0, #1
	}
	return status;
}
1000ed3e:	bc1c      	pop	{r2, r3, r4}
1000ed40:	4690      	mov	r8, r2
1000ed42:	4699      	mov	r9, r3
1000ed44:	46a2      	mov	sl, r4
1000ed46:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ed48:	1001976c 	.word	0x1001976c
1000ed4c:	1000eb8d 	.word	0x1000eb8d
1000ed50:	1000ebd1 	.word	0x1000ebd1
1000ed54:	1001978c 	.word	0x1001978c
1000ed58:	e000e100 	.word	0xe000e100
1000ed5c:	1001a680 	.word	0x1001a680
1000ed60:	000007d7 	.word	0x000007d7
1000ed64:	000007bd 	.word	0x000007bd
1000ed68:	1001a3bc 	.word	0x1001a3bc
1000ed6c:	0001bc51 	.word	0x0001bc51
1000ed70:	1001a684 	.word	0x1001a684
1000ed74:	100400bc 	.word	0x100400bc
1000ed78:	10019760 	.word	0x10019760
1000ed7c:	100400b8 	.word	0x100400b8
1000ed80:	1001975c 	.word	0x1001975c
1000ed84:	0001b99f 	.word	0x0001b99f
1000ed88:	1001a3b8 	.word	0x1001a3b8
1000ed8c:	0001b9db 	.word	0x0001b9db
1000ed90:	1001a3c4 	.word	0x1001a3c4
1000ed94:	1001a694 	.word	0x1001a694
1000ed98:	1004003c 	.word	0x1004003c
1000ed9c:	10041fc0 	.word	0x10041fc0
1000eda0:	1001a3c8 	.word	0x1001a3c8
1000eda4:	10041fc4 	.word	0x10041fc4
1000eda8:	1001a690 	.word	0x1001a690
1000edac:	1001a688 	.word	0x1001a688
1000edb0:	10041fd4 	.word	0x10041fd4
1000edb4:	10041fd8 	.word	0x10041fd8
1000edb8:	1001a3c0 	.word	0x1001a3c0
1000edbc:	0001cbe9 	.word	0x0001cbe9
1000edc0:	10019780 	.word	0x10019780
1000edc4:	0001cd8f 	.word	0x0001cd8f
1000edc8:	10019770 	.word	0x10019770
1000edcc:	0001cea3 	.word	0x0001cea3
1000edd0:	10019794 	.word	0x10019794
1000edd4:	0001cbcf 	.word	0x0001cbcf
1000edd8:	10019768 	.word	0x10019768
1000eddc:	1000f289 	.word	0x1000f289
1000ede0:	1000f21d 	.word	0x1000f21d
1000ede4:	100400e4 	.word	0x100400e4
1000ede8:	10019788 	.word	0x10019788
1000edec:	00019fe9 	.word	0x00019fe9
1000edf0:	10019798 	.word	0x10019798
1000edf4:	0001dbdd 	.word	0x0001dbdd
1000edf8:	10019764 	.word	0x10019764
1000edfc:	0001dc5b 	.word	0x0001dc5b
1000ee00:	10019778 	.word	0x10019778
1000ee04:	100405ec 	.word	0x100405ec
1000ee08:	10019774 	.word	0x10019774
1000ee0c:	0001d5e3 	.word	0x0001d5e3
1000ee10:	10019784 	.word	0x10019784
1000ee14:	10040c20 	.word	0x10040c20
1000ee18:	1001979c 	.word	0x1001979c
1000ee1c:	00019f09 	.word	0x00019f09
1000ee20:	10019758 	.word	0x10019758
1000ee24:	1001a400 	.word	0x1001a400
1000ee28:	1001498d 	.word	0x1001498d
1000ee2c:	1001a698 	.word	0x1001a698
1000ee30:	1000eab9 	.word	0x1000eab9
1000ee34:	1001a68c 	.word	0x1001a68c
1000ee38:	1000eb61 	.word	0x1000eb61
1000ee3c:	1000f2e5 	.word	0x1000f2e5
1000ee40:	1000f2cd 	.word	0x1000f2cd

1000ee44 <platform_register_ble_msg_handler>:


plf_drv_status platform_register_ble_msg_handler(platform_interface_callback fp)
{
	plf_drv_status status;
	if(platform_initialized == 1) {
1000ee44:	4b04      	ldr	r3, [pc, #16]	; (1000ee58 <platform_register_ble_msg_handler+0x14>)
1000ee46:	781a      	ldrb	r2, [r3, #0]
		ble_stack_message_handler = fp;
		status = STATUS_SUCCESS;
	}
	else {
		status = STATUS_NOT_INITIALIZED;
1000ee48:	2305      	movs	r3, #5


plf_drv_status platform_register_ble_msg_handler(platform_interface_callback fp)
{
	plf_drv_status status;
	if(platform_initialized == 1) {
1000ee4a:	2a01      	cmp	r2, #1
1000ee4c:	d102      	bne.n	1000ee54 <platform_register_ble_msg_handler+0x10>
		ble_stack_message_handler = fp;
1000ee4e:	4b03      	ldr	r3, [pc, #12]	; (1000ee5c <platform_register_ble_msg_handler+0x18>)
1000ee50:	6018      	str	r0, [r3, #0]
		status = STATUS_SUCCESS;
1000ee52:	2300      	movs	r3, #0
	}
	else {
		status = STATUS_NOT_INITIALIZED;
	}
	return status;
}
1000ee54:	0018      	movs	r0, r3
1000ee56:	4770      	bx	lr
1000ee58:	1001976c 	.word	0x1001976c
1000ee5c:	1001978c 	.word	0x1001978c

1000ee60 <platform_interface_send>:


//Sends a message through RW kernel messaging API
//struct ke_msg * p_msg;
void platform_interface_send(uint8_t* data, uint32_t len)
{
1000ee60:	b570      	push	{r4, r5, r6, lr}
1000ee62:	0004      	movs	r4, r0
	void* params;
	
	#if (CHIPVERSION_B0)
	ke_task_id_t dest_id;
	dest_id = p_msg_hdr->dest_id;
	if(gapm_get_task_from_id != NULL)
1000ee64:	4b0e      	ldr	r3, [pc, #56]	; (1000eea0 <platform_interface_send+0x40>)
1000ee66:	681b      	ldr	r3, [r3, #0]
1000ee68:	2b00      	cmp	r3, #0
1000ee6a:	d002      	beq.n	1000ee72 <platform_interface_send+0x12>
		p_msg_hdr->dest_id = gapm_get_task_from_id(dest_id);
1000ee6c:	8840      	ldrh	r0, [r0, #2]
1000ee6e:	4798      	blx	r3
1000ee70:	8060      	strh	r0, [r4, #2]
	#endif	//CHIPVERSION_B0
	// Allocate the kernel message
	params = ke_msg_alloc(p_msg_hdr->id, p_msg_hdr->dest_id, p_msg_hdr->src_id, p_msg_hdr->param_len);
1000ee72:	88e3      	ldrh	r3, [r4, #6]
1000ee74:	88a2      	ldrh	r2, [r4, #4]
1000ee76:	8861      	ldrh	r1, [r4, #2]
1000ee78:	8820      	ldrh	r0, [r4, #0]
1000ee7a:	4d0a      	ldr	r5, [pc, #40]	; (1000eea4 <platform_interface_send+0x44>)
1000ee7c:	682d      	ldr	r5, [r5, #0]
1000ee7e:	47a8      	blx	r5
1000ee80:	0005      	movs	r5, r0
											
	//no params
	if (p_msg_hdr->param_len == 0)
1000ee82:	88e2      	ldrh	r2, [r4, #6]
1000ee84:	2a00      	cmp	r2, #0
1000ee86:	d102      	bne.n	1000ee8e <platform_interface_send+0x2e>
	{
		// Send message directly
		at_ke_msg_send(params);
1000ee88:	4b07      	ldr	r3, [pc, #28]	; (1000eea8 <platform_interface_send+0x48>)
1000ee8a:	4798      	blx	r3
1000ee8c:	e006      	b.n	1000ee9c <platform_interface_send+0x3c>
	}
	else
	{
		//copy params
		memcpy(params,&(data[KE_MSG_HDR_LENGTH]),p_msg_hdr->param_len);
1000ee8e:	0021      	movs	r1, r4
1000ee90:	3108      	adds	r1, #8
1000ee92:	4b06      	ldr	r3, [pc, #24]	; (1000eeac <platform_interface_send+0x4c>)
1000ee94:	4798      	blx	r3
		// Send the kernel message
		at_ke_msg_send(params);
1000ee96:	0028      	movs	r0, r5
1000ee98:	4b03      	ldr	r3, [pc, #12]	; (1000eea8 <platform_interface_send+0x48>)
1000ee9a:	4798      	blx	r3
	}
}
1000ee9c:	bd70      	pop	{r4, r5, r6, pc}
1000ee9e:	46c0      	nop			; (mov r8, r8)
1000eea0:	10019760 	.word	0x10019760
1000eea4:	10019798 	.word	0x10019798
1000eea8:	1000eae9 	.word	0x1000eae9
1000eeac:	1001497b 	.word	0x1001497b

1000eeb0 <send_plf_int_msg_ind>:

void send_plf_int_msg_ind(uint8_t intr_index, uint8_t callback_id, void *data, uint16_t data_len)
{
1000eeb0:	b570      	push	{r4, r5, r6, lr}
1000eeb2:	0015      	movs	r5, r2
1000eeb4:	001c      	movs	r4, r3
	void* params;
//#if (CHIPVERSION_A4)	
	//os_sem_up(gstrFwSem);
//#endif
	// Allocate the kernel message
	params = ke_msg_alloc(PERIPHERAL_INTERRUPT_EVENT, TASK_INTERNAL_APP, BUILD_INTR_SRCID(callback_id,intr_index), data_len);
1000eeb6:	020a      	lsls	r2, r1, #8
1000eeb8:	4302      	orrs	r2, r0
1000eeba:	4b0a      	ldr	r3, [pc, #40]	; (1000eee4 <send_plf_int_msg_ind+0x34>)
1000eebc:	681e      	ldr	r6, [r3, #0]
1000eebe:	0023      	movs	r3, r4
1000eec0:	2105      	movs	r1, #5
1000eec2:	20a0      	movs	r0, #160	; 0xa0
1000eec4:	00c0      	lsls	r0, r0, #3
1000eec6:	47b0      	blx	r6
1000eec8:	1e06      	subs	r6, r0, #0
											
	//no params
	if(params != NULL) {
1000eeca:	d00a      	beq.n	1000eee2 <send_plf_int_msg_ind+0x32>
		if((data_len != 0) && (NULL != data))
1000eecc:	2c00      	cmp	r4, #0
1000eece:	d005      	beq.n	1000eedc <send_plf_int_msg_ind+0x2c>
1000eed0:	2d00      	cmp	r5, #0
1000eed2:	d003      	beq.n	1000eedc <send_plf_int_msg_ind+0x2c>
		{
			//copy params
			memcpy(params, data, data_len);
1000eed4:	0022      	movs	r2, r4
1000eed6:	0029      	movs	r1, r5
1000eed8:	4b03      	ldr	r3, [pc, #12]	; (1000eee8 <send_plf_int_msg_ind+0x38>)
1000eeda:	4798      	blx	r3
		}
		// Send the kernel message
		at_ke_msg_send(params);
1000eedc:	0030      	movs	r0, r6
1000eede:	4b03      	ldr	r3, [pc, #12]	; (1000eeec <send_plf_int_msg_ind+0x3c>)
1000eee0:	4798      	blx	r3
	}
}
1000eee2:	bd70      	pop	{r4, r5, r6, pc}
1000eee4:	10019798 	.word	0x10019798
1000eee8:	1001497b 	.word	0x1001497b
1000eeec:	1000eae9 	.word	0x1000eae9

1000eef0 <platform_event_wait>:
//Waits on InternalAppMsgQHandle Queue
// This function won't busy wait if nothing on queue but will down the semaphore and go to a blocking state
// The OS then will move control to other higher priority tasks and will only return if these tasks finish processing AND the queue has received 
//a msg
plf_drv_status platform_event_wait(uint32_t timeout)
{
1000eef0:	b5f0      	push	{r4, r5, r6, r7, lr}
1000eef2:	465f      	mov	r7, fp
1000eef4:	4656      	mov	r6, sl
1000eef6:	464d      	mov	r5, r9
1000eef8:	4644      	mov	r4, r8
1000eefa:	b4f0      	push	{r4, r5, r6, r7}
1000eefc:	b087      	sub	sp, #28
	static struct ke_msg* rcv_msg;
	static struct ke_msghdr	*ke_msg_hdr;
	plf_drv_status status = STATUS_SUCCESS;
	uint8_t bEventTimeoutFlag = 0;
	uint8_t bLoopAgain = 0;
	if(((uint32_t)-1 != timeout) && ((uint32_t)0 < timeout))
1000eefe:	1e44      	subs	r4, r0, #1
plf_drv_status platform_event_wait(uint32_t timeout)
{
	static struct ke_msg* rcv_msg;
	static struct ke_msghdr	*ke_msg_hdr;
	plf_drv_status status = STATUS_SUCCESS;
	uint8_t bEventTimeoutFlag = 0;
1000ef00:	2300      	movs	r3, #0
1000ef02:	4699      	mov	r9, r3
	uint8_t bLoopAgain = 0;
	if(((uint32_t)-1 != timeout) && ((uint32_t)0 < timeout))
1000ef04:	1ce3      	adds	r3, r4, #3
1000ef06:	d81c      	bhi.n	1000ef42 <platform_event_wait+0x52>
	return num_of_freed;
}

static void platform_start_event_timeout(uint32_t timeout)
{
	uint8_t msg[8+5] = {0};
1000ef08:	220d      	movs	r2, #13
1000ef0a:	2100      	movs	r1, #0
1000ef0c:	a802      	add	r0, sp, #8
1000ef0e:	4b82      	ldr	r3, [pc, #520]	; (1000f118 <platform_event_wait+0x228>)
1000ef10:	4798      	blx	r3
	uint8_t u16TxLen = 0;

	msg[u16TxLen++] = ((DBG_KE_TIMER_REQ) & 0x00FF );
1000ef12:	2333      	movs	r3, #51	; 0x33
1000ef14:	aa02      	add	r2, sp, #8
1000ef16:	7013      	strb	r3, [r2, #0]
	msg[u16TxLen++] = (((DBG_KE_TIMER_REQ)>>8) & 0x00FF );
1000ef18:	3b30      	subs	r3, #48	; 0x30
1000ef1a:	7053      	strb	r3, [r2, #1]
	msg[u16TxLen++] = ((TASK_DBG) & 0x00FF );
1000ef1c:	7093      	strb	r3, [r2, #2]
	msg[u16TxLen++] = (((TASK_DBG)>>8) & 0x00FF );	
	msg[u16TxLen++] = ((TASK_INTERNAL_APP) & 0x00FF );
1000ef1e:	3302      	adds	r3, #2
1000ef20:	7113      	strb	r3, [r2, #4]
	msg[u16TxLen++] = (((TASK_INTERNAL_APP)>>8) & 0x00FF );
	msg[u16TxLen++] = ((5) & 0x00FF );
1000ef22:	7193      	strb	r3, [r2, #6]
	msg[u16TxLen++] = (((5)>>8) & 0x00FF );
	
	msg[u16TxLen++] = (uint8_t)((timeout) & 0x00FF );
1000ef24:	7214      	strb	r4, [r2, #8]
	msg[u16TxLen++] = (uint8_t)(( (timeout) >> 8) & 0x00FF) ;
1000ef26:	0a23      	lsrs	r3, r4, #8
1000ef28:	7253      	strb	r3, [r2, #9]
	msg[u16TxLen++] = (uint8_t)(( (timeout) >> 16) & 0x00FF);
1000ef2a:	0c23      	lsrs	r3, r4, #16
1000ef2c:	7293      	strb	r3, [r2, #10]
	msg[u16TxLen++] = (uint8_t)(( (timeout) >> 24) & 0x00FF);
1000ef2e:	0e24      	lsrs	r4, r4, #24
1000ef30:	72d4      	strb	r4, [r2, #11]
	
	msg[u16TxLen++] = ((1) & 0x00FF );
1000ef32:	2301      	movs	r3, #1
1000ef34:	7313      	strb	r3, [r2, #12]
	
	platform_interface_send(msg, u16TxLen);
1000ef36:	210d      	movs	r1, #13
1000ef38:	0010      	movs	r0, r2
1000ef3a:	4b78      	ldr	r3, [pc, #480]	; (1000f11c <platform_event_wait+0x22c>)
1000ef3c:	4798      	blx	r3
	uint8_t bEventTimeoutFlag = 0;
	uint8_t bLoopAgain = 0;
	if(((uint32_t)-1 != timeout) && ((uint32_t)0 < timeout))
	{			
		platform_start_event_timeout(timeout-1);
		bEventTimeoutFlag = 1;
1000ef3e:	2301      	movs	r3, #1
1000ef40:	4699      	mov	r9, r3
1000ef42:	2400      	movs	r4, #0
1000ef44:	2500      	movs	r5, #0
	}

	do {
		if(NMI_MsgQueueRecv(InternalAppMsgQHandle, (void**)&rcv_msg) == STATUS_SUCCESS)
1000ef46:	4f76      	ldr	r7, [pc, #472]	; (1000f120 <platform_event_wait+0x230>)
1000ef48:	4e76      	ldr	r6, [pc, #472]	; (1000f124 <platform_event_wait+0x234>)
1000ef4a:	4977      	ldr	r1, [pc, #476]	; (1000f128 <platform_event_wait+0x238>)
1000ef4c:	6838      	ldr	r0, [r7, #0]
1000ef4e:	6833      	ldr	r3, [r6, #0]
1000ef50:	4798      	blx	r3
1000ef52:	2800      	cmp	r0, #0
1000ef54:	d000      	beq.n	1000ef58 <platform_event_wait+0x68>
1000ef56:	e088      	b.n	1000f06a <platform_event_wait+0x17a>
		{
			uint16_t msg_id = rcv_msg->id;
1000ef58:	4b73      	ldr	r3, [pc, #460]	; (1000f128 <platform_event_wait+0x238>)
1000ef5a:	681c      	ldr	r4, [r3, #0]
1000ef5c:	88a3      	ldrh	r3, [r4, #4]
1000ef5e:	469a      	mov	sl, r3
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
			
			if((rcv_msg->id != DBG_KE_TIMER_RESP) && (bEventTimeoutFlag))
1000ef60:	23cd      	movs	r3, #205	; 0xcd
1000ef62:	009b      	lsls	r3, r3, #2
1000ef64:	459a      	cmp	sl, r3
1000ef66:	d100      	bne.n	1000ef6a <platform_event_wait+0x7a>
1000ef68:	e0c7      	b.n	1000f0fa <platform_event_wait+0x20a>

	do {
		if(NMI_MsgQueueRecv(InternalAppMsgQHandle, (void**)&rcv_msg) == STATUS_SUCCESS)
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
1000ef6a:	8923      	ldrh	r3, [r4, #8]
1000ef6c:	469b      	mov	fp, r3
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
1000ef6e:	8963      	ldrh	r3, [r4, #10]
1000ef70:	4698      	mov	r8, r3
			bLoopAgain = 0;
			
			if((rcv_msg->id != DBG_KE_TIMER_RESP) && (bEventTimeoutFlag))
1000ef72:	464b      	mov	r3, r9
1000ef74:	2b00      	cmp	r3, #0
1000ef76:	d011      	beq.n	1000ef9c <platform_event_wait+0xac>
	platform_interface_send(msg, u16TxLen);
}

static void platform_stop_event_timeout(void)
{
	uint8_t msg[8+5] = {0};
1000ef78:	220d      	movs	r2, #13
1000ef7a:	2100      	movs	r1, #0
1000ef7c:	a802      	add	r0, sp, #8
1000ef7e:	4b66      	ldr	r3, [pc, #408]	; (1000f118 <platform_event_wait+0x228>)
1000ef80:	4798      	blx	r3
	uint8_t u16TxLen = 0;

	msg[u16TxLen++] = ((DBG_KE_TIMER_REQ) & 0x00FF );
1000ef82:	2333      	movs	r3, #51	; 0x33
1000ef84:	aa02      	add	r2, sp, #8
1000ef86:	7013      	strb	r3, [r2, #0]
	msg[u16TxLen++] = (((DBG_KE_TIMER_REQ)>>8) & 0x00FF );
1000ef88:	3b30      	subs	r3, #48	; 0x30
1000ef8a:	7053      	strb	r3, [r2, #1]
	msg[u16TxLen++] = ((TASK_DBG) & 0x00FF );
1000ef8c:	7093      	strb	r3, [r2, #2]
	msg[u16TxLen++] = (((TASK_DBG)>>8) & 0x00FF );	
	msg[u16TxLen++] = ((TASK_INTERNAL_APP) & 0x00FF );
1000ef8e:	3302      	adds	r3, #2
1000ef90:	7113      	strb	r3, [r2, #4]
	msg[u16TxLen++] = (((TASK_INTERNAL_APP)>>8) & 0x00FF );
	msg[u16TxLen++] = ((5) & 0x00FF );
1000ef92:	7193      	strb	r3, [r2, #6]
	msg[u16TxLen++] = (uint8_t)(( (0) >> 16) & 0x00FF);
	msg[u16TxLen++] = (uint8_t)(( (0) >> 24) & 0x00FF);
	
	msg[u16TxLen++] = ((0) & 0x00FF );
	
	platform_interface_send(msg, u16TxLen);
1000ef94:	210d      	movs	r1, #13
1000ef96:	0010      	movs	r0, r2
1000ef98:	4b60      	ldr	r3, [pc, #384]	; (1000f11c <platform_event_wait+0x22c>)
1000ef9a:	4798      	blx	r3
			{
				//Stop timer if it is still running
				platform_stop_event_timeout();
			}
				
			if(msg_id == PERIPHERAL_INTERRUPT_EVENT)
1000ef9c:	23a0      	movs	r3, #160	; 0xa0
1000ef9e:	00db      	lsls	r3, r3, #3
1000efa0:	459a      	cmp	sl, r3
1000efa2:	d121      	bne.n	1000efe8 <platform_event_wait+0xf8>
			{
				if(plf_event_buff_index+len > MAX_EVT_BUFF_LEN)
1000efa4:	4b61      	ldr	r3, [pc, #388]	; (1000f12c <platform_event_wait+0x23c>)
1000efa6:	881b      	ldrh	r3, [r3, #0]
1000efa8:	4443      	add	r3, r8
1000efaa:	22a0      	movs	r2, #160	; 0xa0
1000efac:	0092      	lsls	r2, r2, #2
1000efae:	4293      	cmp	r3, r2
1000efb0:	dd02      	ble.n	1000efb8 <platform_event_wait+0xc8>
					plf_event_buff_index = PLF_EVENT_BUFFER_START_INDEX;
1000efb2:	3a80      	subs	r2, #128	; 0x80
1000efb4:	4b5d      	ldr	r3, [pc, #372]	; (1000f12c <platform_event_wait+0x23c>)
1000efb6:	801a      	strh	r2, [r3, #0]
				memcpy(&rx_buffer[plf_event_buff_index],data,len);
1000efb8:	4b5c      	ldr	r3, [pc, #368]	; (1000f12c <platform_event_wait+0x23c>)
1000efba:	469a      	mov	sl, r3
1000efbc:	881d      	ldrh	r5, [r3, #0]
1000efbe:	4b5c      	ldr	r3, [pc, #368]	; (1000f130 <platform_event_wait+0x240>)
1000efc0:	18ed      	adds	r5, r5, r3
1000efc2:	0021      	movs	r1, r4
1000efc4:	310c      	adds	r1, #12
1000efc6:	4642      	mov	r2, r8
1000efc8:	0028      	movs	r0, r5
1000efca:	4b5a      	ldr	r3, [pc, #360]	; (1000f134 <platform_event_wait+0x244>)
1000efcc:	4798      	blx	r3
				platform_event_post(src_id,&rx_buffer[plf_event_buff_index],len);
1000efce:	4642      	mov	r2, r8
1000efd0:	0029      	movs	r1, r5
1000efd2:	4658      	mov	r0, fp
1000efd4:	4b58      	ldr	r3, [pc, #352]	; (1000f138 <platform_event_wait+0x248>)
1000efd6:	4798      	blx	r3
				plf_event_buff_index += len;
1000efd8:	4653      	mov	r3, sl
1000efda:	881b      	ldrh	r3, [r3, #0]
1000efdc:	4443      	add	r3, r8
1000efde:	4652      	mov	r2, sl
1000efe0:	8013      	strh	r3, [r2, #0]
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000efe2:	2400      	movs	r4, #0
				if(plf_event_buff_index+len > MAX_EVT_BUFF_LEN)
					plf_event_buff_index = PLF_EVENT_BUFFER_START_INDEX;
				memcpy(&rx_buffer[plf_event_buff_index],data,len);
				platform_event_post(src_id,&rx_buffer[plf_event_buff_index],len);
				plf_event_buff_index += len;
				status = STATUS_RECEIVED_PLF_EVENT_MSG;
1000efe4:	2502      	movs	r5, #2
1000efe6:	e03a      	b.n	1000f05e <platform_event_wait+0x16e>
			}
			else
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
1000efe8:	4b54      	ldr	r3, [pc, #336]	; (1000f13c <platform_event_wait+0x24c>)
1000efea:	681b      	ldr	r3, [r3, #0]
1000efec:	2b00      	cmp	r3, #0
1000efee:	d032      	beq.n	1000f056 <platform_event_wait+0x166>
					if(rcv_msg->id == DBG_KE_TIMER_RESP)
1000eff0:	4b4d      	ldr	r3, [pc, #308]	; (1000f128 <platform_event_wait+0x238>)
1000eff2:	681a      	ldr	r2, [r3, #0]
1000eff4:	8893      	ldrh	r3, [r2, #4]
1000eff6:	21cd      	movs	r1, #205	; 0xcd
1000eff8:	0089      	lsls	r1, r1, #2
1000effa:	428b      	cmp	r3, r1
1000effc:	d104      	bne.n	1000f008 <platform_event_wait+0x118>
					{
						if(bEventTimeoutFlag)
1000effe:	464b      	mov	r3, r9
						{
							status = STATUS_TIMEOUT;	
						}
						else
						{
							bLoopAgain = 1;
1000f000:	2401      	movs	r4, #1
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
					if(rcv_msg->id == DBG_KE_TIMER_RESP)
					{
						if(bEventTimeoutFlag)
1000f002:	2b00      	cmp	r3, #0
1000f004:	d02b      	beq.n	1000f05e <platform_event_wait+0x16e>
1000f006:	e028      	b.n	1000f05a <platform_event_wait+0x16a>
							bLoopAgain = 1;
						}
					}
					else
					{
						ke_msg_hdr = (struct ke_msghdr *)((void *)(rx_buffer+BLE_EVENT_BUFFER_START_INDEX));
1000f008:	4c4d      	ldr	r4, [pc, #308]	; (1000f140 <platform_event_wait+0x250>)
1000f00a:	4d49      	ldr	r5, [pc, #292]	; (1000f130 <platform_event_wait+0x240>)
1000f00c:	6025      	str	r5, [r4, #0]
						ke_msg_hdr->id = rcv_msg->id;
1000f00e:	702b      	strb	r3, [r5, #0]
1000f010:	0a1b      	lsrs	r3, r3, #8
1000f012:	706b      	strb	r3, [r5, #1]
//#if (CHIPVERSION_A3 || CHIPVERSION_A4)
					//ke_msg_hdr->src_id = rcv_msg->src_id;
//#else
					ke_msg_hdr->src_id = gapm_get_id_from_task(rcv_msg->src_id);
1000f014:	8910      	ldrh	r0, [r2, #8]
1000f016:	4b4b      	ldr	r3, [pc, #300]	; (1000f144 <platform_event_wait+0x254>)
1000f018:	681b      	ldr	r3, [r3, #0]
1000f01a:	4798      	blx	r3
1000f01c:	7128      	strb	r0, [r5, #4]
1000f01e:	0a00      	lsrs	r0, r0, #8
1000f020:	7168      	strb	r0, [r5, #5]
//#endif  /* (CHIPVERSION_A3 || CHIPVERSION_A4) */
						ke_msg_hdr->dest_id = rcv_msg->dest_id;
1000f022:	6820      	ldr	r0, [r4, #0]
1000f024:	4b40      	ldr	r3, [pc, #256]	; (1000f128 <platform_event_wait+0x238>)
1000f026:	681a      	ldr	r2, [r3, #0]
1000f028:	88d2      	ldrh	r2, [r2, #6]
1000f02a:	8042      	strh	r2, [r0, #2]
						ke_msg_hdr->param_len = rcv_msg->param_len;
1000f02c:	681d      	ldr	r5, [r3, #0]
1000f02e:	896b      	ldrh	r3, [r5, #10]
1000f030:	80c3      	strh	r3, [r0, #6]
						ke_msg_hdr++;
1000f032:	3008      	adds	r0, #8
1000f034:	6020      	str	r0, [r4, #0]
						if(rcv_msg->param_len > 0) {
1000f036:	896a      	ldrh	r2, [r5, #10]
1000f038:	2a00      	cmp	r2, #0
1000f03a:	d003      	beq.n	1000f044 <platform_event_wait+0x154>
							memcpy((void *)ke_msg_hdr,rcv_msg->param,rcv_msg->param_len);
1000f03c:	0029      	movs	r1, r5
1000f03e:	310c      	adds	r1, #12
1000f040:	4b3c      	ldr	r3, [pc, #240]	; (1000f134 <platform_event_wait+0x244>)
1000f042:	4798      	blx	r3
						}
						ble_stack_message_handler(rx_buffer,(rcv_msg->param_len + sizeof(struct ke_msghdr)));
1000f044:	8969      	ldrh	r1, [r5, #10]
1000f046:	3108      	adds	r1, #8
1000f048:	4b3c      	ldr	r3, [pc, #240]	; (1000f13c <platform_event_wait+0x24c>)
1000f04a:	681b      	ldr	r3, [r3, #0]
1000f04c:	4838      	ldr	r0, [pc, #224]	; (1000f130 <platform_event_wait+0x240>)
1000f04e:	4798      	blx	r3
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000f050:	2400      	movs	r4, #0
						ke_msg_hdr++;
						if(rcv_msg->param_len > 0) {
							memcpy((void *)ke_msg_hdr,rcv_msg->param,rcv_msg->param_len);
						}
						ble_stack_message_handler(rx_buffer,(rcv_msg->param_len + sizeof(struct ke_msghdr)));
						status = STATUS_RECEIVED_BLE_MSG;
1000f052:	2503      	movs	r5, #3
1000f054:	e003      	b.n	1000f05e <platform_event_wait+0x16e>
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000f056:	2400      	movs	r4, #0
1000f058:	e001      	b.n	1000f05e <platform_event_wait+0x16e>
1000f05a:	2400      	movs	r4, #0
				if(ble_stack_message_handler) {
					if(rcv_msg->id == DBG_KE_TIMER_RESP)
					{
						if(bEventTimeoutFlag)
						{
							status = STATUS_TIMEOUT;	
1000f05c:	25d0      	movs	r5, #208	; 0xd0
						ble_stack_message_handler(rx_buffer,(rcv_msg->param_len + sizeof(struct ke_msghdr)));
						status = STATUS_RECEIVED_BLE_MSG;
					}
				}
			}
			ke_free(rcv_msg);
1000f05e:	4b32      	ldr	r3, [pc, #200]	; (1000f128 <platform_event_wait+0x238>)
1000f060:	6818      	ldr	r0, [r3, #0]
1000f062:	4b39      	ldr	r3, [pc, #228]	; (1000f148 <platform_event_wait+0x258>)
1000f064:	681b      	ldr	r3, [r3, #0]
1000f066:	4798      	blx	r3
1000f068:	e000      	b.n	1000f06c <platform_event_wait+0x17c>
		}
		else
		{
			status = STATUS_FAILURE;
1000f06a:	2507      	movs	r5, #7
		}
	}while(bLoopAgain);
1000f06c:	2c00      	cmp	r4, #0
1000f06e:	d000      	beq.n	1000f072 <platform_event_wait+0x182>
1000f070:	e76b      	b.n	1000ef4a <platform_event_wait+0x5a>
	
	if(bEventTimeoutFlag)
1000f072:	464b      	mov	r3, r9
1000f074:	2b00      	cmp	r3, #0
1000f076:	d046      	beq.n	1000f106 <platform_event_wait+0x216>
	{
		//CleanUp if there is any remaining DBG_KE_TIMER_RESP message in queue
		NMI_MsgQueueDestroyOnKeID(InternalAppMsgQHandle, DBG_KE_TIMER_RESP);
1000f078:	4b29      	ldr	r3, [pc, #164]	; (1000f120 <platform_event_wait+0x230>)
1000f07a:	681e      	ldr	r6, [r3, #0]
#endif 
static int NMI_MsgQueueDestroyOnKeID(NMI_MsgQueueHandle* pHandle, ke_msg_id_t u16KeMsgId)
{
	int num_of_freed=0;
	Message * current , *prev = NULL;
	if((NULL == pHandle) && (NULL == pHandle->pstrMessageList))
1000f07c:	2e00      	cmp	r6, #0
1000f07e:	d104      	bne.n	1000f08a <platform_event_wait+0x19a>
1000f080:	2300      	movs	r3, #0
1000f082:	6a1c      	ldr	r4, [r3, #32]
1000f084:	2c00      	cmp	r4, #0
1000f086:	d131      	bne.n	1000f0ec <platform_event_wait+0x1fc>
1000f088:	e03d      	b.n	1000f106 <platform_event_wait+0x216>
	{
		return num_of_freed;
	}

	current = pHandle->pstrMessageList;
1000f08a:	6a34      	ldr	r4, [r6, #32]
	os_sem_down(&pHandle->strCriticalSection);
1000f08c:	2314      	movs	r3, #20
1000f08e:	469c      	mov	ip, r3
1000f090:	44b4      	add	ip, r6
1000f092:	4663      	mov	r3, ip
1000f094:	4660      	mov	r0, ip
1000f096:	9300      	str	r3, [sp, #0]
1000f098:	4b2c      	ldr	r3, [pc, #176]	; (1000f14c <platform_event_wait+0x25c>)
1000f09a:	681b      	ldr	r3, [r3, #0]
1000f09c:	4798      	blx	r3
	while(NULL != current)
1000f09e:	2c00      	cmp	r4, #0
1000f0a0:	d01f      	beq.n	1000f0e2 <platform_event_wait+0x1f2>
			}
			ke_free(rcv_msg);
		}
		else
		{
			status = STATUS_FAILURE;
1000f0a2:	2700      	movs	r7, #0

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
	while(NULL != current)
	{
		if(u16KeMsgId == ((struct ke_msg*)current->pvBuffer)->id)
1000f0a4:	23cd      	movs	r3, #205	; 0xcd
1000f0a6:	009b      	lsls	r3, r3, #2
1000f0a8:	4698      	mov	r8, r3
		{
			num_of_freed++;
			if(NULL != prev)
			{
				prev->pstrNext = current->pstrNext;
				ke_free(current);
1000f0aa:	4b27      	ldr	r3, [pc, #156]	; (1000f148 <platform_event_wait+0x258>)
1000f0ac:	469a      	mov	sl, r3
1000f0ae:	0020      	movs	r0, r4

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
	while(NULL != current)
	{
		if(u16KeMsgId == ((struct ke_msg*)current->pvBuffer)->id)
1000f0b0:	6803      	ldr	r3, [r0, #0]
1000f0b2:	889b      	ldrh	r3, [r3, #4]
1000f0b4:	4543      	cmp	r3, r8
1000f0b6:	d110      	bne.n	1000f0da <platform_event_wait+0x1ea>
		{
			num_of_freed++;
			if(NULL != prev)
1000f0b8:	2f00      	cmp	r7, #0
1000f0ba:	d006      	beq.n	1000f0ca <platform_event_wait+0x1da>
			{
				prev->pstrNext = current->pstrNext;
1000f0bc:	6883      	ldr	r3, [r0, #8]
1000f0be:	60bb      	str	r3, [r7, #8]
				ke_free(current);
1000f0c0:	4653      	mov	r3, sl
1000f0c2:	681b      	ldr	r3, [r3, #0]
1000f0c4:	4798      	blx	r3
				current = prev->pstrNext;
1000f0c6:	68b8      	ldr	r0, [r7, #8]
1000f0c8:	e009      	b.n	1000f0de <platform_event_wait+0x1ee>
			}
			else
			{
				pHandle->pstrMessageList = current->pstrNext;
1000f0ca:	6883      	ldr	r3, [r0, #8]
1000f0cc:	6233      	str	r3, [r6, #32]
				ke_free(current);
1000f0ce:	4b1e      	ldr	r3, [pc, #120]	; (1000f148 <platform_event_wait+0x258>)
1000f0d0:	681b      	ldr	r3, [r3, #0]
1000f0d2:	9301      	str	r3, [sp, #4]
1000f0d4:	4798      	blx	r3
				current = pHandle->pstrMessageList;
1000f0d6:	6a30      	ldr	r0, [r6, #32]
1000f0d8:	e001      	b.n	1000f0de <platform_event_wait+0x1ee>
			}
		}
		else
		{
			prev = current;
			current = current ->pstrNext;
1000f0da:	0007      	movs	r7, r0
1000f0dc:	6880      	ldr	r0, [r0, #8]
		return num_of_freed;
	}

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
	while(NULL != current)
1000f0de:	2800      	cmp	r0, #0
1000f0e0:	d1e6      	bne.n	1000f0b0 <platform_event_wait+0x1c0>
		{
			prev = current;
			current = current ->pstrNext;
		}
	}
	os_sem_up(&pHandle->strCriticalSection);
1000f0e2:	4b1b      	ldr	r3, [pc, #108]	; (1000f150 <platform_event_wait+0x260>)
1000f0e4:	681b      	ldr	r3, [r3, #0]
1000f0e6:	9800      	ldr	r0, [sp, #0]
1000f0e8:	4798      	blx	r3
	if(bEventTimeoutFlag)
	{
		//CleanUp if there is any remaining DBG_KE_TIMER_RESP message in queue
		NMI_MsgQueueDestroyOnKeID(InternalAppMsgQHandle, DBG_KE_TIMER_RESP);
	}
	return status;
1000f0ea:	e00c      	b.n	1000f106 <platform_event_wait+0x216>
	{
		return num_of_freed;
	}

	current = pHandle->pstrMessageList;
	os_sem_down(&pHandle->strCriticalSection);
1000f0ec:	2314      	movs	r3, #20
1000f0ee:	9300      	str	r3, [sp, #0]
1000f0f0:	4b16      	ldr	r3, [pc, #88]	; (1000f14c <platform_event_wait+0x25c>)
1000f0f2:	681b      	ldr	r3, [r3, #0]
1000f0f4:	2014      	movs	r0, #20
1000f0f6:	4798      	blx	r3
1000f0f8:	e7d3      	b.n	1000f0a2 <platform_event_wait+0x1b2>
				status = STATUS_RECEIVED_PLF_EVENT_MSG;
			}
			else
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
1000f0fa:	4b10      	ldr	r3, [pc, #64]	; (1000f13c <platform_event_wait+0x24c>)
1000f0fc:	681b      	ldr	r3, [r3, #0]
		{
			uint16_t msg_id = rcv_msg->id;
			uint16_t src_id = rcv_msg->src_id;
			uint8_t* data = (uint8_t*)rcv_msg->param;
			uint16_t len = rcv_msg->param_len;
			bLoopAgain = 0;
1000f0fe:	2400      	movs	r4, #0
				status = STATUS_RECEIVED_PLF_EVENT_MSG;
			}
			else
			{	
				// BLE stack messages
				if(ble_stack_message_handler) {
1000f100:	2b00      	cmp	r3, #0
1000f102:	d0ac      	beq.n	1000f05e <platform_event_wait+0x16e>
1000f104:	e77b      	b.n	1000effe <platform_event_wait+0x10e>
	{
		//CleanUp if there is any remaining DBG_KE_TIMER_RESP message in queue
		NMI_MsgQueueDestroyOnKeID(InternalAppMsgQHandle, DBG_KE_TIMER_RESP);
	}
	return status;
}
1000f106:	0028      	movs	r0, r5
1000f108:	b007      	add	sp, #28
1000f10a:	bc3c      	pop	{r2, r3, r4, r5}
1000f10c:	4690      	mov	r8, r2
1000f10e:	4699      	mov	r9, r3
1000f110:	46a2      	mov	sl, r4
1000f112:	46ab      	mov	fp, r5
1000f114:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000f116:	46c0      	nop			; (mov r8, r8)
1000f118:	1001498d 	.word	0x1001498d
1000f11c:	1000ee61 	.word	0x1000ee61
1000f120:	1001979c 	.word	0x1001979c
1000f124:	10019784 	.word	0x10019784
1000f128:	10019790 	.word	0x10019790
1000f12c:	1001a698 	.word	0x1001a698
1000f130:	1001a400 	.word	0x1001a400
1000f134:	1001497b 	.word	0x1001497b
1000f138:	1000ea81 	.word	0x1000ea81
1000f13c:	1001978c 	.word	0x1001978c
1000f140:	1001977c 	.word	0x1001977c
1000f144:	1001975c 	.word	0x1001975c
1000f148:	10019758 	.word	0x10019758
1000f14c:	10019778 	.word	0x10019778
1000f150:	10019764 	.word	0x10019764

1000f154 <acquire_sleep_lock>:

plf_drv_status acquire_sleep_lock()
{
1000f154:	b510      	push	{r4, lr}
    //DBG_LOG_DEV("[acquire_sleep_lock]\tDisabling ULP");
	plf_drv_status status = STATUS_RESOURCE_BUSY;
	//uint8_t osc_en = REG_PL_RD(0x4000B1EC)&0x01;
	
	rwip_prevent_sleep_set(APP_PREVENT_SLEEP);
1000f156:	4b03      	ldr	r3, [pc, #12]	; (1000f164 <acquire_sleep_lock+0x10>)
1000f158:	681b      	ldr	r3, [r3, #0]
1000f15a:	2080      	movs	r0, #128	; 0x80
1000f15c:	0200      	lsls	r0, r0, #8
1000f15e:	4798      	blx	r3
		/*  */
		os_sem_up(gstrFwSem);
	}
#endif	//0
	return status;
}
1000f160:	2008      	movs	r0, #8
1000f162:	bd10      	pop	{r4, pc}
1000f164:	1001a3b8 	.word	0x1001a3b8

1000f168 <release_message_lock>:

plf_drv_status release_message_lock()
{
1000f168:	b510      	push	{r4, lr}
	plf_drv_status status = STATUS_SUCCESS;
	rwip_prevent_sleep_clear(MSG_PREVENT_SLEEP);
1000f16a:	4b03      	ldr	r3, [pc, #12]	; (1000f178 <release_message_lock+0x10>)
1000f16c:	681b      	ldr	r3, [r3, #0]
1000f16e:	2080      	movs	r0, #128	; 0x80
1000f170:	01c0      	lsls	r0, r0, #7
1000f172:	4798      	blx	r3
	return status;
}
1000f174:	2000      	movs	r0, #0
1000f176:	bd10      	pop	{r4, pc}
1000f178:	1001a3c4 	.word	0x1001a3c4

1000f17c <release_sleep_lock>:

plf_drv_status release_sleep_lock()
{
1000f17c:	b510      	push	{r4, lr}
    //DBG_LOG_DEV("[release_sleep_lock]\tEnabling ULP");
	plf_drv_status status = STATUS_SUCCESS;
	rwip_prevent_sleep_clear(MSG_PREVENT_SLEEP);
1000f17e:	4c05      	ldr	r4, [pc, #20]	; (1000f194 <release_sleep_lock+0x18>)
1000f180:	2080      	movs	r0, #128	; 0x80
1000f182:	01c0      	lsls	r0, r0, #7
1000f184:	6823      	ldr	r3, [r4, #0]
1000f186:	4798      	blx	r3
	rwip_prevent_sleep_clear(APP_PREVENT_SLEEP);
1000f188:	6823      	ldr	r3, [r4, #0]
1000f18a:	2080      	movs	r0, #128	; 0x80
1000f18c:	0200      	lsls	r0, r0, #8
1000f18e:	4798      	blx	r3
	return status;
}
1000f190:	2000      	movs	r0, #0
1000f192:	bd10      	pop	{r4, pc}
1000f194:	1001a3c4 	.word	0x1001a3c4

1000f198 <register_resume_callback>:
}

plf_drv_status register_resume_callback(resume_callback cb)
{
	plf_drv_status status = STATUS_SUCCESS;
	if(cb == NULL)
1000f198:	2800      	cmp	r0, #0
1000f19a:	d003      	beq.n	1000f1a4 <register_resume_callback+0xc>
	{
		status = STATUS_INVALID_ARGUMENT;
	}
	else 
	{
		samb11_app_resume_cb = cb;
1000f19c:	4b02      	ldr	r3, [pc, #8]	; (1000f1a8 <register_resume_callback+0x10>)
1000f19e:	6018      	str	r0, [r3, #0]
	}
}

plf_drv_status register_resume_callback(resume_callback cb)
{
	plf_drv_status status = STATUS_SUCCESS;
1000f1a0:	2000      	movs	r0, #0
1000f1a2:	e000      	b.n	1000f1a6 <register_resume_callback+0xe>
	if(cb == NULL)
	{
		status = STATUS_INVALID_ARGUMENT;
1000f1a4:	2009      	movs	r0, #9
	{
		samb11_app_resume_cb = cb;
		//*apps_resume_cb = (uint32_t)cb;
	}
	return status;
}
1000f1a6:	4770      	bx	lr
1000f1a8:	1001a68c 	.word	0x1001a68c

1000f1ac <gpio1_combined_isr_handler>:

enum port_status_code wakeup_int_unregister_callback(enum port_wakeup_source wakeup_source);
void wakeup_active_event_callback(uint32_t wakeup_source);

void gpio1_combined_isr_handler(void)
{
1000f1ac:	b530      	push	{r4, r5, lr}
	uint8_t index = 0;
	/* portint_callback_t callback; */
	uint8_t port_gpio1 = LPGPIO_16;
	uint32_t intstatus = GPIO1->INTSTATUSCLEAR.reg; /* jeffy */
1000f1ae:	4a18      	ldr	r2, [pc, #96]	; (1000f210 <gpio1_combined_isr_handler+0x64>)
1000f1b0:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000f1b2:	b29b      	uxth	r3, r3
	GPIO1->INTTYPESET.reg |= (1 << 15); /* jeffy */
1000f1b4:	8d10      	ldrh	r0, [r2, #40]	; 0x28
1000f1b6:	2180      	movs	r1, #128	; 0x80
1000f1b8:	0209      	lsls	r1, r1, #8
1000f1ba:	4301      	orrs	r1, r0
1000f1bc:	8511      	strh	r1, [r2, #40]	; 0x28
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO1->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO1->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f1be:	0010      	movs	r0, r2
1000f1c0:	4d14      	ldr	r5, [pc, #80]	; (1000f214 <gpio1_combined_isr_handler+0x68>)
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO1->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f1c2:	2401      	movs	r4, #1
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f1c4:	2200      	movs	r2, #0
	uint32_t intstatus = GPIO1->INTSTATUSCLEAR.reg; /* jeffy */
	GPIO1->INTTYPESET.reg |= (1 << 15); /* jeffy */

	do {
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f1c6:	05db      	lsls	r3, r3, #23
1000f1c8:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
1000f1ca:	d011      	beq.n	1000f1f0 <gpio1_combined_isr_handler+0x44>
			port_gpio1 = (intstatus & ~(intstatus - 1));
1000f1cc:	b2db      	uxtb	r3, r3
1000f1ce:	4259      	negs	r1, r3
1000f1d0:	400b      	ands	r3, r1
			while (!(port_gpio1 == 1)) {
1000f1d2:	2b01      	cmp	r3, #1
1000f1d4:	d006      	beq.n	1000f1e4 <gpio1_combined_isr_handler+0x38>
1000f1d6:	0011      	movs	r1, r2
				port_gpio1 = port_gpio1 >> 1;
1000f1d8:	085b      	lsrs	r3, r3, #1
				index++;
1000f1da:	3101      	adds	r1, #1
1000f1dc:	b2c9      	uxtb	r1, r1
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
			port_gpio1 = (intstatus & ~(intstatus - 1));
			while (!(port_gpio1 == 1)) {
1000f1de:	2b01      	cmp	r3, #1
1000f1e0:	d1fa      	bne.n	1000f1d8 <gpio1_combined_isr_handler+0x2c>
1000f1e2:	e000      	b.n	1000f1e6 <gpio1_combined_isr_handler+0x3a>
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f1e4:	0011      	movs	r1, r2
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO1->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f1e6:	0023      	movs	r3, r4
1000f1e8:	408b      	lsls	r3, r1
1000f1ea:	b29b      	uxth	r3, r3
1000f1ec:	8703      	strh	r3, [r0, #56]	; 0x38
1000f1ee:	e003      	b.n	1000f1f8 <gpio1_combined_isr_handler+0x4c>
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO1->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f1f0:	8f03      	ldrh	r3, [r0, #56]	; 0x38
1000f1f2:	432b      	orrs	r3, r5
1000f1f4:	b29b      	uxth	r3, r3
1000f1f6:	8703      	strh	r3, [r0, #56]	; 0x38
			/* REG_GPIO1_INTSTATUSCLEAR = REG_GPIO1_INTENSET; */
		}

		intstatus = GPIO1->INTSTATUSCLEAR.reg;
1000f1f8:	8f03      	ldrh	r3, [r0, #56]	; 0x38
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f1fa:	05db      	lsls	r3, r3, #23
1000f1fc:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
	} while (intstatus != 0);
1000f1fe:	d1e2      	bne.n	1000f1c6 <gpio1_combined_isr_handler+0x1a>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1000f200:	2180      	movs	r1, #128	; 0x80
1000f202:	0049      	lsls	r1, r1, #1
1000f204:	3381      	adds	r3, #129	; 0x81
1000f206:	33ff      	adds	r3, #255	; 0xff
1000f208:	4a03      	ldr	r2, [pc, #12]	; (1000f218 <gpio1_combined_isr_handler+0x6c>)
1000f20a:	50d1      	str	r1, [r2, r3]

	NVIC_ClearPendingIRQ(8);
}
1000f20c:	bd30      	pop	{r4, r5, pc}
1000f20e:	46c0      	nop			; (mov r8, r8)
1000f210:	40011000 	.word	0x40011000
1000f214:	ffff8000 	.word	0xffff8000
1000f218:	e000e100 	.word	0xe000e100

1000f21c <gpio0_combined_isr_handler>:

void gpio0_combined_isr_handler(void)
{
1000f21c:	b530      	push	{r4, r5, lr}
	uint8_t index = 0;
	/* portint_callback_t callback; */
	uint8_t port_gpio0 = LPGPIO_0;
	uint32_t intstatus = GPIO0->INTSTATUSCLEAR.reg; /* jeffy */
1000f21e:	4a17      	ldr	r2, [pc, #92]	; (1000f27c <gpio0_combined_isr_handler+0x60>)
1000f220:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000f222:	b29b      	uxth	r3, r3
	GPIO0->INTTYPESET.reg |= (1 << 15); /* jeffy */
1000f224:	8d10      	ldrh	r0, [r2, #40]	; 0x28
1000f226:	2180      	movs	r1, #128	; 0x80
1000f228:	0209      	lsls	r1, r1, #8
1000f22a:	4301      	orrs	r1, r0
1000f22c:	8511      	strh	r1, [r2, #40]	; 0x28
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO0->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO0->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f22e:	0010      	movs	r0, r2
1000f230:	4d13      	ldr	r5, [pc, #76]	; (1000f280 <gpio0_combined_isr_handler+0x64>)
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO0->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f232:	2401      	movs	r4, #1
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f234:	2200      	movs	r2, #0
	uint32_t intstatus = GPIO0->INTSTATUSCLEAR.reg; /* jeffy */
	GPIO0->INTTYPESET.reg |= (1 << 15); /* jeffy */

	do {
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f236:	05db      	lsls	r3, r3, #23
1000f238:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
1000f23a:	d011      	beq.n	1000f260 <gpio0_combined_isr_handler+0x44>
			port_gpio0 = (intstatus & ~(intstatus - 1));
1000f23c:	b2db      	uxtb	r3, r3
1000f23e:	4259      	negs	r1, r3
1000f240:	400b      	ands	r3, r1
			while (!(port_gpio0 == 1)) {
1000f242:	2b01      	cmp	r3, #1
1000f244:	d006      	beq.n	1000f254 <gpio0_combined_isr_handler+0x38>
1000f246:	0011      	movs	r1, r2
				port_gpio0 = port_gpio0 >> 1;
1000f248:	085b      	lsrs	r3, r3, #1
				index++;
1000f24a:	3101      	adds	r1, #1
1000f24c:	b2c9      	uxtb	r1, r1
		intstatus &= 0x1F;
		#endif
		index = 0;
		if (intstatus != 0) {
			port_gpio0 = (intstatus & ~(intstatus - 1));
			while (!(port_gpio0 == 1)) {
1000f24e:	2b01      	cmp	r3, #1
1000f250:	d1fa      	bne.n	1000f248 <gpio0_combined_isr_handler+0x2c>
1000f252:	e000      	b.n	1000f256 <gpio0_combined_isr_handler+0x3a>
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
		#else
		intstatus &= 0x1F;
		#endif
		index = 0;
1000f254:	0011      	movs	r1, r2
			/* callback = port_int_callback[index+LPGPIO_16]; */
			/* callback(); */
			/* } */
			/* CMSDK_GPIO1->INTCLEAR = (1 << index); */
			/* /REG_GPIO1_INTSTATUSCLEAR = (1 << index); */
			GPIO0->INTSTATUSCLEAR.reg = (1 << index); /* / jeffy */
1000f256:	0023      	movs	r3, r4
1000f258:	408b      	lsls	r3, r1
1000f25a:	b29b      	uxth	r3, r3
1000f25c:	8703      	strh	r3, [r0, #56]	; 0x38
1000f25e:	e003      	b.n	1000f268 <gpio0_combined_isr_handler+0x4c>
		} else {
			/* CMSDK_GPIO1->INTCLEAR = CMSDK_GPIO1->INTSTATUS; */
			GPIO0->INTSTATUSCLEAR.reg |= (1 << 15); /* jeffy */
1000f260:	8f03      	ldrh	r3, [r0, #56]	; 0x38
1000f262:	432b      	orrs	r3, r5
1000f264:	b29b      	uxth	r3, r3
1000f266:	8703      	strh	r3, [r0, #56]	; 0x38
			/* REG_GPIO1_INTSTATUSCLEAR = REG_GPIO1_INTENSET; */
		}

		intstatus = GPIO0->INTSTATUSCLEAR.reg;
1000f268:	8f03      	ldrh	r3, [r0, #56]	; 0x38
		#ifdef CHIPVERSION_B0
		intstatus &= 0x1FF;
1000f26a:	05db      	lsls	r3, r3, #23
1000f26c:	0ddb      	lsrs	r3, r3, #23
		#else
		intstatus &= 0x1F;
		#endif
	} while (intstatus != 0);
1000f26e:	d1e2      	bne.n	1000f236 <gpio0_combined_isr_handler+0x1a>
1000f270:	2180      	movs	r1, #128	; 0x80
1000f272:	3381      	adds	r3, #129	; 0x81
1000f274:	33ff      	adds	r3, #255	; 0xff
1000f276:	4a03      	ldr	r2, [pc, #12]	; (1000f284 <gpio0_combined_isr_handler+0x68>)
1000f278:	50d1      	str	r1, [r2, r3]

	NVIC_ClearPendingIRQ(7);
}
1000f27a:	bd30      	pop	{r4, r5, pc}
1000f27c:	40010000 	.word	0x40010000
1000f280:	ffff8000 	.word	0xffff8000
1000f284:	e000e100 	.word	0xe000e100

1000f288 <PORT1_COMB_Handler>:

#ifdef CHIPVERSION_B0
void PORT1_COMB_Handler(void)
{
1000f288:	b510      	push	{r4, lr}
	/* if(CMSDK_GPIO1->INTSTATUS & ((1<<15) | (1<<14) | (1<<13))) { */
	if (GPIO1->INTSTATUSCLEAR.reg & ((1 << 15) | (1 << 14) | (1 << 13))) {
1000f28a:	4b0c      	ldr	r3, [pc, #48]	; (1000f2bc <PORT1_COMB_Handler+0x34>)
1000f28c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
1000f28e:	0b5b      	lsrs	r3, r3, #13
1000f290:	d010      	beq.n	1000f2b4 <PORT1_COMB_Handler+0x2c>
		handle_ext_wakeup_isr();
1000f292:	4b0b      	ldr	r3, [pc, #44]	; (1000f2c0 <PORT1_COMB_Handler+0x38>)
1000f294:	681b      	ldr	r3, [r3, #0]
1000f296:	4798      	blx	r3

		/* clear specific int pin status that caused the Interrupt */
		/* CMSDK_GPIO1->INTCLEAR |= CMSDK_GPIO1->INTSTATUS & ((1<<15) | (1<<14) | (1<<13)); */
		GPIO1->INTSTATUSCLEAR.reg |= GPIO1->INTSTATUSCLEAR.reg & ((1 << 15) | (1 << 14) | (1 << 13));
1000f298:	4a08      	ldr	r2, [pc, #32]	; (1000f2bc <PORT1_COMB_Handler+0x34>)
1000f29a:	8f13      	ldrh	r3, [r2, #56]	; 0x38
1000f29c:	8f11      	ldrh	r1, [r2, #56]	; 0x38
1000f29e:	0b5b      	lsrs	r3, r3, #13
1000f2a0:	035b      	lsls	r3, r3, #13
1000f2a2:	430b      	orrs	r3, r1
1000f2a4:	8713      	strh	r3, [r2, #56]	; 0x38
1000f2a6:	2180      	movs	r1, #128	; 0x80
1000f2a8:	0049      	lsls	r1, r1, #1
1000f2aa:	23c0      	movs	r3, #192	; 0xc0
1000f2ac:	005b      	lsls	r3, r3, #1
1000f2ae:	4a05      	ldr	r2, [pc, #20]	; (1000f2c4 <PORT1_COMB_Handler+0x3c>)
1000f2b0:	50d1      	str	r1, [r2, r3]
1000f2b2:	e001      	b.n	1000f2b8 <PORT1_COMB_Handler+0x30>
		/* NVIC_ClearPendingIRQ(PORT1_COMB_IRQn); */
		NVIC_ClearPendingIRQ(8);
	} else {
		gpio1_combined_isr_handler();
1000f2b4:	4b04      	ldr	r3, [pc, #16]	; (1000f2c8 <PORT1_COMB_Handler+0x40>)
1000f2b6:	4798      	blx	r3
	}
}
1000f2b8:	bd10      	pop	{r4, pc}
1000f2ba:	46c0      	nop			; (mov r8, r8)
1000f2bc:	40011000 	.word	0x40011000
1000f2c0:	1001a684 	.word	0x1001a684
1000f2c4:	e000e100 	.word	0xe000e100
1000f2c8:	1000f1ad 	.word	0x1000f1ad

1000f2cc <wakeup_int_unregister_callback>:
	{
		wakeup_source_callback[wakeup_source] = 0;
	}
	else 
	{
		status = PORT_STATUS_ERR_INVALID_ARG;
1000f2cc:	2303      	movs	r3, #3
#endif  /* CHIPVERSION_B0 */

enum port_status_code wakeup_int_unregister_callback(enum port_wakeup_source wakeup_source)
{
	enum port_status_code status = PORT_STATUS_OK;
	if(	(wakeup_source == PORT_WAKEUP_SOURCE_AON_GPIO_0) || 
1000f2ce:	2802      	cmp	r0, #2
1000f2d0:	d804      	bhi.n	1000f2dc <wakeup_int_unregister_callback+0x10>
		(wakeup_source == PORT_WAKEUP_SOURCE_AON_GPIO_1) || 
		(wakeup_source == PORT_WAKEUP_SOURCE_AON_GPIO_2) ) 
	{
		wakeup_source_callback[wakeup_source] = 0;
1000f2d2:	0080      	lsls	r0, r0, #2
1000f2d4:	2200      	movs	r2, #0
1000f2d6:	4b02      	ldr	r3, [pc, #8]	; (1000f2e0 <wakeup_int_unregister_callback+0x14>)
1000f2d8:	50c2      	str	r2, [r0, r3]

#endif  /* CHIPVERSION_B0 */

enum port_status_code wakeup_int_unregister_callback(enum port_wakeup_source wakeup_source)
{
	enum port_status_code status = PORT_STATUS_OK;
1000f2da:	2300      	movs	r3, #0
	else 
	{
		status = PORT_STATUS_ERR_INVALID_ARG;
	}
	return status;
}
1000f2dc:	0018      	movs	r0, r3
1000f2de:	4770      	bx	lr
1000f2e0:	1001a69c 	.word	0x1001a69c

1000f2e4 <wakeup_active_event_callback>:

void wakeup_active_event_callback(uint32_t wakeup_source)
{
1000f2e4:	b510      	push	{r4, lr}
1000f2e6:	0004      	movs	r4, r0
	portint_callback_t callback;
	uint32_t *pu32WakeSource = (uint32_t *)wakeup_source;
	if((*pu32WakeSource & 0xFF) == 1)
1000f2e8:	7803      	ldrb	r3, [r0, #0]
1000f2ea:	2b01      	cmp	r3, #1
1000f2ec:	d108      	bne.n	1000f300 <wakeup_active_event_callback+0x1c>
	{
		if(wakeup_source_callback[0] != NULL) {
1000f2ee:	4b11      	ldr	r3, [pc, #68]	; (1000f334 <wakeup_active_event_callback+0x50>)
1000f2f0:	681b      	ldr	r3, [r3, #0]
1000f2f2:	2b00      	cmp	r3, #0
1000f2f4:	d000      	beq.n	1000f2f8 <wakeup_active_event_callback+0x14>
			callback = wakeup_source_callback[0];
			callback();
1000f2f6:	4798      	blx	r3
		}
		*pu32WakeSource &= ~(0xFF);
1000f2f8:	23ff      	movs	r3, #255	; 0xff
1000f2fa:	6822      	ldr	r2, [r4, #0]
1000f2fc:	439a      	bics	r2, r3
1000f2fe:	6022      	str	r2, [r4, #0]
	}
	if(((*pu32WakeSource >> 8) & 0xFF) == 1)
1000f300:	7863      	ldrb	r3, [r4, #1]
1000f302:	2b01      	cmp	r3, #1
1000f304:	d108      	bne.n	1000f318 <wakeup_active_event_callback+0x34>
	{
		if(wakeup_source_callback[1] != NULL) {
1000f306:	4b0b      	ldr	r3, [pc, #44]	; (1000f334 <wakeup_active_event_callback+0x50>)
1000f308:	685b      	ldr	r3, [r3, #4]
1000f30a:	2b00      	cmp	r3, #0
1000f30c:	d000      	beq.n	1000f310 <wakeup_active_event_callback+0x2c>
			callback = wakeup_source_callback[1];
			callback();
1000f30e:	4798      	blx	r3
		}
		*pu32WakeSource &= ~(0xFF << 8);
1000f310:	4b09      	ldr	r3, [pc, #36]	; (1000f338 <wakeup_active_event_callback+0x54>)
1000f312:	6822      	ldr	r2, [r4, #0]
1000f314:	4013      	ands	r3, r2
1000f316:	6023      	str	r3, [r4, #0]
	}
	if(((*pu32WakeSource >> 16) & 0xFF) == 1)
1000f318:	78a3      	ldrb	r3, [r4, #2]
1000f31a:	2b01      	cmp	r3, #1
1000f31c:	d108      	bne.n	1000f330 <wakeup_active_event_callback+0x4c>
	{
		if(wakeup_source_callback[2] != NULL) {
1000f31e:	4b05      	ldr	r3, [pc, #20]	; (1000f334 <wakeup_active_event_callback+0x50>)
1000f320:	689b      	ldr	r3, [r3, #8]
1000f322:	2b00      	cmp	r3, #0
1000f324:	d000      	beq.n	1000f328 <wakeup_active_event_callback+0x44>
			callback = wakeup_source_callback[2];
			callback();
1000f326:	4798      	blx	r3
		}
		*pu32WakeSource &= ~(0xFF << 16);
1000f328:	4b04      	ldr	r3, [pc, #16]	; (1000f33c <wakeup_active_event_callback+0x58>)
1000f32a:	6822      	ldr	r2, [r4, #0]
1000f32c:	4013      	ands	r3, r2
1000f32e:	6023      	str	r3, [r4, #0]
	}
}
1000f330:	bd10      	pop	{r4, pc}
1000f332:	46c0      	nop			; (mov r8, r8)
1000f334:	1001a69c 	.word	0x1001a69c
1000f338:	ffff00ff 	.word	0xffff00ff
1000f33c:	ff00ffff 	.word	0xff00ffff

1000f340 <sms_plf_event_cb>:
    //gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, true);
}

static void sms_plf_event_cb(void)
{
    sms_current_interrupt.int_on = true;
1000f340:	2201      	movs	r2, #1
1000f342:	4b01      	ldr	r3, [pc, #4]	; (1000f348 <sms_plf_event_cb+0x8>)
1000f344:	705a      	strb	r2, [r3, #1]
}
1000f346:	4770      	bx	lr
1000f348:	100199f4 	.word	0x100199f4

1000f34c <resume_cb>:
    sms_ble_send_cnt = 0;
}


static void resume_cb(void)
{
1000f34c:	b510      	push	{r4, lr}
    init_port_list(); // re-initialize all ports
1000f34e:	4b0a      	ldr	r3, [pc, #40]	; (1000f378 <resume_cb+0x2c>)
1000f350:	4798      	blx	r3
    serial_console_init(); // GPIO (UART) for the console
1000f352:	4b0a      	ldr	r3, [pc, #40]	; (1000f37c <resume_cb+0x30>)
1000f354:	4798      	blx	r3
    sms_dualtimer_init();
1000f356:	4b0a      	ldr	r3, [pc, #40]	; (1000f380 <resume_cb+0x34>)
1000f358:	4798      	blx	r3
    delay_init();
1000f35a:	4b0a      	ldr	r3, [pc, #40]	; (1000f384 <resume_cb+0x38>)
1000f35c:	4798      	blx	r3
    sms_button_configure_gpio(); // GPIO (AO_0 & AO_1) for the buttons
1000f35e:	4b0a      	ldr	r3, [pc, #40]	; (1000f388 <resume_cb+0x3c>)
1000f360:	4798      	blx	r3
    sms_led_gpio_init();
1000f362:	4b0a      	ldr	r3, [pc, #40]	; (1000f38c <resume_cb+0x40>)
1000f364:	4798      	blx	r3
    sms_spi_master_configure();
1000f366:	4b0a      	ldr	r3, [pc, #40]	; (1000f390 <resume_cb+0x44>)
1000f368:	4798      	blx	r3
    sms_i2c_master_configure();
1000f36a:	4b0a      	ldr	r3, [pc, #40]	; (1000f394 <resume_cb+0x48>)
1000f36c:	4798      	blx	r3
    sms_mpu_configure_gpio();
1000f36e:	4b0a      	ldr	r3, [pc, #40]	; (1000f398 <resume_cb+0x4c>)
1000f370:	4798      	blx	r3
    sms_monitor_configure_gpio();
1000f372:	4b0a      	ldr	r3, [pc, #40]	; (1000f39c <resume_cb+0x50>)
1000f374:	4798      	blx	r3
    //gpio_pin_set_output_level(SMS_PRESSURE_VCC_PIN, true);
}
1000f376:	bd10      	pop	{r4, pc}
1000f378:	1000eb8d 	.word	0x1000eb8d
1000f37c:	1000e8f5 	.word	0x1000e8f5
1000f380:	1000b01d 	.word	0x1000b01d
1000f384:	100080e9 	.word	0x100080e9
1000f388:	1000a15d 	.word	0x1000a15d
1000f38c:	1000aa01 	.word	0x1000aa01
1000f390:	1000aed9 	.word	0x1000aed9
1000f394:	1000a6f9 	.word	0x1000a6f9
1000f398:	1000a885 	.word	0x1000a885
1000f39c:	1000a585 	.word	0x1000a585

1000f3a0 <sms_init_variables>:
 */
/*- Includes ---------------------------------------------------------------*/
#include "sms_peripheral1.h"

void sms_init_variables(void)
{
1000f3a0:	b510      	push	{r4, lr}
    // states
    ble_current_state = BLE_STATE_POWEROFF;
1000f3a2:	2300      	movs	r3, #0
1000f3a4:	4a10      	ldr	r2, [pc, #64]	; (1000f3e8 <sms_init_variables+0x48>)
1000f3a6:	7013      	strb	r3, [r2, #0]
    button_instance.current_state = BUTTON_STATE_NONE;
1000f3a8:	4a10      	ldr	r2, [pc, #64]	; (1000f3ec <sms_init_variables+0x4c>)
1000f3aa:	7053      	strb	r3, [r2, #1]
    pressure_device.ms58_device.current_state = MS58_STATE_NONE;
1000f3ac:	4810      	ldr	r0, [pc, #64]	; (1000f3f0 <sms_init_variables+0x50>)
1000f3ae:	2225      	movs	r2, #37	; 0x25
1000f3b0:	5483      	strb	r3, [r0, r2]
    timer1_current_mode = TIMER1_MODE_NONE;
1000f3b2:	4a10      	ldr	r2, [pc, #64]	; (1000f3f4 <sms_init_variables+0x54>)
1000f3b4:	7013      	strb	r3, [r2, #0]
    timer2_current_mode = TIMER2_MODE_NONE;
1000f3b6:	4a10      	ldr	r2, [pc, #64]	; (1000f3f8 <sms_init_variables+0x58>)
1000f3b8:	7013      	strb	r3, [r2, #0]
    sms_working_mode = SMS_MODE_BUTTON_SOLO;
1000f3ba:	2101      	movs	r1, #1
1000f3bc:	4a0f      	ldr	r2, [pc, #60]	; (1000f3fc <sms_init_variables+0x5c>)
1000f3be:	7011      	strb	r1, [r2, #0]
    
    // button
    btn0_instance.id = SMS_BTN_0;
1000f3c0:	4a0f      	ldr	r2, [pc, #60]	; (1000f400 <sms_init_variables+0x60>)
1000f3c2:	7013      	strb	r3, [r2, #0]
    btn0_instance.gpio_pin = SMS_BTN_0_PIN;
1000f3c4:	241f      	movs	r4, #31
1000f3c6:	7054      	strb	r4, [r2, #1]
    btn0_instance.int_enabled = true;
1000f3c8:	7091      	strb	r1, [r2, #2]
    btn0_instance.char_value = 0;
1000f3ca:	70d3      	strb	r3, [r2, #3]
    
    pressure_device.state = PRESSURE_STATE_OFF;
1000f3cc:	2228      	movs	r2, #40	; 0x28
1000f3ce:	5483      	strb	r3, [r0, r2]
    ulp_ready = false;
1000f3d0:	4a0c      	ldr	r2, [pc, #48]	; (1000f404 <sms_init_variables+0x64>)
1000f3d2:	7013      	strb	r3, [r2, #0]
    
    
    btn1_instance.id = SMS_BTN_1;
1000f3d4:	4a0c      	ldr	r2, [pc, #48]	; (1000f408 <sms_init_variables+0x68>)
1000f3d6:	7011      	strb	r1, [r2, #0]
    btn1_instance.gpio_pin = SMS_BTN_1_PIN;
1000f3d8:	201d      	movs	r0, #29
1000f3da:	7050      	strb	r0, [r2, #1]
    btn1_instance.int_enabled = true;
1000f3dc:	7091      	strb	r1, [r2, #2]
    btn1_instance.char_value = 0;
1000f3de:	70d3      	strb	r3, [r2, #3]
    
    sms_ble_send_cnt = 0;
1000f3e0:	4a0a      	ldr	r2, [pc, #40]	; (1000f40c <sms_init_variables+0x6c>)
1000f3e2:	8013      	strh	r3, [r2, #0]
}
1000f3e4:	bd10      	pop	{r4, pc}
1000f3e6:	46c0      	nop			; (mov r8, r8)
1000f3e8:	10019a0c 	.word	0x10019a0c
1000f3ec:	100198fc 	.word	0x100198fc
1000f3f0:	10019970 	.word	0x10019970
1000f3f4:	10019874 	.word	0x10019874
1000f3f8:	10019a0d 	.word	0x10019a0d
1000f3fc:	100198f4 	.word	0x100198f4
1000f400:	10019870 	.word	0x10019870
1000f404:	100198f5 	.word	0x100198f5
1000f408:	100198f8 	.word	0x100198f8
1000f40c:	10019a28 	.word	0x10019a28

1000f410 <main>:
    sms_current_interrupt.int_on = true;
}


int main(void)
{
1000f410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    int res;
    
    /* Define current BLE state
     * ------------------------ */
    ble_current_state = BLE_STATE_STARTING;
1000f412:	2210      	movs	r2, #16
1000f414:	4bac      	ldr	r3, [pc, #688]	; (1000f6c8 <main+0x2b8>)
1000f416:	701a      	strb	r2, [r3, #0]
    
    /* Initialize platform
     * ------------------- */
	platform_driver_init();
1000f418:	4bac      	ldr	r3, [pc, #688]	; (1000f6cc <main+0x2bc>)
1000f41a:	4798      	blx	r3
	gpio_init(); // GPIO
1000f41c:	4bac      	ldr	r3, [pc, #688]	; (1000f6d0 <main+0x2c0>)
1000f41e:	4798      	blx	r3
	serial_console_init(); // serial console for debugging
1000f420:	4bac      	ldr	r3, [pc, #688]	; (1000f6d4 <main+0x2c4>)
1000f422:	4798      	blx	r3
    
    /* Disable ULP
     * ----------- */
	acquire_sleep_lock();
1000f424:	4bac      	ldr	r3, [pc, #688]	; (1000f6d8 <main+0x2c8>)
1000f426:	4798      	blx	r3
    

    /* Initialize SMS flags
     * -------------------- */
    sms_init_variables();
1000f428:	4bac      	ldr	r3, [pc, #688]	; (1000f6dc <main+0x2cc>)
1000f42a:	4798      	blx	r3
    
    
    /* Initialize hardware components
     * ------------------------------ */
    // Dualtimer
    sms_dualtimer_init();
1000f42c:	4bac      	ldr	r3, [pc, #688]	; (1000f6e0 <main+0x2d0>)
1000f42e:	4798      	blx	r3
	
    // Blocking delay (hacked from other SAM platforms)
    delay_init();
1000f430:	4bac      	ldr	r3, [pc, #688]	; (1000f6e4 <main+0x2d4>)
1000f432:	4798      	blx	r3

	// Buttons
    sms_button_configure_gpio();
1000f434:	4bac      	ldr	r3, [pc, #688]	; (1000f6e8 <main+0x2d8>)
1000f436:	4798      	blx	r3
    
    // LED
    sms_led_gpio_init();
1000f438:	4bac      	ldr	r3, [pc, #688]	; (1000f6ec <main+0x2dc>)
1000f43a:	4798      	blx	r3
    
    // I2C
    sms_i2c_master_configure();
1000f43c:	4bac      	ldr	r3, [pc, #688]	; (1000f6f0 <main+0x2e0>)
1000f43e:	4798      	blx	r3
    
    // SPI
    sms_spi_master_configure();
1000f440:	4bac      	ldr	r3, [pc, #688]	; (1000f6f4 <main+0x2e4>)
1000f442:	4798      	blx	r3
    
    // MPU
    sms_mpu_configure_gpio();
1000f444:	4bac      	ldr	r3, [pc, #688]	; (1000f6f8 <main+0x2e8>)
1000f446:	4798      	blx	r3
    
    // MS58
    pressure_device.ms58_device.current_state = MS58_STATE_NONE;
1000f448:	2100      	movs	r1, #0
1000f44a:	2325      	movs	r3, #37	; 0x25
1000f44c:	4aab      	ldr	r2, [pc, #684]	; (1000f6fc <main+0x2ec>)
1000f44e:	54d1      	strb	r1, [r2, r3]
    //ms58_device.reset_done = false;
    //ms58_device.init_ok = false;
    
    sms_monitor_configure_gpio();
1000f450:	4bab      	ldr	r3, [pc, #684]	; (1000f700 <main+0x2f0>)
1000f452:	4798      	blx	r3
    
    /* Initialize the BLE module
     * ------------------------- */
	ble_device_init(NULL); // initialize the BLE chip and set the device address 
1000f454:	2000      	movs	r0, #0
1000f456:	4bab      	ldr	r3, [pc, #684]	; (1000f704 <main+0x2f4>)
1000f458:	4798      	blx	r3
	
    
    /* Define BLE services
     * ------------------- */
    sms_button_define_services();
1000f45a:	4bab      	ldr	r3, [pc, #684]	; (1000f708 <main+0x2f8>)
1000f45c:	4798      	blx	r3
    sms_pressure_define_services();
1000f45e:	4bab      	ldr	r3, [pc, #684]	; (1000f70c <main+0x2fc>)
1000f460:	4798      	blx	r3
    
    
    /* Register callbacks
     * ------------------ */
    // Recovering from ULP
    register_resume_callback(resume_cb); // register resume callback
1000f462:	48ab      	ldr	r0, [pc, #684]	; (1000f710 <main+0x300>)
1000f464:	4bab      	ldr	r3, [pc, #684]	; (1000f714 <main+0x304>)
1000f466:	4798      	blx	r3

    // Dualtimer (AON timer enables on registration... so do it later)    
    sms_dualtimer_register_callback(DUALTIMER_TIMER1, sms_dualtimer1_cb); // button pressing timer
1000f468:	49ab      	ldr	r1, [pc, #684]	; (1000f718 <main+0x308>)
1000f46a:	2000      	movs	r0, #0
1000f46c:	4cab      	ldr	r4, [pc, #684]	; (1000f71c <main+0x30c>)
1000f46e:	47a0      	blx	r4
    sms_dualtimer_register_callback(DUALTIMER_TIMER2, sms_dualtimer2_cb); // LED blinking timer
1000f470:	49ab      	ldr	r1, [pc, #684]	; (1000f720 <main+0x310>)
1000f472:	2001      	movs	r0, #1
1000f474:	47a0      	blx	r4

    // Buttons
    sms_button_register_callbacks();
1000f476:	4bab      	ldr	r3, [pc, #684]	; (1000f724 <main+0x314>)
1000f478:	4798      	blx	r3
    
    // MPU
    sms_mpu_register_callbacks();
1000f47a:	4bab      	ldr	r3, [pc, #684]	; (1000f728 <main+0x318>)
1000f47c:	4798      	blx	r3

    // BLE
    ble_mgr_events_callback_handler(REGISTER_CALL_BACK, BLE_GAP_EVENT_TYPE, sms_ble_gap_cb);
1000f47e:	4aab      	ldr	r2, [pc, #684]	; (1000f72c <main+0x31c>)
1000f480:	2100      	movs	r1, #0
1000f482:	2000      	movs	r0, #0
1000f484:	4caa      	ldr	r4, [pc, #680]	; (1000f730 <main+0x320>)
1000f486:	47a0      	blx	r4
    ble_mgr_events_callback_handler(REGISTER_CALL_BACK, BLE_GATT_SERVER_EVENT_TYPE, sms_ble_gatt_server_cb);
1000f488:	4aaa      	ldr	r2, [pc, #680]	; (1000f734 <main+0x324>)
1000f48a:	2102      	movs	r1, #2
1000f48c:	2000      	movs	r0, #0
1000f48e:	47a0      	blx	r4
    register_ble_user_event_cb(sms_plf_event_cb);
1000f490:	48a9      	ldr	r0, [pc, #676]	; (1000f738 <main+0x328>)
1000f492:	4baa      	ldr	r3, [pc, #680]	; (1000f73c <main+0x32c>)
1000f494:	4798      	blx	r3

    //ble_set_ulp_mode(BLE_ULP_MODE_SET);
    
    /* Enable buttons interrupts
     * ------------------------- */
    sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
1000f496:	2100      	movs	r1, #0
1000f498:	2000      	movs	r0, #0
1000f49a:	4ba9      	ldr	r3, [pc, #676]	; (1000f740 <main+0x330>)
1000f49c:	4798      	blx	r3
    //register int n21 asm("sp");
    //register int n22 asm("lr");
    //register int n23 asm("r15");
    //DBG_LOG("at post-init: sp 0x%x, lr 0x%x", n21, n22);
    
    res = sms_mpu_initialize();
1000f49e:	4ba9      	ldr	r3, [pc, #676]	; (1000f744 <main+0x334>)
1000f4a0:	4798      	blx	r3
    if(res) {
1000f4a2:	2800      	cmp	r0, #0
1000f4a4:	d006      	beq.n	1000f4b4 <main+0xa4>
        DBG_LOG("Could not initialize MPU!");
1000f4a6:	48a8      	ldr	r0, [pc, #672]	; (1000f748 <main+0x338>)
1000f4a8:	4ba8      	ldr	r3, [pc, #672]	; (1000f74c <main+0x33c>)
1000f4aa:	4798      	blx	r3
1000f4ac:	48a8      	ldr	r0, [pc, #672]	; (1000f750 <main+0x340>)
1000f4ae:	4ba9      	ldr	r3, [pc, #676]	; (1000f754 <main+0x344>)
1000f4b0:	4798      	blx	r3
1000f4b2:	e7fe      	b.n	1000f4b2 <main+0xa2>
        while(1) {}
    }
    sms_sensors_interrupt_toggle(true, false);
1000f4b4:	2100      	movs	r1, #0
1000f4b6:	2001      	movs	r0, #1
1000f4b8:	4ba7      	ldr	r3, [pc, #668]	; (1000f758 <main+0x348>)
1000f4ba:	4798      	blx	r3

    
	while(true)
	{
		/* BLE Event task */
		ble_event_task(BLE_EVENT_TIMEOUT);
1000f4bc:	4da7      	ldr	r5, [pc, #668]	; (1000f75c <main+0x34c>)
		
		/* Write application task */
        if(sms_current_interrupt.int_on)
1000f4be:	4ca8      	ldr	r4, [pc, #672]	; (1000f760 <main+0x350>)
        {
            if(ulp_active) {
1000f4c0:	4ea8      	ldr	r6, [pc, #672]	; (1000f764 <main+0x354>)

    
	while(true)
	{
		/* BLE Event task */
		ble_event_task(BLE_EVENT_TIMEOUT);
1000f4c2:	2001      	movs	r0, #1
1000f4c4:	4240      	negs	r0, r0
1000f4c6:	47a8      	blx	r5
		
		/* Write application task */
        if(sms_current_interrupt.int_on)
1000f4c8:	7863      	ldrb	r3, [r4, #1]
1000f4ca:	2b00      	cmp	r3, #0
1000f4cc:	d100      	bne.n	1000f4d0 <main+0xc0>
1000f4ce:	e0e7      	b.n	1000f6a0 <main+0x290>
        {
            if(ulp_active) {
1000f4d0:	7833      	ldrb	r3, [r6, #0]
1000f4d2:	2b00      	cmp	r3, #0
1000f4d4:	d009      	beq.n	1000f4ea <main+0xda>
                DBG_LOG_DEV("[main]\t\t\t\tWaking up...");
1000f4d6:	489c      	ldr	r0, [pc, #624]	; (1000f748 <main+0x338>)
1000f4d8:	4b9c      	ldr	r3, [pc, #624]	; (1000f74c <main+0x33c>)
1000f4da:	4798      	blx	r3
1000f4dc:	48a2      	ldr	r0, [pc, #648]	; (1000f768 <main+0x358>)
1000f4de:	4f9d      	ldr	r7, [pc, #628]	; (1000f754 <main+0x344>)
1000f4e0:	47b8      	blx	r7
                acquire_sleep_lock();
1000f4e2:	4b7d      	ldr	r3, [pc, #500]	; (1000f6d8 <main+0x2c8>)
1000f4e4:	4798      	blx	r3
                DBG_LOG_CONT_DEV(" done!");
1000f4e6:	48a1      	ldr	r0, [pc, #644]	; (1000f76c <main+0x35c>)
1000f4e8:	47b8      	blx	r7
            }                
            //ulp_ready = false;
            DBG_LOG_DEV("[main]\t\t\t\tDisabling button int...");
1000f4ea:	4897      	ldr	r0, [pc, #604]	; (1000f748 <main+0x338>)
1000f4ec:	4b97      	ldr	r3, [pc, #604]	; (1000f74c <main+0x33c>)
1000f4ee:	4798      	blx	r3
1000f4f0:	489f      	ldr	r0, [pc, #636]	; (1000f770 <main+0x360>)
1000f4f2:	4f98      	ldr	r7, [pc, #608]	; (1000f754 <main+0x344>)
1000f4f4:	47b8      	blx	r7
            sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
1000f4f6:	2101      	movs	r1, #1
1000f4f8:	2001      	movs	r0, #1
1000f4fa:	4b91      	ldr	r3, [pc, #580]	; (1000f740 <main+0x330>)
1000f4fc:	4798      	blx	r3
            DBG_LOG_CONT_DEV(" done!");
1000f4fe:	489b      	ldr	r0, [pc, #620]	; (1000f76c <main+0x35c>)
1000f500:	47b8      	blx	r7
            //psp = __get_PSP();
            //msp = __get_MSP();
            //printf("\r\n\@ main: psp 0x%lx, msp 0x%lx", psp, msp);
            switch(sms_current_interrupt.source)
1000f502:	4b97      	ldr	r3, [pc, #604]	; (1000f760 <main+0x350>)
1000f504:	781b      	ldrb	r3, [r3, #0]
1000f506:	b2db      	uxtb	r3, r3
1000f508:	2b06      	cmp	r3, #6
1000f50a:	d900      	bls.n	1000f50e <main+0xfe>
1000f50c:	e0b2      	b.n	1000f674 <main+0x264>
1000f50e:	009b      	lsls	r3, r3, #2
1000f510:	4a98      	ldr	r2, [pc, #608]	; (1000f774 <main+0x364>)
1000f512:	58d3      	ldr	r3, [r2, r3]
1000f514:	469f      	mov	pc, r3
            {
                case INT_NONE:
                //sms_monitor_states("NONE");
                DBG_LOG_DEV("\n\r...NO SOURCE!!");
1000f516:	488c      	ldr	r0, [pc, #560]	; (1000f748 <main+0x338>)
1000f518:	4b8c      	ldr	r3, [pc, #560]	; (1000f74c <main+0x33c>)
1000f51a:	4798      	blx	r3
1000f51c:	4896      	ldr	r0, [pc, #600]	; (1000f778 <main+0x368>)
1000f51e:	4b8d      	ldr	r3, [pc, #564]	; (1000f754 <main+0x344>)
1000f520:	4798      	blx	r3
                //if(ulp_ready) {
                    //DBG_LOG_DEV("[main]\t\t\tULP...");
                    //release_sleep_lock();
                //}
                //if((timer1_current_mode == TIMER1_MODE_NONE) && (timer2_current_mode == TIMER2_MODE_NONE)) release_sleep_lock();
                break;
1000f522:	e0ad      	b.n	1000f680 <main+0x270>
                
                case INT_BTN0:
                //sms_monitor_states("INT_BTN0");
                DBG_LOG_DEV("\n\r...BTN0");
1000f524:	4888      	ldr	r0, [pc, #544]	; (1000f748 <main+0x338>)
1000f526:	4b89      	ldr	r3, [pc, #548]	; (1000f74c <main+0x33c>)
1000f528:	4798      	blx	r3
1000f52a:	4894      	ldr	r0, [pc, #592]	; (1000f77c <main+0x36c>)
1000f52c:	4b89      	ldr	r3, [pc, #548]	; (1000f754 <main+0x344>)
1000f52e:	4798      	blx	r3
                if((sms_working_mode == SMS_MODE_BUTTON_MPU) || (sms_working_mode == SMS_MODE_COMPLETE) || (sms_working_mode == SMS_MODE_BUTTON_SOLO) || (sms_working_mode == SMS_MODE_BUTTON_PRESSURE)) {
1000f530:	4b93      	ldr	r3, [pc, #588]	; (1000f780 <main+0x370>)
1000f532:	781b      	ldrb	r3, [r3, #0]
1000f534:	2b04      	cmp	r3, #4
1000f536:	d00c      	beq.n	1000f552 <main+0x142>
1000f538:	4b91      	ldr	r3, [pc, #580]	; (1000f780 <main+0x370>)
1000f53a:	781b      	ldrb	r3, [r3, #0]
1000f53c:	2b07      	cmp	r3, #7
1000f53e:	d008      	beq.n	1000f552 <main+0x142>
1000f540:	4b8f      	ldr	r3, [pc, #572]	; (1000f780 <main+0x370>)
1000f542:	781b      	ldrb	r3, [r3, #0]
1000f544:	2b01      	cmp	r3, #1
1000f546:	d004      	beq.n	1000f552 <main+0x142>
1000f548:	4b8d      	ldr	r3, [pc, #564]	; (1000f780 <main+0x370>)
1000f54a:	781b      	ldrb	r3, [r3, #0]
1000f54c:	2b05      	cmp	r3, #5
1000f54e:	d000      	beq.n	1000f552 <main+0x142>
1000f550:	e096      	b.n	1000f680 <main+0x270>
                        //DBG_LOG_DEV("[main]\t\t\t\tDisabling sensor int...");
                        //sms_sensors_toggle_interrupt(SMS_EXTINT_DISABLE);
                        //DBG_LOG_CONT_DEV(" done!");
                    //}                        
                    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
                    if(sms_button_fn(SMS_BTN_0) < 0) {
1000f552:	2000      	movs	r0, #0
1000f554:	4b8b      	ldr	r3, [pc, #556]	; (1000f784 <main+0x374>)
1000f556:	4798      	blx	r3
1000f558:	2800      	cmp	r0, #0
1000f55a:	db00      	blt.n	1000f55e <main+0x14e>
1000f55c:	e090      	b.n	1000f680 <main+0x270>
                        DBG_LOG("[main]\t\t\t\tError in sms_button_fn()!");
1000f55e:	487a      	ldr	r0, [pc, #488]	; (1000f748 <main+0x338>)
1000f560:	4b7a      	ldr	r3, [pc, #488]	; (1000f74c <main+0x33c>)
1000f562:	4798      	blx	r3
1000f564:	4888      	ldr	r0, [pc, #544]	; (1000f788 <main+0x378>)
1000f566:	4b7b      	ldr	r3, [pc, #492]	; (1000f754 <main+0x344>)
1000f568:	4798      	blx	r3
1000f56a:	e089      	b.n	1000f680 <main+0x270>
                }                    
                break;
                
                case INT_BTN1:
                //sms_monitor_states("INT_BTN1");
                DBG_LOG_DEV("\n\r...BTN1");
1000f56c:	4876      	ldr	r0, [pc, #472]	; (1000f748 <main+0x338>)
1000f56e:	4b77      	ldr	r3, [pc, #476]	; (1000f74c <main+0x33c>)
1000f570:	4798      	blx	r3
1000f572:	4886      	ldr	r0, [pc, #536]	; (1000f78c <main+0x37c>)
1000f574:	4b77      	ldr	r3, [pc, #476]	; (1000f754 <main+0x344>)
1000f576:	4798      	blx	r3
                if((sms_working_mode == SMS_MODE_BUTTON_MPU) || (sms_working_mode == SMS_MODE_COMPLETE) || (sms_working_mode == SMS_MODE_BUTTON_SOLO) || (sms_working_mode == SMS_MODE_BUTTON_PRESSURE)) {
1000f578:	4b81      	ldr	r3, [pc, #516]	; (1000f780 <main+0x370>)
1000f57a:	781b      	ldrb	r3, [r3, #0]
1000f57c:	2b04      	cmp	r3, #4
1000f57e:	d00b      	beq.n	1000f598 <main+0x188>
1000f580:	4b7f      	ldr	r3, [pc, #508]	; (1000f780 <main+0x370>)
1000f582:	781b      	ldrb	r3, [r3, #0]
1000f584:	2b07      	cmp	r3, #7
1000f586:	d007      	beq.n	1000f598 <main+0x188>
1000f588:	4b7d      	ldr	r3, [pc, #500]	; (1000f780 <main+0x370>)
1000f58a:	781b      	ldrb	r3, [r3, #0]
1000f58c:	2b01      	cmp	r3, #1
1000f58e:	d003      	beq.n	1000f598 <main+0x188>
1000f590:	4b7b      	ldr	r3, [pc, #492]	; (1000f780 <main+0x370>)
1000f592:	781b      	ldrb	r3, [r3, #0]
1000f594:	2b05      	cmp	r3, #5
1000f596:	d173      	bne.n	1000f680 <main+0x270>
                        //DBG_LOG_DEV("[main]\t\t\t\tDisabling sensor int...");
                        //sms_sensors_toggle_interrupt(SMS_EXTINT_DISABLE);
                        //DBG_LOG_CONT_DEV(" done!");
                    //}                        
                    //sms_button_toggle_interrupt(SMS_BTN_INT_DISABLE, SMS_BTN_INT_DISABLE);
                    if(sms_button_fn(SMS_BTN_1) < 0) {
1000f598:	2001      	movs	r0, #1
1000f59a:	4b7a      	ldr	r3, [pc, #488]	; (1000f784 <main+0x374>)
1000f59c:	4798      	blx	r3
1000f59e:	2800      	cmp	r0, #0
1000f5a0:	da6e      	bge.n	1000f680 <main+0x270>
                        DBG_LOG("[main]\t\t\t\tError in sms_button_fn()!");
1000f5a2:	4869      	ldr	r0, [pc, #420]	; (1000f748 <main+0x338>)
1000f5a4:	4b69      	ldr	r3, [pc, #420]	; (1000f74c <main+0x33c>)
1000f5a6:	4798      	blx	r3
1000f5a8:	4877      	ldr	r0, [pc, #476]	; (1000f788 <main+0x378>)
1000f5aa:	4b6a      	ldr	r3, [pc, #424]	; (1000f754 <main+0x344>)
1000f5ac:	4798      	blx	r3
1000f5ae:	e067      	b.n	1000f680 <main+0x270>
                }                    
                break;
                
                case INT_MPU_DRDY:
                //sms_monitor_states("INT_IMU_DRDY");
                DBG_LOG_DEV("\n\r...MPU_DRDY");
1000f5b0:	4865      	ldr	r0, [pc, #404]	; (1000f748 <main+0x338>)
1000f5b2:	4b66      	ldr	r3, [pc, #408]	; (1000f74c <main+0x33c>)
1000f5b4:	4798      	blx	r3
1000f5b6:	4876      	ldr	r0, [pc, #472]	; (1000f790 <main+0x380>)
1000f5b8:	4b66      	ldr	r3, [pc, #408]	; (1000f754 <main+0x344>)
1000f5ba:	4798      	blx	r3
                if((sms_working_mode == SMS_MODE_BUTTON_MPU) || (sms_working_mode == SMS_MODE_COMPLETE) || (sms_working_mode == SMS_MODE_MPU_SOLO) || (sms_working_mode == SMS_MODE_MPU_PRESSURE)) {
1000f5bc:	4b70      	ldr	r3, [pc, #448]	; (1000f780 <main+0x370>)
1000f5be:	781b      	ldrb	r3, [r3, #0]
1000f5c0:	2b04      	cmp	r3, #4
1000f5c2:	d05d      	beq.n	1000f680 <main+0x270>
1000f5c4:	4b6e      	ldr	r3, [pc, #440]	; (1000f780 <main+0x370>)
1000f5c6:	781b      	ldrb	r3, [r3, #0]
1000f5c8:	2b07      	cmp	r3, #7
1000f5ca:	d059      	beq.n	1000f680 <main+0x270>
1000f5cc:	4b6c      	ldr	r3, [pc, #432]	; (1000f780 <main+0x370>)
1000f5ce:	781b      	ldrb	r3, [r3, #0]
1000f5d0:	2b02      	cmp	r3, #2
1000f5d2:	d055      	beq.n	1000f680 <main+0x270>
1000f5d4:	4b6a      	ldr	r3, [pc, #424]	; (1000f780 <main+0x370>)
1000f5d6:	781b      	ldrb	r3, [r3, #0]
1000f5d8:	e052      	b.n	1000f680 <main+0x270>
                }                    
                break;
                
                case INT_AON_TIMER:
                //sms_monitor_states("INT_AON_TIMER");
                DBG_LOG_DEV("\n\r...AON_TIMER");
1000f5da:	485b      	ldr	r0, [pc, #364]	; (1000f748 <main+0x338>)
1000f5dc:	4b5b      	ldr	r3, [pc, #364]	; (1000f74c <main+0x33c>)
1000f5de:	4798      	blx	r3
1000f5e0:	486c      	ldr	r0, [pc, #432]	; (1000f794 <main+0x384>)
1000f5e2:	4b5c      	ldr	r3, [pc, #368]	; (1000f754 <main+0x344>)
1000f5e4:	4798      	blx	r3
                if((sms_working_mode == SMS_MODE_BUTTON_PRESSURE) || (sms_working_mode == SMS_MODE_COMPLETE) || (sms_working_mode == SMS_MODE_PRESSURE_SOLO) || (sms_working_mode == SMS_MODE_MPU_PRESSURE)) {
1000f5e6:	4b66      	ldr	r3, [pc, #408]	; (1000f780 <main+0x370>)
1000f5e8:	781b      	ldrb	r3, [r3, #0]
1000f5ea:	2b05      	cmp	r3, #5
1000f5ec:	d00b      	beq.n	1000f606 <main+0x1f6>
1000f5ee:	4b64      	ldr	r3, [pc, #400]	; (1000f780 <main+0x370>)
1000f5f0:	781b      	ldrb	r3, [r3, #0]
1000f5f2:	2b07      	cmp	r3, #7
1000f5f4:	d007      	beq.n	1000f606 <main+0x1f6>
1000f5f6:	4b62      	ldr	r3, [pc, #392]	; (1000f780 <main+0x370>)
1000f5f8:	781b      	ldrb	r3, [r3, #0]
1000f5fa:	2b03      	cmp	r3, #3
1000f5fc:	d003      	beq.n	1000f606 <main+0x1f6>
1000f5fe:	4b60      	ldr	r3, [pc, #384]	; (1000f780 <main+0x370>)
1000f600:	781b      	ldrb	r3, [r3, #0]
1000f602:	2b06      	cmp	r3, #6
1000f604:	d13c      	bne.n	1000f680 <main+0x270>
                    if(ble_current_state == BLE_STATE_PAIRED) {
1000f606:	4b30      	ldr	r3, [pc, #192]	; (1000f6c8 <main+0x2b8>)
1000f608:	781b      	ldrb	r3, [r3, #0]
1000f60a:	2b22      	cmp	r3, #34	; 0x22
1000f60c:	d10a      	bne.n	1000f624 <main+0x214>
                        //DBG_LOG_DEV("[main]\t\t\tDisabling button int...");
                        //sms_button_toggle_interrupt(SMS_EXTINT_DISABLE);
                        //DBG_LOG_CONT_DEV(" done!");
                        DBG_LOG_DEV("[main]\t\t\t\tPolling pressure data...");
1000f60e:	484e      	ldr	r0, [pc, #312]	; (1000f748 <main+0x338>)
1000f610:	4b4e      	ldr	r3, [pc, #312]	; (1000f74c <main+0x33c>)
1000f612:	4798      	blx	r3
1000f614:	4860      	ldr	r0, [pc, #384]	; (1000f798 <main+0x388>)
1000f616:	4f4f      	ldr	r7, [pc, #316]	; (1000f754 <main+0x344>)
1000f618:	47b8      	blx	r7
                        sms_pressure_poll_data();
1000f61a:	4b60      	ldr	r3, [pc, #384]	; (1000f79c <main+0x38c>)
1000f61c:	4798      	blx	r3
                        DBG_LOG_CONT_DEV(" done!");
1000f61e:	4853      	ldr	r0, [pc, #332]	; (1000f76c <main+0x35c>)
1000f620:	47b8      	blx	r7
1000f622:	e02d      	b.n	1000f680 <main+0x270>
                        //DBG_LOG_DEV("[main]\t\t\tEnabling button int...");
                        //sms_button_toggle_interrupt(SMS_EXTINT_ENABLE);
                        //DBG_LOG_CONT_DEV(" done!");
                    }
                    else if(ble_current_state == BLE_STATE_INDICATING) {
1000f624:	4b28      	ldr	r3, [pc, #160]	; (1000f6c8 <main+0x2b8>)
1000f626:	781b      	ldrb	r3, [r3, #0]
1000f628:	2b23      	cmp	r3, #35	; 0x23
1000f62a:	d106      	bne.n	1000f63a <main+0x22a>
                        DBG_LOG_DEV("[main]\t\t\t\tAON timer ready while indicating... skipping");
1000f62c:	4846      	ldr	r0, [pc, #280]	; (1000f748 <main+0x338>)
1000f62e:	4b47      	ldr	r3, [pc, #284]	; (1000f74c <main+0x33c>)
1000f630:	4798      	blx	r3
1000f632:	485b      	ldr	r0, [pc, #364]	; (1000f7a0 <main+0x390>)
1000f634:	4b47      	ldr	r3, [pc, #284]	; (1000f754 <main+0x344>)
1000f636:	4798      	blx	r3
1000f638:	e022      	b.n	1000f680 <main+0x270>
                    }
                    else {
                        sms_timer_aon_disable();
1000f63a:	4b5a      	ldr	r3, [pc, #360]	; (1000f7a4 <main+0x394>)
1000f63c:	4798      	blx	r3
                        sms_ble_power_down();
1000f63e:	4b5a      	ldr	r3, [pc, #360]	; (1000f7a8 <main+0x398>)
1000f640:	4798      	blx	r3
1000f642:	e01d      	b.n	1000f680 <main+0x270>
                }                    
                break;
                
                case INT_DUALTIMER1:
                //sms_monitor_states("INT_DUALTIMER1");
                DBG_LOG_DEV("\n\r...DUALTIMER1");
1000f644:	4840      	ldr	r0, [pc, #256]	; (1000f748 <main+0x338>)
1000f646:	4b41      	ldr	r3, [pc, #260]	; (1000f74c <main+0x33c>)
1000f648:	4798      	blx	r3
1000f64a:	4858      	ldr	r0, [pc, #352]	; (1000f7ac <main+0x39c>)
1000f64c:	4b41      	ldr	r3, [pc, #260]	; (1000f754 <main+0x344>)
1000f64e:	4798      	blx	r3
                sms_dualtimer_stop(DUALTIMER_TIMER1);
1000f650:	2000      	movs	r0, #0
1000f652:	4b57      	ldr	r3, [pc, #348]	; (1000f7b0 <main+0x3a0>)
1000f654:	4798      	blx	r3
                sms_dualtimer1_fn();
1000f656:	4b57      	ldr	r3, [pc, #348]	; (1000f7b4 <main+0x3a4>)
1000f658:	4798      	blx	r3
                break;
1000f65a:	e011      	b.n	1000f680 <main+0x270>
                
                case INT_DUALTIMER2:
                //sms_monitor_states("INT_DUALTIMER2");
                DBG_LOG_DEV("\n\r...DUALTIMER2");
1000f65c:	483a      	ldr	r0, [pc, #232]	; (1000f748 <main+0x338>)
1000f65e:	4b3b      	ldr	r3, [pc, #236]	; (1000f74c <main+0x33c>)
1000f660:	4798      	blx	r3
1000f662:	4855      	ldr	r0, [pc, #340]	; (1000f7b8 <main+0x3a8>)
1000f664:	4b3b      	ldr	r3, [pc, #236]	; (1000f754 <main+0x344>)
1000f666:	4798      	blx	r3
                sms_dualtimer_stop(DUALTIMER_TIMER2);
1000f668:	2001      	movs	r0, #1
1000f66a:	4b51      	ldr	r3, [pc, #324]	; (1000f7b0 <main+0x3a0>)
1000f66c:	4798      	blx	r3
                sms_dualtimer2_fn();
1000f66e:	4b53      	ldr	r3, [pc, #332]	; (1000f7bc <main+0x3ac>)
1000f670:	4798      	blx	r3
                break;
1000f672:	e005      	b.n	1000f680 <main+0x270>
                
                default:
                DBG_LOG_DEV("\n\r...??");
1000f674:	4834      	ldr	r0, [pc, #208]	; (1000f748 <main+0x338>)
1000f676:	4b35      	ldr	r3, [pc, #212]	; (1000f74c <main+0x33c>)
1000f678:	4798      	blx	r3
1000f67a:	4851      	ldr	r0, [pc, #324]	; (1000f7c0 <main+0x3b0>)
1000f67c:	4b35      	ldr	r3, [pc, #212]	; (1000f754 <main+0x344>)
1000f67e:	4798      	blx	r3
                //sms_monitor_states("ERROR!!");
                break;
            }
            
            DBG_LOG_DEV("[main]\t\t\t\tEnabling button int...");
1000f680:	4831      	ldr	r0, [pc, #196]	; (1000f748 <main+0x338>)
1000f682:	4b32      	ldr	r3, [pc, #200]	; (1000f74c <main+0x33c>)
1000f684:	4798      	blx	r3
1000f686:	484f      	ldr	r0, [pc, #316]	; (1000f7c4 <main+0x3b4>)
1000f688:	4f32      	ldr	r7, [pc, #200]	; (1000f754 <main+0x344>)
1000f68a:	47b8      	blx	r7
            sms_button_toggle_interrupt(SMS_BTN_INT_ENABLE, SMS_BTN_INT_ENABLE);
1000f68c:	2100      	movs	r1, #0
1000f68e:	2000      	movs	r0, #0
1000f690:	4b2b      	ldr	r3, [pc, #172]	; (1000f740 <main+0x330>)
1000f692:	4798      	blx	r3
            DBG_LOG_CONT_DEV(" done!");
1000f694:	4835      	ldr	r0, [pc, #212]	; (1000f76c <main+0x35c>)
1000f696:	47b8      	blx	r7
            sms_current_interrupt.int_on = false;
1000f698:	4b31      	ldr	r3, [pc, #196]	; (1000f760 <main+0x350>)
1000f69a:	2200      	movs	r2, #0
1000f69c:	705a      	strb	r2, [r3, #1]
            sms_current_interrupt.source = INT_NONE;
1000f69e:	701a      	strb	r2, [r3, #0]
        }
        
        
        if(ulp_ready) {
1000f6a0:	4b49      	ldr	r3, [pc, #292]	; (1000f7c8 <main+0x3b8>)
1000f6a2:	781b      	ldrb	r3, [r3, #0]
1000f6a4:	2b00      	cmp	r3, #0
1000f6a6:	d00b      	beq.n	1000f6c0 <main+0x2b0>
            DBG_LOG_DEV("[main]\t\t\t\tULP...");
1000f6a8:	4827      	ldr	r0, [pc, #156]	; (1000f748 <main+0x338>)
1000f6aa:	4b28      	ldr	r3, [pc, #160]	; (1000f74c <main+0x33c>)
1000f6ac:	4798      	blx	r3
1000f6ae:	4847      	ldr	r0, [pc, #284]	; (1000f7cc <main+0x3bc>)
1000f6b0:	4f28      	ldr	r7, [pc, #160]	; (1000f754 <main+0x344>)
1000f6b2:	47b8      	blx	r7
            ulp_active = true;
1000f6b4:	2201      	movs	r2, #1
1000f6b6:	4b2b      	ldr	r3, [pc, #172]	; (1000f764 <main+0x354>)
1000f6b8:	701a      	strb	r2, [r3, #0]
            //release_sleep_lock();
            //DBG_LOG_CONT_DEV(" zzzz");
            DBG_LOG_CONT_DEV(" !!");
1000f6ba:	4845      	ldr	r0, [pc, #276]	; (1000f7d0 <main+0x3c0>)
1000f6bc:	47b8      	blx	r7
1000f6be:	e700      	b.n	1000f4c2 <main+0xb2>
        }            
        else {
            ulp_active = false;
1000f6c0:	2200      	movs	r2, #0
1000f6c2:	4b28      	ldr	r3, [pc, #160]	; (1000f764 <main+0x354>)
1000f6c4:	701a      	strb	r2, [r3, #0]
1000f6c6:	e6fc      	b.n	1000f4c2 <main+0xb2>
1000f6c8:	10019a0c 	.word	0x10019a0c
1000f6cc:	1000ec01 	.word	0x1000ec01
1000f6d0:	1000c189 	.word	0x1000c189
1000f6d4:	1000e8f5 	.word	0x1000e8f5
1000f6d8:	1000f155 	.word	0x1000f155
1000f6dc:	1000f3a1 	.word	0x1000f3a1
1000f6e0:	1000b01d 	.word	0x1000b01d
1000f6e4:	100080e9 	.word	0x100080e9
1000f6e8:	1000a15d 	.word	0x1000a15d
1000f6ec:	1000aa01 	.word	0x1000aa01
1000f6f0:	1000a6f9 	.word	0x1000a6f9
1000f6f4:	1000aed9 	.word	0x1000aed9
1000f6f8:	1000a885 	.word	0x1000a885
1000f6fc:	10019970 	.word	0x10019970
1000f700:	1000a585 	.word	0x1000a585
1000f704:	1000df69 	.word	0x1000df69
1000f708:	1000a51d 	.word	0x1000a51d
1000f70c:	1000ae71 	.word	0x1000ae71
1000f710:	1000f34d 	.word	0x1000f34d
1000f714:	1000f199 	.word	0x1000f199
1000f718:	1000b0dd 	.word	0x1000b0dd
1000f71c:	1000b059 	.word	0x1000b059
1000f720:	1000b0fd 	.word	0x1000b0fd
1000f724:	1000a211 	.word	0x1000a211
1000f728:	1000a905 	.word	0x1000a905
1000f72c:	10016358 	.word	0x10016358
1000f730:	1000de99 	.word	0x1000de99
1000f734:	100163a4 	.word	0x100163a4
1000f738:	1000f341 	.word	0x1000f341
1000f73c:	1000e865 	.word	0x1000e865
1000f740:	1000a4d1 	.word	0x1000a4d1
1000f744:	1000a91d 	.word	0x1000a91d
1000f748:	10015d9c 	.word	0x10015d9c
1000f74c:	10014bf5 	.word	0x10014bf5
1000f750:	10017978 	.word	0x10017978
1000f754:	10014ad5 	.word	0x10014ad5
1000f758:	1000a631 	.word	0x1000a631
1000f75c:	1000e761 	.word	0x1000e761
1000f760:	100199f4 	.word	0x100199f4
1000f764:	10019a13 	.word	0x10019a13
1000f768:	10017994 	.word	0x10017994
1000f76c:	100179ac 	.word	0x100179ac
1000f770:	100179b4 	.word	0x100179b4
1000f774:	1001795c 	.word	0x1001795c
1000f778:	100179d8 	.word	0x100179d8
1000f77c:	100179ec 	.word	0x100179ec
1000f780:	100198f4 	.word	0x100198f4
1000f784:	1000a28d 	.word	0x1000a28d
1000f788:	100179f8 	.word	0x100179f8
1000f78c:	10017a1c 	.word	0x10017a1c
1000f790:	10017a28 	.word	0x10017a28
1000f794:	10017a38 	.word	0x10017a38
1000f798:	10017a48 	.word	0x10017a48
1000f79c:	1000ae01 	.word	0x1000ae01
1000f7a0:	10017a6c 	.word	0x10017a6c
1000f7a4:	1000afd5 	.word	0x1000afd5
1000f7a8:	10009bf9 	.word	0x10009bf9
1000f7ac:	10017aa4 	.word	0x10017aa4
1000f7b0:	1000b0d1 	.word	0x1000b0d1
1000f7b4:	1000b11d 	.word	0x1000b11d
1000f7b8:	10017ab4 	.word	0x10017ab4
1000f7bc:	1000b41d 	.word	0x1000b41d
1000f7c0:	10017ac4 	.word	0x10017ac4
1000f7c4:	10017acc 	.word	0x10017acc
1000f7c8:	100198f5 	.word	0x100198f5
1000f7cc:	10017af0 	.word	0x10017af0
1000f7d0:	10017b04 	.word	0x10017b04

1000f7d4 <internal_event_post>:
1000f7d4:	b570      	push	{r4, r5, r6, lr}
1000f7d6:	4d12      	ldr	r5, [pc, #72]	; (1000f820 <internal_event_post+0x4c>)
1000f7d8:	682c      	ldr	r4, [r5, #0]
1000f7da:	2c00      	cmp	r4, #0
1000f7dc:	d014      	beq.n	1000f808 <internal_event_post+0x34>
1000f7de:	6826      	ldr	r6, [r4, #0]
1000f7e0:	60e2      	str	r2, [r4, #12]
1000f7e2:	602e      	str	r6, [r5, #0]
1000f7e4:	2500      	movs	r5, #0
1000f7e6:	4a0f      	ldr	r2, [pc, #60]	; (1000f824 <internal_event_post+0x50>)
1000f7e8:	8123      	strh	r3, [r4, #8]
1000f7ea:	6813      	ldr	r3, [r2, #0]
1000f7ec:	6025      	str	r5, [r4, #0]
1000f7ee:	80a0      	strh	r0, [r4, #4]
1000f7f0:	80e1      	strh	r1, [r4, #6]
1000f7f2:	42ab      	cmp	r3, r5
1000f7f4:	d101      	bne.n	1000f7fa <internal_event_post+0x26>
1000f7f6:	6014      	str	r4, [r2, #0]
1000f7f8:	e011      	b.n	1000f81e <internal_event_post+0x4a>
1000f7fa:	681a      	ldr	r2, [r3, #0]
1000f7fc:	2a00      	cmp	r2, #0
1000f7fe:	d001      	beq.n	1000f804 <internal_event_post+0x30>
1000f800:	1c13      	adds	r3, r2, #0
1000f802:	e7fa      	b.n	1000f7fa <internal_event_post+0x26>
1000f804:	601c      	str	r4, [r3, #0]
1000f806:	e00a      	b.n	1000f81e <internal_event_post+0x4a>
1000f808:	b2c4      	uxtb	r4, r0
1000f80a:	2c00      	cmp	r4, #0
1000f80c:	d107      	bne.n	1000f81e <internal_event_post+0x4a>
1000f80e:	4c06      	ldr	r4, [pc, #24]	; (1000f828 <internal_event_post+0x54>)
1000f810:	60e2      	str	r2, [r4, #12]
1000f812:	2201      	movs	r2, #1
1000f814:	8123      	strh	r3, [r4, #8]
1000f816:	4b05      	ldr	r3, [pc, #20]	; (1000f82c <internal_event_post+0x58>)
1000f818:	80a0      	strh	r0, [r4, #4]
1000f81a:	80e1      	strh	r1, [r4, #6]
1000f81c:	701a      	strb	r2, [r3, #0]
1000f81e:	bd70      	pop	{r4, r5, r6, pc}
1000f820:	100197b8 	.word	0x100197b8
1000f824:	100197b4 	.word	0x100197b4
1000f828:	100197a0 	.word	0x100197a0
1000f82c:	100197b0 	.word	0x100197b0

1000f830 <internal_event_init>:
1000f830:	b510      	push	{r4, lr}
1000f832:	4b08      	ldr	r3, [pc, #32]	; (1000f854 <internal_event_init+0x24>)
1000f834:	0900      	lsrs	r0, r0, #4
1000f836:	0100      	lsls	r0, r0, #4
1000f838:	681a      	ldr	r2, [r3, #0]
1000f83a:	1808      	adds	r0, r1, r0
1000f83c:	4281      	cmp	r1, r0
1000f83e:	d003      	beq.n	1000f848 <internal_event_init+0x18>
1000f840:	600a      	str	r2, [r1, #0]
1000f842:	1c0a      	adds	r2, r1, #0
1000f844:	3110      	adds	r1, #16
1000f846:	e7f9      	b.n	1000f83c <internal_event_init+0xc>
1000f848:	601a      	str	r2, [r3, #0]
1000f84a:	2200      	movs	r2, #0
1000f84c:	4b02      	ldr	r3, [pc, #8]	; (1000f858 <internal_event_init+0x28>)
1000f84e:	601a      	str	r2, [r3, #0]
1000f850:	bd10      	pop	{r4, pc}
1000f852:	46c0      	nop			; (mov r8, r8)
1000f854:	100197b8 	.word	0x100197b8
1000f858:	100197b4 	.word	0x100197b4

1000f85c <special_events_handler>:
1000f85c:	b538      	push	{r3, r4, r5, lr}
1000f85e:	4c1b      	ldr	r4, [pc, #108]	; (1000f8cc <special_events_handler+0x70>)
1000f860:	1c03      	adds	r3, r0, #0
1000f862:	8825      	ldrh	r5, [r4, #0]
1000f864:	1c08      	adds	r0, r1, #0
1000f866:	1c21      	adds	r1, r4, #0
1000f868:	429d      	cmp	r5, r3
1000f86a:	d107      	bne.n	1000f87c <special_events_handler+0x20>
1000f86c:	88a5      	ldrh	r5, [r4, #4]
1000f86e:	4285      	cmp	r5, r0
1000f870:	d104      	bne.n	1000f87c <special_events_handler+0x20>
1000f872:	2301      	movs	r3, #1
1000f874:	425b      	negs	r3, r3
1000f876:	8023      	strh	r3, [r4, #0]
1000f878:	60a2      	str	r2, [r4, #8]
1000f87a:	e009      	b.n	1000f890 <special_events_handler+0x34>
1000f87c:	884c      	ldrh	r4, [r1, #2]
1000f87e:	429c      	cmp	r4, r3
1000f880:	d10a      	bne.n	1000f898 <special_events_handler+0x3c>
1000f882:	888c      	ldrh	r4, [r1, #4]
1000f884:	4284      	cmp	r4, r0
1000f886:	d107      	bne.n	1000f898 <special_events_handler+0x3c>
1000f888:	2301      	movs	r3, #1
1000f88a:	425b      	negs	r3, r3
1000f88c:	804b      	strh	r3, [r1, #2]
1000f88e:	608a      	str	r2, [r1, #8]
1000f890:	4b0f      	ldr	r3, [pc, #60]	; (1000f8d0 <special_events_handler+0x74>)
1000f892:	4798      	blx	r3
1000f894:	2001      	movs	r0, #1
1000f896:	e017      	b.n	1000f8c8 <special_events_handler+0x6c>
1000f898:	490e      	ldr	r1, [pc, #56]	; (1000f8d4 <special_events_handler+0x78>)
1000f89a:	428b      	cmp	r3, r1
1000f89c:	d00e      	beq.n	1000f8bc <special_events_handler+0x60>
1000f89e:	490e      	ldr	r1, [pc, #56]	; (1000f8d8 <special_events_handler+0x7c>)
1000f8a0:	428b      	cmp	r3, r1
1000f8a2:	d007      	beq.n	1000f8b4 <special_events_handler+0x58>
1000f8a4:	490d      	ldr	r1, [pc, #52]	; (1000f8dc <special_events_handler+0x80>)
1000f8a6:	2000      	movs	r0, #0
1000f8a8:	428b      	cmp	r3, r1
1000f8aa:	d10d      	bne.n	1000f8c8 <special_events_handler+0x6c>
1000f8ac:	1c10      	adds	r0, r2, #0
1000f8ae:	4b0c      	ldr	r3, [pc, #48]	; (1000f8e0 <special_events_handler+0x84>)
1000f8b0:	4798      	blx	r3
1000f8b2:	e7ef      	b.n	1000f894 <special_events_handler+0x38>
1000f8b4:	1c11      	adds	r1, r2, #0
1000f8b6:	4b0b      	ldr	r3, [pc, #44]	; (1000f8e4 <special_events_handler+0x88>)
1000f8b8:	2200      	movs	r2, #0
1000f8ba:	e002      	b.n	1000f8c2 <special_events_handler+0x66>
1000f8bc:	1c11      	adds	r1, r2, #0
1000f8be:	2200      	movs	r2, #0
1000f8c0:	4b09      	ldr	r3, [pc, #36]	; (1000f8e8 <special_events_handler+0x8c>)
1000f8c2:	4798      	blx	r3
1000f8c4:	4243      	negs	r3, r0
1000f8c6:	4158      	adcs	r0, r3
1000f8c8:	bd38      	pop	{r3, r4, r5, pc}
1000f8ca:	46c0      	nop			; (mov r8, r8)
1000f8cc:	1001a6a8 	.word	0x1001a6a8
1000f8d0:	100112b9 	.word	0x100112b9
1000f8d4:	00000e13 	.word	0x00000e13
1000f8d8:	00000e15 	.word	0x00000e15
1000f8dc:	00000e01 	.word	0x00000e01
1000f8e0:	10011629 	.word	0x10011629
1000f8e4:	100117e9 	.word	0x100117e9
1000f8e8:	100118c1 	.word	0x100118c1

1000f8ec <at_ble_event_get>:
1000f8ec:	2300      	movs	r3, #0
1000f8ee:	b5f0      	push	{r4, r5, r6, r7, lr}
1000f8f0:	b087      	sub	sp, #28
1000f8f2:	9204      	str	r2, [sp, #16]
1000f8f4:	7003      	strb	r3, [r0, #0]
1000f8f6:	9b04      	ldr	r3, [sp, #16]
1000f8f8:	9003      	str	r0, [sp, #12]
1000f8fa:	3b01      	subs	r3, #1
1000f8fc:	1c0d      	adds	r5, r1, #0
1000f8fe:	9305      	str	r3, [sp, #20]
1000f900:	3303      	adds	r3, #3
1000f902:	d802      	bhi.n	1000f90a <at_ble_event_get+0x1e>
1000f904:	9804      	ldr	r0, [sp, #16]
1000f906:	4bae      	ldr	r3, [pc, #696]	; (1000fbc0 <at_ble_event_get+0x2d4>)
1000f908:	4798      	blx	r3
1000f90a:	9b05      	ldr	r3, [sp, #20]
1000f90c:	4cad      	ldr	r4, [pc, #692]	; (1000fbc4 <at_ble_event_get+0x2d8>)
1000f90e:	3303      	adds	r3, #3
1000f910:	d902      	bls.n	1000f918 <at_ble_event_get+0x2c>
1000f912:	2300      	movs	r3, #0
1000f914:	9302      	str	r3, [sp, #8]
1000f916:	e015      	b.n	1000f944 <at_ble_event_get+0x58>
1000f918:	2300      	movs	r3, #0
1000f91a:	9302      	str	r3, [sp, #8]
1000f91c:	6823      	ldr	r3, [r4, #0]
1000f91e:	2b00      	cmp	r3, #0
1000f920:	d113      	bne.n	1000f94a <at_ble_event_get+0x5e>
1000f922:	9b02      	ldr	r3, [sp, #8]
1000f924:	2bd0      	cmp	r3, #208	; 0xd0
1000f926:	d100      	bne.n	1000f92a <at_ble_event_get+0x3e>
1000f928:	e2da      	b.n	1000fee0 <at_ble_event_get+0x5f4>
1000f92a:	9804      	ldr	r0, [sp, #16]
1000f92c:	4ba6      	ldr	r3, [pc, #664]	; (1000fbc8 <at_ble_event_get+0x2dc>)
1000f92e:	4798      	blx	r3
1000f930:	9002      	str	r0, [sp, #8]
1000f932:	2802      	cmp	r0, #2
1000f934:	d1f2      	bne.n	1000f91c <at_ble_event_get+0x30>
1000f936:	e03f      	b.n	1000f9b8 <at_ble_event_get+0xcc>
1000f938:	9804      	ldr	r0, [sp, #16]
1000f93a:	4ba3      	ldr	r3, [pc, #652]	; (1000fbc8 <at_ble_event_get+0x2dc>)
1000f93c:	4798      	blx	r3
1000f93e:	9002      	str	r0, [sp, #8]
1000f940:	2802      	cmp	r0, #2
1000f942:	d039      	beq.n	1000f9b8 <at_ble_event_get+0xcc>
1000f944:	6823      	ldr	r3, [r4, #0]
1000f946:	2b00      	cmp	r3, #0
1000f948:	d0f6      	beq.n	1000f938 <at_ble_event_get+0x4c>
1000f94a:	9b02      	ldr	r3, [sp, #8]
1000f94c:	2bd0      	cmp	r3, #208	; 0xd0
1000f94e:	d100      	bne.n	1000f952 <at_ble_event_get+0x66>
1000f950:	e2c6      	b.n	1000fee0 <at_ble_event_get+0x5f4>
1000f952:	9b02      	ldr	r3, [sp, #8]
1000f954:	3b03      	subs	r3, #3
1000f956:	1e5a      	subs	r2, r3, #1
1000f958:	4193      	sbcs	r3, r2
1000f95a:	9a02      	ldr	r2, [sp, #8]
1000f95c:	425b      	negs	r3, r3
1000f95e:	401a      	ands	r2, r3
1000f960:	6823      	ldr	r3, [r4, #0]
1000f962:	9202      	str	r2, [sp, #8]
1000f964:	2b00      	cmp	r3, #0
1000f966:	d100      	bne.n	1000f96a <at_ble_event_get+0x7e>
1000f968:	e2c2      	b.n	1000fef0 <at_ble_event_get+0x604>
1000f96a:	681a      	ldr	r2, [r3, #0]
1000f96c:	68de      	ldr	r6, [r3, #12]
1000f96e:	6022      	str	r2, [r4, #0]
1000f970:	88da      	ldrh	r2, [r3, #6]
1000f972:	9201      	str	r2, [sp, #4]
1000f974:	4a95      	ldr	r2, [pc, #596]	; (1000fbcc <at_ble_event_get+0x2e0>)
1000f976:	889c      	ldrh	r4, [r3, #4]
1000f978:	6811      	ldr	r1, [r2, #0]
1000f97a:	6013      	str	r3, [r2, #0]
1000f97c:	6019      	str	r1, [r3, #0]
1000f97e:	4b94      	ldr	r3, [pc, #592]	; (1000fbd0 <at_ble_event_get+0x2e4>)
1000f980:	781b      	ldrb	r3, [r3, #0]
1000f982:	2b01      	cmp	r3, #1
1000f984:	d10f      	bne.n	1000f9a6 <at_ble_event_get+0xba>
1000f986:	4b93      	ldr	r3, [pc, #588]	; (1000fbd4 <at_ble_event_get+0x2e8>)
1000f988:	4a92      	ldr	r2, [pc, #584]	; (1000fbd4 <at_ble_event_get+0x2e8>)
1000f98a:	8898      	ldrh	r0, [r3, #4]
1000f98c:	88d9      	ldrh	r1, [r3, #6]
1000f98e:	68d2      	ldr	r2, [r2, #12]
1000f990:	891b      	ldrh	r3, [r3, #8]
1000f992:	4f91      	ldr	r7, [pc, #580]	; (1000fbd8 <at_ble_event_get+0x2ec>)
1000f994:	47b8      	blx	r7
1000f996:	2210      	movs	r2, #16
1000f998:	4b90      	ldr	r3, [pc, #576]	; (1000fbdc <at_ble_event_get+0x2f0>)
1000f99a:	488e      	ldr	r0, [pc, #568]	; (1000fbd4 <at_ble_event_get+0x2e8>)
1000f99c:	2100      	movs	r1, #0
1000f99e:	4798      	blx	r3
1000f9a0:	2300      	movs	r3, #0
1000f9a2:	4a8b      	ldr	r2, [pc, #556]	; (1000fbd0 <at_ble_event_get+0x2e4>)
1000f9a4:	7013      	strb	r3, [r2, #0]
1000f9a6:	9b02      	ldr	r3, [sp, #8]
1000f9a8:	2b00      	cmp	r3, #0
1000f9aa:	d114      	bne.n	1000f9d6 <at_ble_event_get+0xea>
1000f9ac:	4b8c      	ldr	r3, [pc, #560]	; (1000fbe0 <at_ble_event_get+0x2f4>)
1000f9ae:	429c      	cmp	r4, r3
1000f9b0:	d009      	beq.n	1000f9c6 <at_ble_event_get+0xda>
1000f9b2:	4b8c      	ldr	r3, [pc, #560]	; (1000fbe4 <at_ble_event_get+0x2f8>)
1000f9b4:	429c      	cmp	r4, r3
1000f9b6:	d127      	bne.n	1000fa08 <at_ble_event_get+0x11c>
1000f9b8:	233a      	movs	r3, #58	; 0x3a
1000f9ba:	9a03      	ldr	r2, [sp, #12]
1000f9bc:	7013      	strb	r3, [r2, #0]
1000f9be:	2300      	movs	r3, #0
1000f9c0:	9302      	str	r3, [sp, #8]
1000f9c2:	1c1d      	adds	r5, r3, #0
1000f9c4:	e007      	b.n	1000f9d6 <at_ble_event_get+0xea>
1000f9c6:	9b01      	ldr	r3, [sp, #4]
1000f9c8:	42a3      	cmp	r3, r4
1000f9ca:	d000      	beq.n	1000f9ce <at_ble_event_get+0xe2>
1000f9cc:	e28a      	b.n	1000fee4 <at_ble_event_get+0x5f8>
1000f9ce:	2338      	movs	r3, #56	; 0x38
1000f9d0:	9a03      	ldr	r2, [sp, #12]
1000f9d2:	7013      	strb	r3, [r2, #0]
1000f9d4:	602e      	str	r6, [r5, #0]
1000f9d6:	9b03      	ldr	r3, [sp, #12]
1000f9d8:	781b      	ldrb	r3, [r3, #0]
1000f9da:	2b3b      	cmp	r3, #59	; 0x3b
1000f9dc:	d101      	bne.n	1000f9e2 <at_ble_event_get+0xf6>
1000f9de:	4b82      	ldr	r3, [pc, #520]	; (1000fbe8 <at_ble_event_get+0x2fc>)
1000f9e0:	4798      	blx	r3
1000f9e2:	9b03      	ldr	r3, [sp, #12]
1000f9e4:	781b      	ldrb	r3, [r3, #0]
1000f9e6:	2b3b      	cmp	r3, #59	; 0x3b
1000f9e8:	d003      	beq.n	1000f9f2 <at_ble_event_get+0x106>
1000f9ea:	9b05      	ldr	r3, [sp, #20]
1000f9ec:	3303      	adds	r3, #3
1000f9ee:	d904      	bls.n	1000f9fa <at_ble_event_get+0x10e>
1000f9f0:	e283      	b.n	1000fefa <at_ble_event_get+0x60e>
1000f9f2:	9b02      	ldr	r3, [sp, #8]
1000f9f4:	2b00      	cmp	r3, #0
1000f9f6:	d088      	beq.n	1000f90a <at_ble_event_get+0x1e>
1000f9f8:	e7f7      	b.n	1000f9ea <at_ble_event_get+0xfe>
1000f9fa:	9b02      	ldr	r3, [sp, #8]
1000f9fc:	2bd0      	cmp	r3, #208	; 0xd0
1000f9fe:	d100      	bne.n	1000fa02 <at_ble_event_get+0x116>
1000fa00:	e27b      	b.n	1000fefa <at_ble_event_get+0x60e>
1000fa02:	4b7a      	ldr	r3, [pc, #488]	; (1000fbec <at_ble_event_get+0x300>)
1000fa04:	4798      	blx	r3
1000fa06:	e278      	b.n	1000fefa <at_ble_event_get+0x60e>
1000fa08:	9b01      	ldr	r3, [sp, #4]
1000fa0a:	2bbb      	cmp	r3, #187	; 0xbb
1000fa0c:	d125      	bne.n	1000fa5a <at_ble_event_get+0x16e>
1000fa0e:	2cbb      	cmp	r4, #187	; 0xbb
1000fa10:	d123      	bne.n	1000fa5a <at_ble_event_get+0x16e>
1000fa12:	466b      	mov	r3, sp
1000fa14:	891b      	ldrh	r3, [r3, #8]
1000fa16:	80ab      	strh	r3, [r5, #4]
1000fa18:	78b3      	ldrb	r3, [r6, #2]
1000fa1a:	7872      	ldrb	r2, [r6, #1]
1000fa1c:	78f0      	ldrb	r0, [r6, #3]
1000fa1e:	021b      	lsls	r3, r3, #8
1000fa20:	4313      	orrs	r3, r2
1000fa22:	7971      	ldrb	r1, [r6, #5]
1000fa24:	7932      	ldrb	r2, [r6, #4]
1000fa26:	70a8      	strb	r0, [r5, #2]
1000fa28:	4871      	ldr	r0, [pc, #452]	; (1000fbf0 <at_ble_event_get+0x304>)
1000fa2a:	802b      	strh	r3, [r5, #0]
1000fa2c:	4283      	cmp	r3, r0
1000fa2e:	d806      	bhi.n	1000fa3e <at_ble_event_get+0x152>
1000fa30:	4a70      	ldr	r2, [pc, #448]	; (1000fbf4 <at_ble_event_get+0x308>)
1000fa32:	4293      	cmp	r3, r2
1000fa34:	d20b      	bcs.n	1000fa4e <at_ble_event_get+0x162>
1000fa36:	4a70      	ldr	r2, [pc, #448]	; (1000fbf8 <at_ble_event_get+0x30c>)
1000fa38:	4293      	cmp	r3, r2
1000fa3a:	d008      	beq.n	1000fa4e <at_ble_event_get+0x162>
1000fa3c:	e009      	b.n	1000fa52 <at_ble_event_get+0x166>
1000fa3e:	486f      	ldr	r0, [pc, #444]	; (1000fbfc <at_ble_event_get+0x310>)
1000fa40:	4283      	cmp	r3, r0
1000fa42:	d106      	bne.n	1000fa52 <at_ble_event_get+0x166>
1000fa44:	020b      	lsls	r3, r1, #8
1000fa46:	4313      	orrs	r3, r2
1000fa48:	80ab      	strh	r3, [r5, #4]
1000fa4a:	2337      	movs	r3, #55	; 0x37
1000fa4c:	e002      	b.n	1000fa54 <at_ble_event_get+0x168>
1000fa4e:	2336      	movs	r3, #54	; 0x36
1000fa50:	e000      	b.n	1000fa54 <at_ble_event_get+0x168>
1000fa52:	2300      	movs	r3, #0
1000fa54:	9a03      	ldr	r2, [sp, #12]
1000fa56:	7013      	strb	r3, [r2, #0]
1000fa58:	e7bd      	b.n	1000f9d6 <at_ble_event_get+0xea>
1000fa5a:	4b69      	ldr	r3, [pc, #420]	; (1000fc00 <at_ble_event_get+0x314>)
1000fa5c:	429c      	cmp	r4, r3
1000fa5e:	d100      	bne.n	1000fa62 <at_ble_event_get+0x176>
1000fa60:	e144      	b.n	1000fcec <at_ble_event_get+0x400>
1000fa62:	d865      	bhi.n	1000fb30 <at_ble_event_get+0x244>
1000fa64:	4b67      	ldr	r3, [pc, #412]	; (1000fc04 <at_ble_event_get+0x318>)
1000fa66:	429c      	cmp	r4, r3
1000fa68:	d100      	bne.n	1000fa6c <at_ble_event_get+0x180>
1000fa6a:	e1d5      	b.n	1000fe18 <at_ble_event_get+0x52c>
1000fa6c:	d82f      	bhi.n	1000face <at_ble_event_get+0x1e2>
1000fa6e:	4b66      	ldr	r3, [pc, #408]	; (1000fc08 <at_ble_event_get+0x31c>)
1000fa70:	429c      	cmp	r4, r3
1000fa72:	d100      	bne.n	1000fa76 <at_ble_event_get+0x18a>
1000fa74:	e1e0      	b.n	1000fe38 <at_ble_event_get+0x54c>
1000fa76:	d813      	bhi.n	1000faa0 <at_ble_event_get+0x1b4>
1000fa78:	4b64      	ldr	r3, [pc, #400]	; (1000fc0c <at_ble_event_get+0x320>)
1000fa7a:	429c      	cmp	r4, r3
1000fa7c:	d100      	bne.n	1000fa80 <at_ble_event_get+0x194>
1000fa7e:	e1a3      	b.n	1000fdc8 <at_ble_event_get+0x4dc>
1000fa80:	d804      	bhi.n	1000fa8c <at_ble_event_get+0x1a0>
1000fa82:	2638      	movs	r6, #56	; 0x38
1000fa84:	42b4      	cmp	r4, r6
1000fa86:	d100      	bne.n	1000fa8a <at_ble_event_get+0x19e>
1000fa88:	e225      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fa8a:	e117      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000fa8c:	4b60      	ldr	r3, [pc, #384]	; (1000fc10 <at_ble_event_get+0x324>)
1000fa8e:	429c      	cmp	r4, r3
1000fa90:	d100      	bne.n	1000fa94 <at_ble_event_get+0x1a8>
1000fa92:	e19f      	b.n	1000fdd4 <at_ble_event_get+0x4e8>
1000fa94:	33fe      	adds	r3, #254	; 0xfe
1000fa96:	33ff      	adds	r3, #255	; 0xff
1000fa98:	429c      	cmp	r4, r3
1000fa9a:	d100      	bne.n	1000fa9e <at_ble_event_get+0x1b2>
1000fa9c:	e1d3      	b.n	1000fe46 <at_ble_event_get+0x55a>
1000fa9e:	e10d      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000faa0:	4b5c      	ldr	r3, [pc, #368]	; (1000fc14 <at_ble_event_get+0x328>)
1000faa2:	429c      	cmp	r4, r3
1000faa4:	d100      	bne.n	1000faa8 <at_ble_event_get+0x1bc>
1000faa6:	e1a9      	b.n	1000fdfc <at_ble_event_get+0x510>
1000faa8:	d808      	bhi.n	1000fabc <at_ble_event_get+0x1d0>
1000faaa:	4b5b      	ldr	r3, [pc, #364]	; (1000fc18 <at_ble_event_get+0x32c>)
1000faac:	429c      	cmp	r4, r3
1000faae:	d100      	bne.n	1000fab2 <at_ble_event_get+0x1c6>
1000fab0:	e196      	b.n	1000fde0 <at_ble_event_get+0x4f4>
1000fab2:	4b5a      	ldr	r3, [pc, #360]	; (1000fc1c <at_ble_event_get+0x330>)
1000fab4:	429c      	cmp	r4, r3
1000fab6:	d100      	bne.n	1000faba <at_ble_event_get+0x1ce>
1000fab8:	e199      	b.n	1000fdee <at_ble_event_get+0x502>
1000faba:	e0ff      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000fabc:	4b58      	ldr	r3, [pc, #352]	; (1000fc20 <at_ble_event_get+0x334>)
1000fabe:	429c      	cmp	r4, r3
1000fac0:	d100      	bne.n	1000fac4 <at_ble_event_get+0x1d8>
1000fac2:	e1a2      	b.n	1000fe0a <at_ble_event_get+0x51e>
1000fac4:	4b57      	ldr	r3, [pc, #348]	; (1000fc24 <at_ble_event_get+0x338>)
1000fac6:	429c      	cmp	r4, r3
1000fac8:	d100      	bne.n	1000facc <at_ble_event_get+0x1e0>
1000faca:	e1d4      	b.n	1000fe76 <at_ble_event_get+0x58a>
1000facc:	e0f6      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000face:	4b56      	ldr	r3, [pc, #344]	; (1000fc28 <at_ble_event_get+0x33c>)
1000fad0:	429c      	cmp	r4, r3
1000fad2:	d100      	bne.n	1000fad6 <at_ble_event_get+0x1ea>
1000fad4:	e1c8      	b.n	1000fe68 <at_ble_event_get+0x57c>
1000fad6:	d812      	bhi.n	1000fafe <at_ble_event_get+0x212>
1000fad8:	4b54      	ldr	r3, [pc, #336]	; (1000fc2c <at_ble_event_get+0x340>)
1000fada:	429c      	cmp	r4, r3
1000fadc:	d100      	bne.n	1000fae0 <at_ble_event_get+0x1f4>
1000fade:	e1d1      	b.n	1000fe84 <at_ble_event_get+0x598>
1000fae0:	d804      	bhi.n	1000faec <at_ble_event_get+0x200>
1000fae2:	4b53      	ldr	r3, [pc, #332]	; (1000fc30 <at_ble_event_get+0x344>)
1000fae4:	429c      	cmp	r4, r3
1000fae6:	d100      	bne.n	1000faea <at_ble_event_get+0x1fe>
1000fae8:	e19b      	b.n	1000fe22 <at_ble_event_get+0x536>
1000faea:	e0e7      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000faec:	4b51      	ldr	r3, [pc, #324]	; (1000fc34 <at_ble_event_get+0x348>)
1000faee:	429c      	cmp	r4, r3
1000faf0:	d100      	bne.n	1000faf4 <at_ble_event_get+0x208>
1000faf2:	e1ad      	b.n	1000fe50 <at_ble_event_get+0x564>
1000faf4:	4b50      	ldr	r3, [pc, #320]	; (1000fc38 <at_ble_event_get+0x34c>)
1000faf6:	429c      	cmp	r4, r3
1000faf8:	d100      	bne.n	1000fafc <at_ble_event_get+0x210>
1000fafa:	e1b0      	b.n	1000fe5e <at_ble_event_get+0x572>
1000fafc:	e0de      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000fafe:	4b4f      	ldr	r3, [pc, #316]	; (1000fc3c <at_ble_event_get+0x350>)
1000fb00:	429c      	cmp	r4, r3
1000fb02:	d100      	bne.n	1000fb06 <at_ble_event_get+0x21a>
1000fb04:	e0e0      	b.n	1000fcc8 <at_ble_event_get+0x3dc>
1000fb06:	d809      	bhi.n	1000fb1c <at_ble_event_get+0x230>
1000fb08:	3b08      	subs	r3, #8
1000fb0a:	429c      	cmp	r4, r3
1000fb0c:	d100      	bne.n	1000fb10 <at_ble_event_get+0x224>
1000fb0e:	e0d7      	b.n	1000fcc0 <at_ble_event_get+0x3d4>
1000fb10:	4b4b      	ldr	r3, [pc, #300]	; (1000fc40 <at_ble_event_get+0x354>)
1000fb12:	2639      	movs	r6, #57	; 0x39
1000fb14:	429c      	cmp	r4, r3
1000fb16:	d100      	bne.n	1000fb1a <at_ble_event_get+0x22e>
1000fb18:	e1dd      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fb1a:	e0cf      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000fb1c:	23d1      	movs	r3, #209	; 0xd1
1000fb1e:	011b      	lsls	r3, r3, #4
1000fb20:	429c      	cmp	r4, r3
1000fb22:	d100      	bne.n	1000fb26 <at_ble_event_get+0x23a>
1000fb24:	e0d6      	b.n	1000fcd4 <at_ble_event_get+0x3e8>
1000fb26:	4b47      	ldr	r3, [pc, #284]	; (1000fc44 <at_ble_event_get+0x358>)
1000fb28:	429c      	cmp	r4, r3
1000fb2a:	d100      	bne.n	1000fb2e <at_ble_event_get+0x242>
1000fb2c:	e0d8      	b.n	1000fce0 <at_ble_event_get+0x3f4>
1000fb2e:	e0c5      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000fb30:	4b45      	ldr	r3, [pc, #276]	; (1000fc48 <at_ble_event_get+0x35c>)
1000fb32:	429c      	cmp	r4, r3
1000fb34:	d100      	bne.n	1000fb38 <at_ble_event_get+0x24c>
1000fb36:	e117      	b.n	1000fd68 <at_ble_event_get+0x47c>
1000fb38:	d82e      	bhi.n	1000fb98 <at_ble_event_get+0x2ac>
1000fb3a:	4b44      	ldr	r3, [pc, #272]	; (1000fc4c <at_ble_event_get+0x360>)
1000fb3c:	429c      	cmp	r4, r3
1000fb3e:	d100      	bne.n	1000fb42 <at_ble_event_get+0x256>
1000fb40:	e13d      	b.n	1000fdbe <at_ble_event_get+0x4d2>
1000fb42:	d812      	bhi.n	1000fb6a <at_ble_event_get+0x27e>
1000fb44:	4b42      	ldr	r3, [pc, #264]	; (1000fc50 <at_ble_event_get+0x364>)
1000fb46:	429c      	cmp	r4, r3
1000fb48:	d100      	bne.n	1000fb4c <at_ble_event_get+0x260>
1000fb4a:	e0e8      	b.n	1000fd1e <at_ble_event_get+0x432>
1000fb4c:	d804      	bhi.n	1000fb58 <at_ble_event_get+0x26c>
1000fb4e:	3b03      	subs	r3, #3
1000fb50:	429c      	cmp	r4, r3
1000fb52:	d100      	bne.n	1000fb56 <at_ble_event_get+0x26a>
1000fb54:	e0d0      	b.n	1000fcf8 <at_ble_event_get+0x40c>
1000fb56:	e0b1      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000fb58:	4b3e      	ldr	r3, [pc, #248]	; (1000fc54 <at_ble_event_get+0x368>)
1000fb5a:	429c      	cmp	r4, r3
1000fb5c:	d100      	bne.n	1000fb60 <at_ble_event_get+0x274>
1000fb5e:	e0d0      	b.n	1000fd02 <at_ble_event_get+0x416>
1000fb60:	4b3d      	ldr	r3, [pc, #244]	; (1000fc58 <at_ble_event_get+0x36c>)
1000fb62:	429c      	cmp	r4, r3
1000fb64:	d100      	bne.n	1000fb68 <at_ble_event_get+0x27c>
1000fb66:	e0f9      	b.n	1000fd5c <at_ble_event_get+0x470>
1000fb68:	e0a8      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000fb6a:	4b3c      	ldr	r3, [pc, #240]	; (1000fc5c <at_ble_event_get+0x370>)
1000fb6c:	429c      	cmp	r4, r3
1000fb6e:	d100      	bne.n	1000fb72 <at_ble_event_get+0x286>
1000fb70:	e0db      	b.n	1000fd2a <at_ble_event_get+0x43e>
1000fb72:	d808      	bhi.n	1000fb86 <at_ble_event_get+0x29a>
1000fb74:	4b3a      	ldr	r3, [pc, #232]	; (1000fc60 <at_ble_event_get+0x374>)
1000fb76:	429c      	cmp	r4, r3
1000fb78:	d100      	bne.n	1000fb7c <at_ble_event_get+0x290>
1000fb7a:	e11b      	b.n	1000fdb4 <at_ble_event_get+0x4c8>
1000fb7c:	4b39      	ldr	r3, [pc, #228]	; (1000fc64 <at_ble_event_get+0x378>)
1000fb7e:	429c      	cmp	r4, r3
1000fb80:	d100      	bne.n	1000fb84 <at_ble_event_get+0x298>
1000fb82:	e0d8      	b.n	1000fd36 <at_ble_event_get+0x44a>
1000fb84:	e09a      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000fb86:	4b38      	ldr	r3, [pc, #224]	; (1000fc68 <at_ble_event_get+0x37c>)
1000fb88:	429c      	cmp	r4, r3
1000fb8a:	d100      	bne.n	1000fb8e <at_ble_event_get+0x2a2>
1000fb8c:	e0d8      	b.n	1000fd40 <at_ble_event_get+0x454>
1000fb8e:	4b37      	ldr	r3, [pc, #220]	; (1000fc6c <at_ble_event_get+0x380>)
1000fb90:	429c      	cmp	r4, r3
1000fb92:	d100      	bne.n	1000fb96 <at_ble_event_get+0x2aa>
1000fb94:	e0db      	b.n	1000fd4e <at_ble_event_get+0x462>
1000fb96:	e091      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000fb98:	4b35      	ldr	r3, [pc, #212]	; (1000fc70 <at_ble_event_get+0x384>)
1000fb9a:	429c      	cmp	r4, r3
1000fb9c:	d100      	bne.n	1000fba0 <at_ble_event_get+0x2b4>
1000fb9e:	e0f7      	b.n	1000fd90 <at_ble_event_get+0x4a4>
1000fba0:	d876      	bhi.n	1000fc90 <at_ble_event_get+0x3a4>
1000fba2:	4b34      	ldr	r3, [pc, #208]	; (1000fc74 <at_ble_event_get+0x388>)
1000fba4:	429c      	cmp	r4, r3
1000fba6:	d100      	bne.n	1000fbaa <at_ble_event_get+0x2be>
1000fba8:	e0f8      	b.n	1000fd9c <at_ble_event_get+0x4b0>
1000fbaa:	d869      	bhi.n	1000fc80 <at_ble_event_get+0x394>
1000fbac:	4b32      	ldr	r3, [pc, #200]	; (1000fc78 <at_ble_event_get+0x38c>)
1000fbae:	429c      	cmp	r4, r3
1000fbb0:	d100      	bne.n	1000fbb4 <at_ble_event_get+0x2c8>
1000fbb2:	e0e0      	b.n	1000fd76 <at_ble_event_get+0x48a>
1000fbb4:	4b31      	ldr	r3, [pc, #196]	; (1000fc7c <at_ble_event_get+0x390>)
1000fbb6:	429c      	cmp	r4, r3
1000fbb8:	d100      	bne.n	1000fbbc <at_ble_event_get+0x2d0>
1000fbba:	e0a9      	b.n	1000fd10 <at_ble_event_get+0x424>
1000fbbc:	e07e      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000fbbe:	46c0      	nop			; (mov r8, r8)
1000fbc0:	100112f1 	.word	0x100112f1
1000fbc4:	100197b4 	.word	0x100197b4
1000fbc8:	1000eef1 	.word	0x1000eef1
1000fbcc:	100197b8 	.word	0x100197b8
1000fbd0:	100197b0 	.word	0x100197b0
1000fbd4:	100197a0 	.word	0x100197a0
1000fbd8:	1000f7d5 	.word	0x1000f7d5
1000fbdc:	1001498d 	.word	0x1001498d
1000fbe0:	0000ffff 	.word	0x0000ffff
1000fbe4:	0000fffe 	.word	0x0000fffe
1000fbe8:	1000f169 	.word	0x1000f169
1000fbec:	100112f3 	.word	0x100112f3
1000fbf0:	0000201e 	.word	0x0000201e
1000fbf4:	0000201d 	.word	0x0000201d
1000fbf8:	00000c03 	.word	0x00000c03
1000fbfc:	0000201f 	.word	0x0000201f
1000fc00:	00000d1c 	.word	0x00000d1c
1000fc04:	00000c0c 	.word	0x00000c0c
1000fc08:	00000c02 	.word	0x00000c02
1000fc0c:	00000a02 	.word	0x00000a02
1000fc10:	00000a03 	.word	0x00000a03
1000fc14:	00000c06 	.word	0x00000c06
1000fc18:	00000c04 	.word	0x00000c04
1000fc1c:	00000c05 	.word	0x00000c05
1000fc20:	00000c07 	.word	0x00000c07
1000fc24:	00000c09 	.word	0x00000c09
1000fc28:	00000c17 	.word	0x00000c17
1000fc2c:	00000c12 	.word	0x00000c12
1000fc30:	00000c0d 	.word	0x00000c0d
1000fc34:	00000c13 	.word	0x00000c13
1000fc38:	00000c15 	.word	0x00000c15
1000fc3c:	00000d08 	.word	0x00000d08
1000fc40:	00000d01 	.word	0x00000d01
1000fc44:	00000d15 	.word	0x00000d15
1000fc48:	00000e1b 	.word	0x00000e1b
1000fc4c:	00000e0f 	.word	0x00000e0f
1000fc50:	00000e03 	.word	0x00000e03
1000fc54:	00000e06 	.word	0x00000e06
1000fc58:	00000e0a 	.word	0x00000e0a
1000fc5c:	00000e15 	.word	0x00000e15
1000fc60:	00000e11 	.word	0x00000e11
1000fc64:	00000e13 	.word	0x00000e13
1000fc68:	00000e17 	.word	0x00000e17
1000fc6c:	00000e19 	.word	0x00000e19
1000fc70:	00000e27 	.word	0x00000e27
1000fc74:	00000e21 	.word	0x00000e21
1000fc78:	00000e1c 	.word	0x00000e1c
1000fc7c:	00000e1d 	.word	0x00000e1d
1000fc80:	4b9f      	ldr	r3, [pc, #636]	; (1000ff00 <at_ble_event_get+0x614>)
1000fc82:	429c      	cmp	r4, r3
1000fc84:	d07e      	beq.n	1000fd84 <at_ble_event_get+0x498>
1000fc86:	4b9f      	ldr	r3, [pc, #636]	; (1000ff04 <at_ble_event_get+0x618>)
1000fc88:	429c      	cmp	r4, r3
1000fc8a:	d100      	bne.n	1000fc8e <at_ble_event_get+0x3a2>
1000fc8c:	e08c      	b.n	1000fda8 <at_ble_event_get+0x4bc>
1000fc8e:	e015      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000fc90:	4b9d      	ldr	r3, [pc, #628]	; (1000ff08 <at_ble_event_get+0x61c>)
1000fc92:	429c      	cmp	r4, r3
1000fc94:	d100      	bne.n	1000fc98 <at_ble_event_get+0x3ac>
1000fc96:	e10a      	b.n	1000feae <at_ble_event_get+0x5c2>
1000fc98:	d808      	bhi.n	1000fcac <at_ble_event_get+0x3c0>
1000fc9a:	4b9c      	ldr	r3, [pc, #624]	; (1000ff0c <at_ble_event_get+0x620>)
1000fc9c:	429c      	cmp	r4, r3
1000fc9e:	d100      	bne.n	1000fca2 <at_ble_event_get+0x3b6>
1000fca0:	e0f7      	b.n	1000fe92 <at_ble_event_get+0x5a6>
1000fca2:	4b9b      	ldr	r3, [pc, #620]	; (1000ff10 <at_ble_event_get+0x624>)
1000fca4:	429c      	cmp	r4, r3
1000fca6:	d100      	bne.n	1000fcaa <at_ble_event_get+0x3be>
1000fca8:	e0fa      	b.n	1000fea0 <at_ble_event_get+0x5b4>
1000fcaa:	e007      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000fcac:	4b99      	ldr	r3, [pc, #612]	; (1000ff14 <at_ble_event_get+0x628>)
1000fcae:	429c      	cmp	r4, r3
1000fcb0:	d100      	bne.n	1000fcb4 <at_ble_event_get+0x3c8>
1000fcb2:	e103      	b.n	1000febc <at_ble_event_get+0x5d0>
1000fcb4:	4b98      	ldr	r3, [pc, #608]	; (1000ff18 <at_ble_event_get+0x62c>)
1000fcb6:	429c      	cmp	r4, r3
1000fcb8:	d100      	bne.n	1000fcbc <at_ble_event_get+0x3d0>
1000fcba:	e106      	b.n	1000feca <at_ble_event_get+0x5de>
1000fcbc:	2600      	movs	r6, #0
1000fcbe:	e10a      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fcc0:	1c30      	adds	r0, r6, #0
1000fcc2:	1c29      	adds	r1, r5, #0
1000fcc4:	4b95      	ldr	r3, [pc, #596]	; (1000ff1c <at_ble_event_get+0x630>)
1000fcc6:	e014      	b.n	1000fcf2 <at_ble_event_get+0x406>
1000fcc8:	1c30      	adds	r0, r6, #0
1000fcca:	1c29      	adds	r1, r5, #0
1000fccc:	4b94      	ldr	r3, [pc, #592]	; (1000ff20 <at_ble_event_get+0x634>)
1000fcce:	4798      	blx	r3
1000fcd0:	2604      	movs	r6, #4
1000fcd2:	e100      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fcd4:	1c30      	adds	r0, r6, #0
1000fcd6:	1c29      	adds	r1, r5, #0
1000fcd8:	4b92      	ldr	r3, [pc, #584]	; (1000ff24 <at_ble_event_get+0x638>)
1000fcda:	4798      	blx	r3
1000fcdc:	2601      	movs	r6, #1
1000fcde:	e0fa      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fce0:	1c30      	adds	r0, r6, #0
1000fce2:	1c29      	adds	r1, r5, #0
1000fce4:	4b90      	ldr	r3, [pc, #576]	; (1000ff28 <at_ble_event_get+0x63c>)
1000fce6:	4798      	blx	r3
1000fce8:	260f      	movs	r6, #15
1000fcea:	e0f4      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fcec:	1c30      	adds	r0, r6, #0
1000fcee:	1c29      	adds	r1, r5, #0
1000fcf0:	4b8e      	ldr	r3, [pc, #568]	; (1000ff2c <at_ble_event_get+0x640>)
1000fcf2:	4798      	blx	r3
1000fcf4:	1c06      	adds	r6, r0, #0
1000fcf6:	e0ee      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fcf8:	9801      	ldr	r0, [sp, #4]
1000fcfa:	1c31      	adds	r1, r6, #0
1000fcfc:	1c2a      	adds	r2, r5, #0
1000fcfe:	4b8c      	ldr	r3, [pc, #560]	; (1000ff30 <at_ble_event_get+0x644>)
1000fd00:	e017      	b.n	1000fd32 <at_ble_event_get+0x446>
1000fd02:	1c31      	adds	r1, r6, #0
1000fd04:	9801      	ldr	r0, [sp, #4]
1000fd06:	1c2a      	adds	r2, r5, #0
1000fd08:	4b8a      	ldr	r3, [pc, #552]	; (1000ff34 <at_ble_event_get+0x648>)
1000fd0a:	4798      	blx	r3
1000fd0c:	2611      	movs	r6, #17
1000fd0e:	e0e2      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fd10:	1c31      	adds	r1, r6, #0
1000fd12:	9801      	ldr	r0, [sp, #4]
1000fd14:	1c2a      	adds	r2, r5, #0
1000fd16:	4b88      	ldr	r3, [pc, #544]	; (1000ff38 <at_ble_event_get+0x64c>)
1000fd18:	4798      	blx	r3
1000fd1a:	2612      	movs	r6, #18
1000fd1c:	e0db      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fd1e:	1c30      	adds	r0, r6, #0
1000fd20:	1c29      	adds	r1, r5, #0
1000fd22:	4b86      	ldr	r3, [pc, #536]	; (1000ff3c <at_ble_event_get+0x650>)
1000fd24:	4798      	blx	r3
1000fd26:	2606      	movs	r6, #6
1000fd28:	e0d5      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fd2a:	1c31      	adds	r1, r6, #0
1000fd2c:	1c2a      	adds	r2, r5, #0
1000fd2e:	9801      	ldr	r0, [sp, #4]
1000fd30:	4b83      	ldr	r3, [pc, #524]	; (1000ff40 <at_ble_event_get+0x654>)
1000fd32:	4798      	blx	r3
1000fd34:	e7de      	b.n	1000fcf4 <at_ble_event_get+0x408>
1000fd36:	9801      	ldr	r0, [sp, #4]
1000fd38:	1c31      	adds	r1, r6, #0
1000fd3a:	1c2a      	adds	r2, r5, #0
1000fd3c:	4b81      	ldr	r3, [pc, #516]	; (1000ff44 <at_ble_event_get+0x658>)
1000fd3e:	e7f8      	b.n	1000fd32 <at_ble_event_get+0x446>
1000fd40:	1c31      	adds	r1, r6, #0
1000fd42:	9801      	ldr	r0, [sp, #4]
1000fd44:	1c2a      	adds	r2, r5, #0
1000fd46:	4b80      	ldr	r3, [pc, #512]	; (1000ff48 <at_ble_event_get+0x65c>)
1000fd48:	4798      	blx	r3
1000fd4a:	260d      	movs	r6, #13
1000fd4c:	e0c3      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fd4e:	1c31      	adds	r1, r6, #0
1000fd50:	9801      	ldr	r0, [sp, #4]
1000fd52:	1c2a      	adds	r2, r5, #0
1000fd54:	4b7d      	ldr	r3, [pc, #500]	; (1000ff4c <at_ble_event_get+0x660>)
1000fd56:	4798      	blx	r3
1000fd58:	260e      	movs	r6, #14
1000fd5a:	e0bc      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fd5c:	9801      	ldr	r0, [sp, #4]
1000fd5e:	1c31      	adds	r1, r6, #0
1000fd60:	1c2a      	adds	r2, r5, #0
1000fd62:	4b7b      	ldr	r3, [pc, #492]	; (1000ff50 <at_ble_event_get+0x664>)
1000fd64:	4798      	blx	r3
1000fd66:	e084      	b.n	1000fe72 <at_ble_event_get+0x586>
1000fd68:	1c31      	adds	r1, r6, #0
1000fd6a:	9801      	ldr	r0, [sp, #4]
1000fd6c:	1c2a      	adds	r2, r5, #0
1000fd6e:	4b79      	ldr	r3, [pc, #484]	; (1000ff54 <at_ble_event_get+0x668>)
1000fd70:	4798      	blx	r3
1000fd72:	260b      	movs	r6, #11
1000fd74:	e0af      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fd76:	1c31      	adds	r1, r6, #0
1000fd78:	9801      	ldr	r0, [sp, #4]
1000fd7a:	1c2a      	adds	r2, r5, #0
1000fd7c:	4b76      	ldr	r3, [pc, #472]	; (1000ff58 <at_ble_event_get+0x66c>)
1000fd7e:	4798      	blx	r3
1000fd80:	2610      	movs	r6, #16
1000fd82:	e0a8      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fd84:	1c30      	adds	r0, r6, #0
1000fd86:	1c29      	adds	r1, r5, #0
1000fd88:	4b74      	ldr	r3, [pc, #464]	; (1000ff5c <at_ble_event_get+0x670>)
1000fd8a:	4798      	blx	r3
1000fd8c:	2628      	movs	r6, #40	; 0x28
1000fd8e:	e0a2      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fd90:	1c30      	adds	r0, r6, #0
1000fd92:	1c29      	adds	r1, r5, #0
1000fd94:	4b72      	ldr	r3, [pc, #456]	; (1000ff60 <at_ble_event_get+0x674>)
1000fd96:	4798      	blx	r3
1000fd98:	2629      	movs	r6, #41	; 0x29
1000fd9a:	e09c      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fd9c:	1c30      	adds	r0, r6, #0
1000fd9e:	1c29      	adds	r1, r5, #0
1000fda0:	4b70      	ldr	r3, [pc, #448]	; (1000ff64 <at_ble_event_get+0x678>)
1000fda2:	4798      	blx	r3
1000fda4:	2627      	movs	r6, #39	; 0x27
1000fda6:	e096      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fda8:	1c30      	adds	r0, r6, #0
1000fdaa:	1c29      	adds	r1, r5, #0
1000fdac:	4b6e      	ldr	r3, [pc, #440]	; (1000ff68 <at_ble_event_get+0x67c>)
1000fdae:	4798      	blx	r3
1000fdb0:	262a      	movs	r6, #42	; 0x2a
1000fdb2:	e090      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fdb4:	9801      	ldr	r0, [sp, #4]
1000fdb6:	1c31      	adds	r1, r6, #0
1000fdb8:	1c2a      	adds	r2, r5, #0
1000fdba:	4b6c      	ldr	r3, [pc, #432]	; (1000ff6c <at_ble_event_get+0x680>)
1000fdbc:	e7b9      	b.n	1000fd32 <at_ble_event_get+0x446>
1000fdbe:	9801      	ldr	r0, [sp, #4]
1000fdc0:	1c31      	adds	r1, r6, #0
1000fdc2:	1c2a      	adds	r2, r5, #0
1000fdc4:	4b6a      	ldr	r3, [pc, #424]	; (1000ff70 <at_ble_event_get+0x684>)
1000fdc6:	e7b4      	b.n	1000fd32 <at_ble_event_get+0x446>
1000fdc8:	1c30      	adds	r0, r6, #0
1000fdca:	1c29      	adds	r1, r5, #0
1000fdcc:	4b69      	ldr	r3, [pc, #420]	; (1000ff74 <at_ble_event_get+0x688>)
1000fdce:	4798      	blx	r3
1000fdd0:	262b      	movs	r6, #43	; 0x2b
1000fdd2:	e080      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fdd4:	1c30      	adds	r0, r6, #0
1000fdd6:	1c29      	adds	r1, r5, #0
1000fdd8:	4b67      	ldr	r3, [pc, #412]	; (1000ff78 <at_ble_event_get+0x68c>)
1000fdda:	4798      	blx	r3
1000fddc:	262c      	movs	r6, #44	; 0x2c
1000fdde:	e07a      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fde0:	1c31      	adds	r1, r6, #0
1000fde2:	9801      	ldr	r0, [sp, #4]
1000fde4:	1c2a      	adds	r2, r5, #0
1000fde6:	4b65      	ldr	r3, [pc, #404]	; (1000ff7c <at_ble_event_get+0x690>)
1000fde8:	4798      	blx	r3
1000fdea:	2613      	movs	r6, #19
1000fdec:	e073      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fdee:	1c31      	adds	r1, r6, #0
1000fdf0:	9801      	ldr	r0, [sp, #4]
1000fdf2:	1c2a      	adds	r2, r5, #0
1000fdf4:	4b62      	ldr	r3, [pc, #392]	; (1000ff80 <at_ble_event_get+0x694>)
1000fdf6:	4798      	blx	r3
1000fdf8:	2614      	movs	r6, #20
1000fdfa:	e06c      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fdfc:	1c31      	adds	r1, r6, #0
1000fdfe:	9801      	ldr	r0, [sp, #4]
1000fe00:	1c2a      	adds	r2, r5, #0
1000fe02:	4b60      	ldr	r3, [pc, #384]	; (1000ff84 <at_ble_event_get+0x698>)
1000fe04:	4798      	blx	r3
1000fe06:	2615      	movs	r6, #21
1000fe08:	e065      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fe0a:	1c31      	adds	r1, r6, #0
1000fe0c:	9801      	ldr	r0, [sp, #4]
1000fe0e:	1c2a      	adds	r2, r5, #0
1000fe10:	4b5d      	ldr	r3, [pc, #372]	; (1000ff88 <at_ble_event_get+0x69c>)
1000fe12:	4798      	blx	r3
1000fe14:	2616      	movs	r6, #22
1000fe16:	e05e      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fe18:	9801      	ldr	r0, [sp, #4]
1000fe1a:	1c31      	adds	r1, r6, #0
1000fe1c:	1c2a      	adds	r2, r5, #0
1000fe1e:	4b5b      	ldr	r3, [pc, #364]	; (1000ff8c <at_ble_event_get+0x6a0>)
1000fe20:	e787      	b.n	1000fd32 <at_ble_event_get+0x446>
1000fe22:	1c31      	adds	r1, r6, #0
1000fe24:	9801      	ldr	r0, [sp, #4]
1000fe26:	1c2a      	adds	r2, r5, #0
1000fe28:	4b58      	ldr	r3, [pc, #352]	; (1000ff8c <at_ble_event_get+0x6a0>)
1000fe2a:	4798      	blx	r3
1000fe2c:	88a9      	ldrh	r1, [r5, #4]
1000fe2e:	1c06      	adds	r6, r0, #0
1000fe30:	4b57      	ldr	r3, [pc, #348]	; (1000ff90 <at_ble_event_get+0x6a4>)
1000fe32:	8828      	ldrh	r0, [r5, #0]
1000fe34:	4798      	blx	r3
1000fe36:	e04e      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fe38:	1c31      	adds	r1, r6, #0
1000fe3a:	9801      	ldr	r0, [sp, #4]
1000fe3c:	1c2a      	adds	r2, r5, #0
1000fe3e:	4b55      	ldr	r3, [pc, #340]	; (1000ff94 <at_ble_event_get+0x6a8>)
1000fe40:	4798      	blx	r3
1000fe42:	2623      	movs	r6, #35	; 0x23
1000fe44:	e047      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fe46:	9801      	ldr	r0, [sp, #4]
1000fe48:	1c31      	adds	r1, r6, #0
1000fe4a:	1c2a      	adds	r2, r5, #0
1000fe4c:	4b52      	ldr	r3, [pc, #328]	; (1000ff98 <at_ble_event_get+0x6ac>)
1000fe4e:	e770      	b.n	1000fd32 <at_ble_event_get+0x446>
1000fe50:	9b01      	ldr	r3, [sp, #4]
1000fe52:	1c30      	adds	r0, r6, #0
1000fe54:	0a1f      	lsrs	r7, r3, #8
1000fe56:	802f      	strh	r7, [r5, #0]
1000fe58:	1c29      	adds	r1, r5, #0
1000fe5a:	4b50      	ldr	r3, [pc, #320]	; (1000ff9c <at_ble_event_get+0x6b0>)
1000fe5c:	e749      	b.n	1000fcf2 <at_ble_event_get+0x406>
1000fe5e:	9801      	ldr	r0, [sp, #4]
1000fe60:	1c31      	adds	r1, r6, #0
1000fe62:	1c2a      	adds	r2, r5, #0
1000fe64:	4b4e      	ldr	r3, [pc, #312]	; (1000ffa0 <at_ble_event_get+0x6b4>)
1000fe66:	e764      	b.n	1000fd32 <at_ble_event_get+0x446>
1000fe68:	1c30      	adds	r0, r6, #0
1000fe6a:	1c29      	adds	r1, r5, #0
1000fe6c:	9a01      	ldr	r2, [sp, #4]
1000fe6e:	4b4d      	ldr	r3, [pc, #308]	; (1000ffa4 <at_ble_event_get+0x6b8>)
1000fe70:	4798      	blx	r3
1000fe72:	263b      	movs	r6, #59	; 0x3b
1000fe74:	e02f      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fe76:	1c31      	adds	r1, r6, #0
1000fe78:	9801      	ldr	r0, [sp, #4]
1000fe7a:	1c2a      	adds	r2, r5, #0
1000fe7c:	4b4a      	ldr	r3, [pc, #296]	; (1000ffa8 <at_ble_event_get+0x6bc>)
1000fe7e:	4798      	blx	r3
1000fe80:	2618      	movs	r6, #24
1000fe82:	e028      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fe84:	1c31      	adds	r1, r6, #0
1000fe86:	9801      	ldr	r0, [sp, #4]
1000fe88:	1c2a      	adds	r2, r5, #0
1000fe8a:	4b48      	ldr	r3, [pc, #288]	; (1000ffac <at_ble_event_get+0x6c0>)
1000fe8c:	4798      	blx	r3
1000fe8e:	2620      	movs	r6, #32
1000fe90:	e021      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fe92:	1c31      	adds	r1, r6, #0
1000fe94:	9801      	ldr	r0, [sp, #4]
1000fe96:	1c2a      	adds	r2, r5, #0
1000fe98:	4b45      	ldr	r3, [pc, #276]	; (1000ffb0 <at_ble_event_get+0x6c4>)
1000fe9a:	4798      	blx	r3
1000fe9c:	2633      	movs	r6, #51	; 0x33
1000fe9e:	e01a      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fea0:	1c31      	adds	r1, r6, #0
1000fea2:	9801      	ldr	r0, [sp, #4]
1000fea4:	1c2a      	adds	r2, r5, #0
1000fea6:	4b43      	ldr	r3, [pc, #268]	; (1000ffb4 <at_ble_event_get+0x6c8>)
1000fea8:	4798      	blx	r3
1000feaa:	2630      	movs	r6, #48	; 0x30
1000feac:	e013      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000feae:	1c31      	adds	r1, r6, #0
1000feb0:	9801      	ldr	r0, [sp, #4]
1000feb2:	1c2a      	adds	r2, r5, #0
1000feb4:	4b40      	ldr	r3, [pc, #256]	; (1000ffb8 <at_ble_event_get+0x6cc>)
1000feb6:	4798      	blx	r3
1000feb8:	2634      	movs	r6, #52	; 0x34
1000feba:	e00c      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000febc:	1c31      	adds	r1, r6, #0
1000febe:	9801      	ldr	r0, [sp, #4]
1000fec0:	1c2a      	adds	r2, r5, #0
1000fec2:	4b3e      	ldr	r3, [pc, #248]	; (1000ffbc <at_ble_event_get+0x6d0>)
1000fec4:	4798      	blx	r3
1000fec6:	2635      	movs	r6, #53	; 0x35
1000fec8:	e005      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000feca:	1c31      	adds	r1, r6, #0
1000fecc:	9801      	ldr	r0, [sp, #4]
1000fece:	1c2a      	adds	r2, r5, #0
1000fed0:	4b3b      	ldr	r3, [pc, #236]	; (1000ffc0 <at_ble_event_get+0x6d4>)
1000fed2:	4798      	blx	r3
1000fed4:	2632      	movs	r6, #50	; 0x32
1000fed6:	9b03      	ldr	r3, [sp, #12]
1000fed8:	701e      	strb	r6, [r3, #0]
1000feda:	2300      	movs	r3, #0
1000fedc:	9302      	str	r3, [sp, #8]
1000fede:	e57a      	b.n	1000f9d6 <at_ble_event_get+0xea>
1000fee0:	23d0      	movs	r3, #208	; 0xd0
1000fee2:	e7fb      	b.n	1000fedc <at_ble_event_get+0x5f0>
1000fee4:	9b01      	ldr	r3, [sp, #4]
1000fee6:	9e02      	ldr	r6, [sp, #8]
1000fee8:	2bbb      	cmp	r3, #187	; 0xbb
1000feea:	d000      	beq.n	1000feee <at_ble_event_get+0x602>
1000feec:	e6e6      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000feee:	e7f2      	b.n	1000fed6 <at_ble_event_get+0x5ea>
1000fef0:	9b02      	ldr	r3, [sp, #8]
1000fef2:	2b00      	cmp	r3, #0
1000fef4:	d000      	beq.n	1000fef8 <at_ble_event_get+0x60c>
1000fef6:	e56e      	b.n	1000f9d6 <at_ble_event_get+0xea>
1000fef8:	e6e0      	b.n	1000fcbc <at_ble_event_get+0x3d0>
1000fefa:	9802      	ldr	r0, [sp, #8]
1000fefc:	b007      	add	sp, #28
1000fefe:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ff00:	00000e22 	.word	0x00000e22
1000ff04:	00000e25 	.word	0x00000e25
1000ff08:	00001b05 	.word	0x00001b05
1000ff0c:	00001b01 	.word	0x00001b01
1000ff10:	00001b03 	.word	0x00001b03
1000ff14:	00001b06 	.word	0x00001b06
1000ff18:	00001b08 	.word	0x00001b08
1000ff1c:	1001211d 	.word	0x1001211d
1000ff20:	10012101 	.word	0x10012101
1000ff24:	1001239d 	.word	0x1001239d
1000ff28:	1001248d 	.word	0x1001248d
1000ff2c:	100124b1 	.word	0x100124b1
1000ff30:	10011495 	.word	0x10011495
1000ff34:	10011d15 	.word	0x10011d15
1000ff38:	10011d91 	.word	0x10011d91
1000ff3c:	1001174d 	.word	0x1001174d
1000ff40:	100117e9 	.word	0x100117e9
1000ff44:	100118c1 	.word	0x100118c1
1000ff48:	10011b49 	.word	0x10011b49
1000ff4c:	10011be9 	.word	0x10011be9
1000ff50:	10011ca1 	.word	0x10011ca1
1000ff54:	10011cc9 	.word	0x10011cc9
1000ff58:	10011cdf 	.word	0x10011cdf
1000ff5c:	10011da9 	.word	0x10011da9
1000ff60:	10011dd7 	.word	0x10011dd7
1000ff64:	10011ded 	.word	0x10011ded
1000ff68:	10011e17 	.word	0x10011e17
1000ff6c:	10011c45 	.word	0x10011c45
1000ff70:	10011c6f 	.word	0x10011c6f
1000ff74:	10010ed5 	.word	0x10010ed5
1000ff78:	10010f01 	.word	0x10010f01
1000ff7c:	100126d1 	.word	0x100126d1
1000ff80:	1001270d 	.word	0x1001270d
1000ff84:	10012755 	.word	0x10012755
1000ff88:	10012799 	.word	0x10012799
1000ff8c:	100127cd 	.word	0x100127cd
1000ff90:	10012691 	.word	0x10012691
1000ff94:	10012899 	.word	0x10012899
1000ff98:	10012821 	.word	0x10012821
1000ff9c:	10010db9 	.word	0x10010db9
1000ffa0:	10010e25 	.word	0x10010e25
1000ffa4:	10010de9 	.word	0x10010de9
1000ffa8:	100128a9 	.word	0x100128a9
1000ffac:	100128e9 	.word	0x100128e9
1000ffb0:	10012bb1 	.word	0x10012bb1
1000ffb4:	10012bbb 	.word	0x10012bbb
1000ffb8:	10012bc1 	.word	0x10012bc1
1000ffbc:	10012bc7 	.word	0x10012bc7
1000ffc0:	10012bd3 	.word	0x10012bd3

1000ffc4 <internal_event_flush>:
1000ffc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000ffc6:	490e      	ldr	r1, [pc, #56]	; (10010000 <internal_event_flush+0x3c>)
1000ffc8:	2400      	movs	r4, #0
1000ffca:	680b      	ldr	r3, [r1, #0]
1000ffcc:	1c0f      	adds	r7, r1, #0
1000ffce:	1c1e      	adds	r6, r3, #0
1000ffd0:	4a0c      	ldr	r2, [pc, #48]	; (10010004 <internal_event_flush+0x40>)
1000ffd2:	6815      	ldr	r5, [r2, #0]
1000ffd4:	9201      	str	r2, [sp, #4]
1000ffd6:	2b00      	cmp	r3, #0
1000ffd8:	d00e      	beq.n	1000fff8 <internal_event_flush+0x34>
1000ffda:	889a      	ldrh	r2, [r3, #4]
1000ffdc:	6819      	ldr	r1, [r3, #0]
1000ffde:	4282      	cmp	r2, r0
1000ffe0:	d107      	bne.n	1000fff2 <internal_event_flush+0x2e>
1000ffe2:	2c00      	cmp	r4, #0
1000ffe4:	d001      	beq.n	1000ffea <internal_event_flush+0x26>
1000ffe6:	6021      	str	r1, [r4, #0]
1000ffe8:	e000      	b.n	1000ffec <internal_event_flush+0x28>
1000ffea:	1c0e      	adds	r6, r1, #0
1000ffec:	601d      	str	r5, [r3, #0]
1000ffee:	1c1d      	adds	r5, r3, #0
1000fff0:	1c23      	adds	r3, r4, #0
1000fff2:	1c1c      	adds	r4, r3, #0
1000fff4:	1c0b      	adds	r3, r1, #0
1000fff6:	e7ee      	b.n	1000ffd6 <internal_event_flush+0x12>
1000fff8:	9b01      	ldr	r3, [sp, #4]
1000fffa:	603e      	str	r6, [r7, #0]
1000fffc:	601d      	str	r5, [r3, #0]
1000fffe:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10010000:	100197b4 	.word	0x100197b4
10010004:	100197b8 	.word	0x100197b8

10010008 <internal_conn_flush>:
10010008:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001000a:	4a12      	ldr	r2, [pc, #72]	; (10010054 <internal_conn_flush+0x4c>)
1001000c:	9000      	str	r0, [sp, #0]
1001000e:	6813      	ldr	r3, [r2, #0]
10010010:	4811      	ldr	r0, [pc, #68]	; (10010058 <internal_conn_flush+0x50>)
10010012:	1c1f      	adds	r7, r3, #0
10010014:	2100      	movs	r1, #0
10010016:	4684      	mov	ip, r0
10010018:	6804      	ldr	r4, [r0, #0]
1001001a:	9201      	str	r2, [sp, #4]
1001001c:	2b00      	cmp	r3, #0
1001001e:	d014      	beq.n	1001004a <internal_conn_flush+0x42>
10010020:	88d8      	ldrh	r0, [r3, #6]
10010022:	9a00      	ldr	r2, [sp, #0]
10010024:	681d      	ldr	r5, [r3, #0]
10010026:	0a06      	lsrs	r6, r0, #8
10010028:	4296      	cmp	r6, r2
1001002a:	d10b      	bne.n	10010044 <internal_conn_flush+0x3c>
1001002c:	26fd      	movs	r6, #253	; 0xfd
1001002e:	4006      	ands	r6, r0
10010030:	2e0c      	cmp	r6, #12
10010032:	d107      	bne.n	10010044 <internal_conn_flush+0x3c>
10010034:	2900      	cmp	r1, #0
10010036:	d001      	beq.n	1001003c <internal_conn_flush+0x34>
10010038:	600d      	str	r5, [r1, #0]
1001003a:	e000      	b.n	1001003e <internal_conn_flush+0x36>
1001003c:	1c2f      	adds	r7, r5, #0
1001003e:	601c      	str	r4, [r3, #0]
10010040:	1c1c      	adds	r4, r3, #0
10010042:	1c0b      	adds	r3, r1, #0
10010044:	1c19      	adds	r1, r3, #0
10010046:	1c2b      	adds	r3, r5, #0
10010048:	e7e8      	b.n	1001001c <internal_conn_flush+0x14>
1001004a:	9b01      	ldr	r3, [sp, #4]
1001004c:	601f      	str	r7, [r3, #0]
1001004e:	4663      	mov	r3, ip
10010050:	601c      	str	r4, [r3, #0]
10010052:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10010054:	100197b4 	.word	0x100197b4
10010058:	100197b8 	.word	0x100197b8

1001005c <at_ble_device_name_set>:
1001005c:	b530      	push	{r4, r5, lr}
1001005e:	23cf      	movs	r3, #207	; 0xcf
10010060:	2800      	cmp	r0, #0
10010062:	d010      	beq.n	10010086 <at_ble_device_name_set+0x2a>
10010064:	1e4a      	subs	r2, r1, #1
10010066:	2a1f      	cmp	r2, #31
10010068:	d80d      	bhi.n	10010086 <at_ble_device_name_set+0x2a>
1001006a:	4a08      	ldr	r2, [pc, #32]	; (1001008c <at_ble_device_name_set+0x30>)
1001006c:	1c13      	adds	r3, r2, #0
1001006e:	33aa      	adds	r3, #170	; 0xaa
10010070:	8019      	strh	r1, [r3, #0]
10010072:	2300      	movs	r3, #0
10010074:	1c1c      	adds	r4, r3, #0
10010076:	5cc5      	ldrb	r5, [r0, r3]
10010078:	34ac      	adds	r4, #172	; 0xac
1001007a:	3301      	adds	r3, #1
1001007c:	5515      	strb	r5, [r2, r4]
1001007e:	b2dc      	uxtb	r4, r3
10010080:	428c      	cmp	r4, r1
10010082:	d3f7      	bcc.n	10010074 <at_ble_device_name_set+0x18>
10010084:	2300      	movs	r3, #0
10010086:	1c18      	adds	r0, r3, #0
10010088:	bd30      	pop	{r4, r5, pc}
1001008a:	46c0      	nop			; (mov r8, r8)
1001008c:	1001a746 	.word	0x1001a746

10010090 <at_ble_addr_get>:
10010090:	b510      	push	{r4, lr}
10010092:	1c04      	adds	r4, r0, #0
10010094:	20cf      	movs	r0, #207	; 0xcf
10010096:	2c00      	cmp	r4, #0
10010098:	d006      	beq.n	100100a8 <at_ble_addr_get+0x18>
1001009a:	4b04      	ldr	r3, [pc, #16]	; (100100ac <at_ble_addr_get+0x1c>)
1001009c:	38ce      	subs	r0, #206	; 0xce
1001009e:	1c21      	adds	r1, r4, #0
100100a0:	4798      	blx	r3
100100a2:	4b03      	ldr	r3, [pc, #12]	; (100100b0 <at_ble_addr_get+0x20>)
100100a4:	791b      	ldrb	r3, [r3, #4]
100100a6:	7023      	strb	r3, [r4, #0]
100100a8:	bd10      	pop	{r4, pc}
100100aa:	46c0      	nop			; (mov r8, r8)
100100ac:	10011fb1 	.word	0x10011fb1
100100b0:	1001a746 	.word	0x1001a746

100100b4 <at_ble_set_dev_config>:
100100b4:	b5f0      	push	{r4, r5, r6, r7, lr}
100100b6:	7906      	ldrb	r6, [r0, #4]
100100b8:	b089      	sub	sp, #36	; 0x24
100100ba:	25cf      	movs	r5, #207	; 0xcf
100100bc:	2e03      	cmp	r6, #3
100100be:	d838      	bhi.n	10010132 <at_ble_set_dev_config+0x7e>
100100c0:	7803      	ldrb	r3, [r0, #0]
100100c2:	3511      	adds	r5, #17
100100c4:	2b0f      	cmp	r3, #15
100100c6:	d834      	bhi.n	10010132 <at_ble_set_dev_config+0x7e>
100100c8:	2380      	movs	r3, #128	; 0x80
100100ca:	8c87      	ldrh	r7, [r0, #36]	; 0x24
100100cc:	3d11      	subs	r5, #17
100100ce:	009b      	lsls	r3, r3, #2
100100d0:	429f      	cmp	r7, r3
100100d2:	d82e      	bhi.n	10010132 <at_ble_set_dev_config+0x7e>
100100d4:	7fc5      	ldrb	r5, [r0, #31]
100100d6:	7f83      	ldrb	r3, [r0, #30]
100100d8:	01ad      	lsls	r5, r5, #6
100100da:	015b      	lsls	r3, r3, #5
100100dc:	431d      	orrs	r5, r3
100100de:	7ec3      	ldrb	r3, [r0, #27]
100100e0:	431d      	orrs	r5, r3
100100e2:	7f43      	ldrb	r3, [r0, #29]
100100e4:	011b      	lsls	r3, r3, #4
100100e6:	431d      	orrs	r5, r3
100100e8:	7f03      	ldrb	r3, [r0, #28]
100100ea:	009b      	lsls	r3, r3, #2
100100ec:	431d      	orrs	r5, r3
100100ee:	4b12      	ldr	r3, [pc, #72]	; (10010138 <at_ble_set_dev_config+0x84>)
100100f0:	b2ed      	uxtb	r5, r5
100100f2:	711e      	strb	r6, [r3, #4]
100100f4:	7903      	ldrb	r3, [r0, #4]
100100f6:	3b02      	subs	r3, #2
100100f8:	2b01      	cmp	r3, #1
100100fa:	d801      	bhi.n	10010100 <at_ble_set_dev_config+0x4c>
100100fc:	2302      	movs	r3, #2
100100fe:	7103      	strb	r3, [r0, #4]
10010100:	1c04      	adds	r4, r0, #0
10010102:	1c23      	adds	r3, r4, #0
10010104:	330b      	adds	r3, #11
10010106:	8861      	ldrh	r1, [r4, #2]
10010108:	9307      	str	r3, [sp, #28]
1001010a:	7923      	ldrb	r3, [r4, #4]
1001010c:	7800      	ldrb	r0, [r0, #0]
1001010e:	9300      	str	r3, [sp, #0]
10010110:	9501      	str	r5, [sp, #4]
10010112:	8c25      	ldrh	r5, [r4, #32]
10010114:	1d62      	adds	r2, r4, #5
10010116:	9502      	str	r5, [sp, #8]
10010118:	8c65      	ldrh	r5, [r4, #34]	; 0x22
1001011a:	9b07      	ldr	r3, [sp, #28]
1001011c:	9503      	str	r5, [sp, #12]
1001011e:	9704      	str	r7, [sp, #16]
10010120:	4d06      	ldr	r5, [pc, #24]	; (1001013c <at_ble_set_dev_config+0x88>)
10010122:	47a8      	blx	r5
10010124:	7126      	strb	r6, [r4, #4]
10010126:	1c05      	adds	r5, r0, #0
10010128:	1c21      	adds	r1, r4, #0
1001012a:	4803      	ldr	r0, [pc, #12]	; (10010138 <at_ble_set_dev_config+0x84>)
1001012c:	2226      	movs	r2, #38	; 0x26
1001012e:	4b04      	ldr	r3, [pc, #16]	; (10010140 <at_ble_set_dev_config+0x8c>)
10010130:	4798      	blx	r3
10010132:	1c28      	adds	r0, r5, #0
10010134:	b009      	add	sp, #36	; 0x24
10010136:	bdf0      	pop	{r4, r5, r6, r7, pc}
10010138:	1001a746 	.word	0x1001a746
1001013c:	10011ea9 	.word	0x10011ea9
10010140:	1001497b 	.word	0x1001497b

10010144 <at_ble_init>:
10010144:	b5f0      	push	{r4, r5, r6, r7, lr}
10010146:	b087      	sub	sp, #28
10010148:	af03      	add	r7, sp, #12
1001014a:	4954      	ldr	r1, [pc, #336]	; (1001029c <at_ble_init+0x158>)
1001014c:	220b      	movs	r2, #11
1001014e:	4b54      	ldr	r3, [pc, #336]	; (100102a0 <at_ble_init+0x15c>)
10010150:	1c04      	adds	r4, r0, #0
10010152:	1c38      	adds	r0, r7, #0
10010154:	4798      	blx	r3
10010156:	2205      	movs	r2, #5
10010158:	4b52      	ldr	r3, [pc, #328]	; (100102a4 <at_ble_init+0x160>)
1001015a:	2640      	movs	r6, #64	; 0x40
1001015c:	801a      	strh	r2, [r3, #0]
1001015e:	2300      	movs	r3, #0
10010160:	4a51      	ldr	r2, [pc, #324]	; (100102a8 <at_ble_init+0x164>)
10010162:	6013      	str	r3, [r2, #0]
10010164:	4a51      	ldr	r2, [pc, #324]	; (100102ac <at_ble_init+0x168>)
10010166:	7013      	strb	r3, [r2, #0]
10010168:	4a51      	ldr	r2, [pc, #324]	; (100102b0 <at_ble_init+0x16c>)
1001016a:	7013      	strb	r3, [r2, #0]
1001016c:	4b51      	ldr	r3, [pc, #324]	; (100102b4 <at_ble_init+0x170>)
1001016e:	4798      	blx	r3
10010170:	4b51      	ldr	r3, [pc, #324]	; (100102b8 <at_ble_init+0x174>)
10010172:	4798      	blx	r3
10010174:	4b51      	ldr	r3, [pc, #324]	; (100102bc <at_ble_init+0x178>)
10010176:	4798      	blx	r3
10010178:	4b51      	ldr	r3, [pc, #324]	; (100102c0 <at_ble_init+0x17c>)
1001017a:	4798      	blx	r3
1001017c:	2c00      	cmp	r4, #0
1001017e:	d100      	bne.n	10010182 <at_ble_init+0x3e>
10010180:	e089      	b.n	10010296 <at_ble_init+0x152>
10010182:	68a3      	ldr	r3, [r4, #8]
10010184:	2b00      	cmp	r3, #0
10010186:	d100      	bne.n	1001018a <at_ble_init+0x46>
10010188:	e085      	b.n	10010296 <at_ble_init+0x152>
1001018a:	6923      	ldr	r3, [r4, #16]
1001018c:	2b00      	cmp	r3, #0
1001018e:	d100      	bne.n	10010192 <at_ble_init+0x4e>
10010190:	e081      	b.n	10010296 <at_ble_init+0x152>
10010192:	6820      	ldr	r0, [r4, #0]
10010194:	2800      	cmp	r0, #0
10010196:	d102      	bne.n	1001019e <at_ble_init+0x5a>
10010198:	6863      	ldr	r3, [r4, #4]
1001019a:	2b00      	cmp	r3, #0
1001019c:	d17b      	bne.n	10010296 <at_ble_init+0x152>
1001019e:	4b49      	ldr	r3, [pc, #292]	; (100102c4 <at_ble_init+0x180>)
100101a0:	6861      	ldr	r1, [r4, #4]
100101a2:	4798      	blx	r3
100101a4:	4b48      	ldr	r3, [pc, #288]	; (100102c8 <at_ble_init+0x184>)
100101a6:	4798      	blx	r3
100101a8:	2801      	cmp	r0, #1
100101aa:	d901      	bls.n	100101b0 <at_ble_init+0x6c>
100101ac:	26e2      	movs	r6, #226	; 0xe2
100101ae:	e072      	b.n	10010296 <at_ble_init+0x152>
100101b0:	4846      	ldr	r0, [pc, #280]	; (100102cc <at_ble_init+0x188>)
100101b2:	4b47      	ldr	r3, [pc, #284]	; (100102d0 <at_ble_init+0x18c>)
100101b4:	4798      	blx	r3
100101b6:	2800      	cmp	r0, #0
100101b8:	d1f8      	bne.n	100101ac <at_ble_init+0x68>
100101ba:	1c20      	adds	r0, r4, #0
100101bc:	4b45      	ldr	r3, [pc, #276]	; (100102d4 <at_ble_init+0x190>)
100101be:	4798      	blx	r3
100101c0:	68e0      	ldr	r0, [r4, #12]
100101c2:	68a1      	ldr	r1, [r4, #8]
100101c4:	4b44      	ldr	r3, [pc, #272]	; (100102d8 <at_ble_init+0x194>)
100101c6:	4798      	blx	r3
100101c8:	466b      	mov	r3, sp
100101ca:	2201      	movs	r2, #1
100101cc:	1cdc      	adds	r4, r3, #3
100101ce:	1c20      	adds	r0, r4, #0
100101d0:	a901      	add	r1, sp, #4
100101d2:	4252      	negs	r2, r2
100101d4:	4b41      	ldr	r3, [pc, #260]	; (100102dc <at_ble_init+0x198>)
100101d6:	4798      	blx	r3
100101d8:	2800      	cmp	r0, #0
100101da:	d102      	bne.n	100101e2 <at_ble_init+0x9e>
100101dc:	7823      	ldrb	r3, [r4, #0]
100101de:	2b39      	cmp	r3, #57	; 0x39
100101e0:	d1f2      	bne.n	100101c8 <at_ble_init+0x84>
100101e2:	4b3f      	ldr	r3, [pc, #252]	; (100102e0 <at_ble_init+0x19c>)
100101e4:	4798      	blx	r3
100101e6:	1e06      	subs	r6, r0, #0
100101e8:	d155      	bne.n	10010296 <at_ble_init+0x152>
100101ea:	1c03      	adds	r3, r0, #0
100101ec:	2101      	movs	r1, #1
100101ee:	4a3d      	ldr	r2, [pc, #244]	; (100102e4 <at_ble_init+0x1a0>)
100101f0:	4249      	negs	r1, r1
100101f2:	189a      	adds	r2, r3, r2
100101f4:	3312      	adds	r3, #18
100101f6:	8151      	strh	r1, [r2, #10]
100101f8:	2b90      	cmp	r3, #144	; 0x90
100101fa:	d1f7      	bne.n	100101ec <at_ble_init+0xa8>
100101fc:	4c3a      	ldr	r4, [pc, #232]	; (100102e8 <at_ble_init+0x1a4>)
100101fe:	3b81      	subs	r3, #129	; 0x81
10010200:	7023      	strb	r3, [r4, #0]
10010202:	4b3a      	ldr	r3, [pc, #232]	; (100102ec <at_ble_init+0x1a8>)
10010204:	4a3a      	ldr	r2, [pc, #232]	; (100102f0 <at_ble_init+0x1ac>)
10010206:	8063      	strh	r3, [r4, #2]
10010208:	2300      	movs	r3, #0
1001020a:	7123      	strb	r3, [r4, #4]
1001020c:	3301      	adds	r3, #1
1001020e:	1e58      	subs	r0, r3, #1
10010210:	0119      	lsls	r1, r3, #4
10010212:	4301      	orrs	r1, r0
10010214:	3302      	adds	r3, #2
10010216:	7011      	strb	r1, [r2, #0]
10010218:	3201      	adds	r2, #1
1001021a:	2b21      	cmp	r3, #33	; 0x21
1001021c:	d1f7      	bne.n	1001020e <at_ble_init+0xca>
1001021e:	33e0      	adds	r3, #224	; 0xe0
10010220:	33ff      	adds	r3, #255	; 0xff
10010222:	84a3      	strh	r3, [r4, #36]	; 0x24
10010224:	1c23      	adds	r3, r4, #0
10010226:	2500      	movs	r5, #0
10010228:	3373      	adds	r3, #115	; 0x73
1001022a:	701d      	strb	r5, [r3, #0]
1001022c:	1c23      	adds	r3, r4, #0
1001022e:	3372      	adds	r3, #114	; 0x72
10010230:	701d      	strb	r5, [r3, #0]
10010232:	1c23      	adds	r3, r4, #0
10010234:	3376      	adds	r3, #118	; 0x76
10010236:	701d      	strb	r5, [r3, #0]
10010238:	1c23      	adds	r3, r4, #0
1001023a:	33cc      	adds	r3, #204	; 0xcc
1001023c:	801d      	strh	r5, [r3, #0]
1001023e:	1c22      	adds	r2, r4, #0
10010240:	23a0      	movs	r3, #160	; 0xa0
10010242:	32d0      	adds	r2, #208	; 0xd0
10010244:	005b      	lsls	r3, r3, #1
10010246:	8013      	strh	r3, [r2, #0]
10010248:	1c22      	adds	r2, r4, #0
1001024a:	32ce      	adds	r2, #206	; 0xce
1001024c:	8013      	strh	r3, [r2, #0]
1001024e:	1c23      	adds	r3, r4, #0
10010250:	33d2      	adds	r3, #210	; 0xd2
10010252:	801d      	strh	r5, [r3, #0]
10010254:	22fa      	movs	r2, #250	; 0xfa
10010256:	1c23      	adds	r3, r4, #0
10010258:	0052      	lsls	r2, r2, #1
1001025a:	33d4      	adds	r3, #212	; 0xd4
1001025c:	801a      	strh	r2, [r3, #0]
1001025e:	1c23      	adds	r3, r4, #0
10010260:	33d6      	adds	r3, #214	; 0xd6
10010262:	701d      	strb	r5, [r3, #0]
10010264:	1c20      	adds	r0, r4, #0
10010266:	4b23      	ldr	r3, [pc, #140]	; (100102f4 <at_ble_init+0x1b0>)
10010268:	76e5      	strb	r5, [r4, #27]
1001026a:	7725      	strb	r5, [r4, #28]
1001026c:	7765      	strb	r5, [r4, #29]
1001026e:	77a5      	strb	r5, [r4, #30]
10010270:	77e5      	strb	r5, [r4, #31]
10010272:	8425      	strh	r5, [r4, #32]
10010274:	8465      	strh	r5, [r4, #34]	; 0x22
10010276:	4798      	blx	r3
10010278:	1c23      	adds	r3, r4, #0
1001027a:	2207      	movs	r2, #7
1001027c:	3374      	adds	r3, #116	; 0x74
1001027e:	701a      	strb	r2, [r3, #0]
10010280:	1c23      	adds	r3, r4, #0
10010282:	3204      	adds	r2, #4
10010284:	33aa      	adds	r3, #170	; 0xaa
10010286:	801a      	strh	r2, [r3, #0]
10010288:	1c2b      	adds	r3, r5, #0
1001028a:	5d7a      	ldrb	r2, [r7, r5]
1001028c:	33ac      	adds	r3, #172	; 0xac
1001028e:	3501      	adds	r5, #1
10010290:	54e2      	strb	r2, [r4, r3]
10010292:	2d0b      	cmp	r5, #11
10010294:	d1f8      	bne.n	10010288 <at_ble_init+0x144>
10010296:	1c30      	adds	r0, r6, #0
10010298:	b007      	add	sp, #28
1001029a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001029c:	10017b08 	.word	0x10017b08
100102a0:	1001497b 	.word	0x1001497b
100102a4:	1001a6b4 	.word	0x1001a6b4
100102a8:	10019864 	.word	0x10019864
100102ac:	100197c4 	.word	0x100197c4
100102b0:	10017d30 	.word	0x10017d30
100102b4:	100128f9 	.word	0x100128f9
100102b8:	100105b5 	.word	0x100105b5
100102bc:	10010c15 	.word	0x10010c15
100102c0:	10010ec9 	.word	0x10010ec9
100102c4:	10010c51 	.word	0x10010c51
100102c8:	1000ec01 	.word	0x1000ec01
100102cc:	100111c9 	.word	0x100111c9
100102d0:	1000ee45 	.word	0x1000ee45
100102d4:	10011271 	.word	0x10011271
100102d8:	1000f831 	.word	0x1000f831
100102dc:	1000f8ed 	.word	0x1000f8ed
100102e0:	10011e39 	.word	0x10011e39
100102e4:	1001a6b6 	.word	0x1001a6b6
100102e8:	1001a746 	.word	0x1001a746
100102ec:	00003a98 	.word	0x00003a98
100102f0:	1001a751 	.word	0x1001a751
100102f4:	100100b5 	.word	0x100100b5

100102f8 <at_ble_addr_set>:
100102f8:	b538      	push	{r3, r4, r5, lr}
100102fa:	1c45      	adds	r5, r0, #1
100102fc:	1c03      	adds	r3, r0, #0
100102fe:	20cf      	movs	r0, #207	; 0xcf
10010300:	2d00      	cmp	r5, #0
10010302:	d018      	beq.n	10010336 <at_ble_addr_set+0x3e>
10010304:	781a      	ldrb	r2, [r3, #0]
10010306:	2a03      	cmp	r2, #3
10010308:	d815      	bhi.n	10010336 <at_ble_addr_set+0x3e>
1001030a:	2a01      	cmp	r2, #1
1001030c:	d102      	bne.n	10010314 <at_ble_addr_set+0x1c>
1001030e:	785a      	ldrb	r2, [r3, #1]
10010310:	2a00      	cmp	r2, #0
10010312:	d010      	beq.n	10010336 <at_ble_addr_set+0x3e>
10010314:	1c1c      	adds	r4, r3, #0
10010316:	1c29      	adds	r1, r5, #0
10010318:	2206      	movs	r2, #6
1001031a:	4b07      	ldr	r3, [pc, #28]	; (10010338 <at_ble_addr_set+0x40>)
1001031c:	4807      	ldr	r0, [pc, #28]	; (1001033c <at_ble_addr_set+0x44>)
1001031e:	4798      	blx	r3
10010320:	7823      	ldrb	r3, [r4, #0]
10010322:	4807      	ldr	r0, [pc, #28]	; (10010340 <at_ble_addr_set+0x48>)
10010324:	7103      	strb	r3, [r0, #4]
10010326:	4b07      	ldr	r3, [pc, #28]	; (10010344 <at_ble_addr_set+0x4c>)
10010328:	4798      	blx	r3
1001032a:	7823      	ldrb	r3, [r4, #0]
1001032c:	2b00      	cmp	r3, #0
1001032e:	d102      	bne.n	10010336 <at_ble_addr_set+0x3e>
10010330:	1c28      	adds	r0, r5, #0
10010332:	4b05      	ldr	r3, [pc, #20]	; (10010348 <at_ble_addr_set+0x50>)
10010334:	4798      	blx	r3
10010336:	bd38      	pop	{r3, r4, r5, pc}
10010338:	1001497b 	.word	0x1001497b
1001033c:	1001a74b 	.word	0x1001a74b
10010340:	1001a746 	.word	0x1001a746
10010344:	100100b5 	.word	0x100100b5
10010348:	100112f5 	.word	0x100112f5

1001034c <at_ble_adv_data_set>:
1001034c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1001034e:	4684      	mov	ip, r0
10010350:	1c0f      	adds	r7, r1, #0
10010352:	1c16      	adds	r6, r2, #0
10010354:	1c1c      	adds	r4, r3, #0
10010356:	2800      	cmp	r0, #0
10010358:	d102      	bne.n	10010360 <at_ble_adv_data_set+0x14>
1001035a:	20e2      	movs	r0, #226	; 0xe2
1001035c:	2a00      	cmp	r2, #0
1001035e:	d02b      	beq.n	100103b8 <at_ble_adv_data_set+0x6c>
10010360:	20cf      	movs	r0, #207	; 0xcf
10010362:	2f1f      	cmp	r7, #31
10010364:	d828      	bhi.n	100103b8 <at_ble_adv_data_set+0x6c>
10010366:	2c1f      	cmp	r4, #31
10010368:	d826      	bhi.n	100103b8 <at_ble_adv_data_set+0x6c>
1001036a:	4663      	mov	r3, ip
1001036c:	2b00      	cmp	r3, #0
1001036e:	d00e      	beq.n	1001038e <at_ble_adv_data_set+0x42>
10010370:	4812      	ldr	r0, [pc, #72]	; (100103bc <at_ble_adv_data_set+0x70>)
10010372:	4d13      	ldr	r5, [pc, #76]	; (100103c0 <at_ble_adv_data_set+0x74>)
10010374:	2f00      	cmp	r7, #0
10010376:	d104      	bne.n	10010382 <at_ble_adv_data_set+0x36>
10010378:	1c39      	adds	r1, r7, #0
1001037a:	221f      	movs	r2, #31
1001037c:	4b11      	ldr	r3, [pc, #68]	; (100103c4 <at_ble_adv_data_set+0x78>)
1001037e:	4798      	blx	r3
10010380:	e003      	b.n	1001038a <at_ble_adv_data_set+0x3e>
10010382:	4661      	mov	r1, ip
10010384:	1c3a      	adds	r2, r7, #0
10010386:	4b10      	ldr	r3, [pc, #64]	; (100103c8 <at_ble_adv_data_set+0x7c>)
10010388:	4798      	blx	r3
1001038a:	3572      	adds	r5, #114	; 0x72
1001038c:	702f      	strb	r7, [r5, #0]
1001038e:	1e30      	subs	r0, r6, #0
10010390:	d012      	beq.n	100103b8 <at_ble_adv_data_set+0x6c>
10010392:	4d0b      	ldr	r5, [pc, #44]	; (100103c0 <at_ble_adv_data_set+0x74>)
10010394:	480d      	ldr	r0, [pc, #52]	; (100103cc <at_ble_adv_data_set+0x80>)
10010396:	2c00      	cmp	r4, #0
10010398:	d107      	bne.n	100103aa <at_ble_adv_data_set+0x5e>
1001039a:	1c21      	adds	r1, r4, #0
1001039c:	221f      	movs	r2, #31
1001039e:	4b09      	ldr	r3, [pc, #36]	; (100103c4 <at_ble_adv_data_set+0x78>)
100103a0:	3573      	adds	r5, #115	; 0x73
100103a2:	4798      	blx	r3
100103a4:	702c      	strb	r4, [r5, #0]
100103a6:	1c20      	adds	r0, r4, #0
100103a8:	e006      	b.n	100103b8 <at_ble_adv_data_set+0x6c>
100103aa:	1c31      	adds	r1, r6, #0
100103ac:	1c22      	adds	r2, r4, #0
100103ae:	4b06      	ldr	r3, [pc, #24]	; (100103c8 <at_ble_adv_data_set+0x7c>)
100103b0:	4798      	blx	r3
100103b2:	2000      	movs	r0, #0
100103b4:	3573      	adds	r5, #115	; 0x73
100103b6:	702c      	strb	r4, [r5, #0]
100103b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100103ba:	46c0      	nop			; (mov r8, r8)
100103bc:	1001a77a 	.word	0x1001a77a
100103c0:	1001a746 	.word	0x1001a746
100103c4:	1001498d 	.word	0x1001498d
100103c8:	1001497b 	.word	0x1001497b
100103cc:	1001a799 	.word	0x1001a799

100103d0 <at_ble_adv_start>:
100103d0:	b5f0      	push	{r4, r5, r6, r7, lr}
100103d2:	b091      	sub	sp, #68	; 0x44
100103d4:	1c1f      	adds	r7, r3, #0
100103d6:	ab16      	add	r3, sp, #88	; 0x58
100103d8:	881d      	ldrh	r5, [r3, #0]
100103da:	ab17      	add	r3, sp, #92	; 0x5c
100103dc:	881b      	ldrh	r3, [r3, #0]
100103de:	910d      	str	r1, [sp, #52]	; 0x34
100103e0:	930e      	str	r3, [sp, #56]	; 0x38
100103e2:	ab18      	add	r3, sp, #96	; 0x60
100103e4:	781b      	ldrb	r3, [r3, #0]
100103e6:	1c04      	adds	r4, r0, #0
100103e8:	930f      	str	r3, [sp, #60]	; 0x3c
100103ea:	4b42      	ldr	r3, [pc, #264]	; (100104f4 <at_ble_adv_start+0x124>)
100103ec:	1c16      	adds	r6, r2, #0
100103ee:	3373      	adds	r3, #115	; 0x73
100103f0:	781b      	ldrb	r3, [r3, #0]
100103f2:	20cf      	movs	r0, #207	; 0xcf
100103f4:	930c      	str	r3, [sp, #48]	; 0x30
100103f6:	2c01      	cmp	r4, #1
100103f8:	d103      	bne.n	10010402 <at_ble_adv_start+0x32>
100103fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
100103fc:	2b00      	cmp	r3, #0
100103fe:	d176      	bne.n	100104ee <at_ble_adv_start+0x11e>
10010400:	e024      	b.n	1001044c <at_ble_adv_start+0x7c>
10010402:	2c04      	cmp	r4, #4
10010404:	d873      	bhi.n	100104ee <at_ble_adv_start+0x11e>
10010406:	2380      	movs	r3, #128	; 0x80
10010408:	01db      	lsls	r3, r3, #7
1001040a:	429d      	cmp	r5, r3
1001040c:	d86f      	bhi.n	100104ee <at_ble_adv_start+0x11e>
1001040e:	2c00      	cmp	r4, #0
10010410:	d102      	bne.n	10010418 <at_ble_adv_start+0x48>
10010412:	2d1f      	cmp	r5, #31
10010414:	d96b      	bls.n	100104ee <at_ble_adv_start+0x11e>
10010416:	e003      	b.n	10010420 <at_ble_adv_start+0x50>
10010418:	2d9f      	cmp	r5, #159	; 0x9f
1001041a:	d801      	bhi.n	10010420 <at_ble_adv_start+0x50>
1001041c:	2c01      	cmp	r4, #1
1001041e:	d166      	bne.n	100104ee <at_ble_adv_start+0x11e>
10010420:	2f00      	cmp	r7, #0
10010422:	d009      	beq.n	10010438 <at_ble_adv_start+0x68>
10010424:	9b0d      	ldr	r3, [sp, #52]	; 0x34
10010426:	20cf      	movs	r0, #207	; 0xcf
10010428:	3b01      	subs	r3, #1
1001042a:	2b01      	cmp	r3, #1
1001042c:	d95f      	bls.n	100104ee <at_ble_adv_start+0x11e>
1001042e:	2c01      	cmp	r4, #1
10010430:	d102      	bne.n	10010438 <at_ble_adv_start+0x68>
10010432:	2d00      	cmp	r5, #0
10010434:	d100      	bne.n	10010438 <at_ble_adv_start+0x68>
10010436:	3520      	adds	r5, #32
10010438:	4b2f      	ldr	r3, [pc, #188]	; (100104f8 <at_ble_adv_start+0x128>)
1001043a:	4798      	blx	r3
1001043c:	1c01      	adds	r1, r0, #0
1001043e:	2e00      	cmp	r6, #0
10010440:	d043      	beq.n	100104ca <at_ble_adv_start+0xfa>
10010442:	7833      	ldrb	r3, [r6, #0]
10010444:	1e60      	subs	r0, r4, #1
10010446:	2b00      	cmp	r3, #0
10010448:	d109      	bne.n	1001045e <at_ble_adv_start+0x8e>
1001044a:	e03b      	b.n	100104c4 <at_ble_adv_start+0xf4>
1001044c:	2380      	movs	r3, #128	; 0x80
1001044e:	01db      	lsls	r3, r3, #7
10010450:	429d      	cmp	r5, r3
10010452:	d84c      	bhi.n	100104ee <at_ble_adv_start+0x11e>
10010454:	2e00      	cmp	r6, #0
10010456:	d04a      	beq.n	100104ee <at_ble_adv_start+0x11e>
10010458:	2f00      	cmp	r7, #0
1001045a:	d1e3      	bne.n	10010424 <at_ble_adv_start+0x54>
1001045c:	e02b      	b.n	100104b6 <at_ble_adv_start+0xe6>
1001045e:	2301      	movs	r3, #1
10010460:	2803      	cmp	r0, #3
10010462:	d93a      	bls.n	100104da <at_ble_adv_start+0x10a>
10010464:	200d      	movs	r0, #13
10010466:	1c72      	adds	r2, r6, #1
10010468:	e002      	b.n	10010470 <at_ble_adv_start+0xa0>
1001046a:	200e      	movs	r0, #14
1001046c:	1e32      	subs	r2, r6, #0
1001046e:	d1fa      	bne.n	10010466 <at_ble_adv_start+0x96>
10010470:	4c20      	ldr	r4, [pc, #128]	; (100104f4 <at_ble_adv_start+0x124>)
10010472:	3474      	adds	r4, #116	; 0x74
10010474:	7826      	ldrb	r6, [r4, #0]
10010476:	2407      	movs	r4, #7
10010478:	2e00      	cmp	r6, #0
1001047a:	d000      	beq.n	1001047e <at_ble_adv_start+0xae>
1001047c:	1c34      	adds	r4, r6, #0
1001047e:	9200      	str	r2, [sp, #0]
10010480:	9a0d      	ldr	r2, [sp, #52]	; 0x34
10010482:	9403      	str	r4, [sp, #12]
10010484:	9204      	str	r2, [sp, #16]
10010486:	4a1b      	ldr	r2, [pc, #108]	; (100104f4 <at_ble_adv_start+0x124>)
10010488:	9501      	str	r5, [sp, #4]
1001048a:	9502      	str	r5, [sp, #8]
1001048c:	9705      	str	r7, [sp, #20]
1001048e:	3272      	adds	r2, #114	; 0x72
10010490:	7812      	ldrb	r2, [r2, #0]
10010492:	9c0e      	ldr	r4, [sp, #56]	; 0x38
10010494:	9206      	str	r2, [sp, #24]
10010496:	4a19      	ldr	r2, [pc, #100]	; (100104fc <at_ble_adv_start+0x12c>)
10010498:	9207      	str	r2, [sp, #28]
1001049a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1001049c:	9208      	str	r2, [sp, #32]
1001049e:	4a18      	ldr	r2, [pc, #96]	; (10010500 <at_ble_adv_start+0x130>)
100104a0:	9209      	str	r2, [sp, #36]	; 0x24
100104a2:	2264      	movs	r2, #100	; 0x64
100104a4:	4362      	muls	r2, r4
100104a6:	b292      	uxth	r2, r2
100104a8:	920a      	str	r2, [sp, #40]	; 0x28
100104aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
100104ac:	4c15      	ldr	r4, [pc, #84]	; (10010504 <at_ble_adv_start+0x134>)
100104ae:	920b      	str	r2, [sp, #44]	; 0x2c
100104b0:	4a15      	ldr	r2, [pc, #84]	; (10010508 <at_ble_adv_start+0x138>)
100104b2:	47a0      	blx	r4
100104b4:	e01b      	b.n	100104ee <at_ble_adv_start+0x11e>
100104b6:	2d00      	cmp	r5, #0
100104b8:	d1be      	bne.n	10010438 <at_ble_adv_start+0x68>
100104ba:	4b0f      	ldr	r3, [pc, #60]	; (100104f8 <at_ble_adv_start+0x128>)
100104bc:	4798      	blx	r3
100104be:	2520      	movs	r5, #32
100104c0:	1c01      	adds	r1, r0, #0
100104c2:	e7be      	b.n	10010442 <at_ble_adv_start+0x72>
100104c4:	2803      	cmp	r0, #3
100104c6:	d8cd      	bhi.n	10010464 <at_ble_adv_start+0x94>
100104c8:	e006      	b.n	100104d8 <at_ble_adv_start+0x108>
100104ca:	1e60      	subs	r0, r4, #1
100104cc:	2803      	cmp	r0, #3
100104ce:	d903      	bls.n	100104d8 <at_ble_adv_start+0x108>
100104d0:	1c33      	adds	r3, r6, #0
100104d2:	200d      	movs	r0, #13
100104d4:	1c32      	adds	r2, r6, #0
100104d6:	e7cb      	b.n	10010470 <at_ble_adv_start+0xa0>
100104d8:	2300      	movs	r3, #0
100104da:	f002 fb7f 	bl	10012bdc <__gnu_thumb1_case_sqi>
100104de:	06c6      	.short	0x06c6
100104e0:	0204      	.short	0x0204
100104e2:	200f      	movs	r0, #15
100104e4:	e7c2      	b.n	1001046c <at_ble_adv_start+0x9c>
100104e6:	2200      	movs	r2, #0
100104e8:	920c      	str	r2, [sp, #48]	; 0x30
100104ea:	200c      	movs	r0, #12
100104ec:	e7be      	b.n	1001046c <at_ble_adv_start+0x9c>
100104ee:	b011      	add	sp, #68	; 0x44
100104f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
100104f2:	46c0      	nop			; (mov r8, r8)
100104f4:	1001a746 	.word	0x1001a746
100104f8:	10012385 	.word	0x10012385
100104fc:	1001a77a 	.word	0x1001a77a
10010500:	1001a799 	.word	0x1001a799
10010504:	10012265 	.word	0x10012265
10010508:	00003a98 	.word	0x00003a98

1001050c <at_ble_adv_stop>:
1001050c:	b508      	push	{r3, lr}
1001050e:	4b01      	ldr	r3, [pc, #4]	; (10010514 <at_ble_adv_stop+0x8>)
10010510:	4798      	blx	r3
10010512:	bd08      	pop	{r3, pc}
10010514:	10012091 	.word	0x10012091

10010518 <at_ble_scan_stop>:
10010518:	b510      	push	{r4, lr}
1001051a:	4b05      	ldr	r3, [pc, #20]	; (10010530 <at_ble_scan_stop+0x18>)
1001051c:	4798      	blx	r3
1001051e:	1e04      	subs	r4, r0, #0
10010520:	d103      	bne.n	1001052a <at_ble_scan_stop+0x12>
10010522:	20d1      	movs	r0, #209	; 0xd1
10010524:	4b03      	ldr	r3, [pc, #12]	; (10010534 <at_ble_scan_stop+0x1c>)
10010526:	0100      	lsls	r0, r0, #4
10010528:	4798      	blx	r3
1001052a:	1c20      	adds	r0, r4, #0
1001052c:	bd10      	pop	{r4, pc}
1001052e:	46c0      	nop			; (mov r8, r8)
10010530:	10012091 	.word	0x10012091
10010534:	1000ffc5 	.word	0x1000ffc5

10010538 <at_ble_disconnect>:
10010538:	b538      	push	{r3, r4, r5, lr}
1001053a:	1c04      	adds	r4, r0, #0
1001053c:	4b04      	ldr	r3, [pc, #16]	; (10010550 <at_ble_disconnect+0x18>)
1001053e:	1c08      	adds	r0, r1, #0
10010540:	1c21      	adds	r1, r4, #0
10010542:	4798      	blx	r3
10010544:	1c05      	adds	r5, r0, #0
10010546:	4b03      	ldr	r3, [pc, #12]	; (10010554 <at_ble_disconnect+0x1c>)
10010548:	1c20      	adds	r0, r4, #0
1001054a:	4798      	blx	r3
1001054c:	1c28      	adds	r0, r5, #0
1001054e:	bd38      	pop	{r3, r4, r5, pc}
10010550:	10011709 	.word	0x10011709
10010554:	10010009 	.word	0x10010009

10010558 <at_ble_conn_update_reply>:
10010558:	b510      	push	{r4, lr}
1001055a:	4c01      	ldr	r4, [pc, #4]	; (10010560 <at_ble_conn_update_reply+0x8>)
1001055c:	47a0      	blx	r4
1001055e:	bd10      	pop	{r4, pc}
10010560:	10011bf9 	.word	0x10011bf9

10010564 <at_ble_random_address_resolve>:
10010564:	b510      	push	{r4, lr}
10010566:	23cf      	movs	r3, #207	; 0xcf
10010568:	2800      	cmp	r0, #0
1001056a:	d00a      	beq.n	10010582 <at_ble_random_address_resolve+0x1e>
1001056c:	2900      	cmp	r1, #0
1001056e:	d008      	beq.n	10010582 <at_ble_random_address_resolve+0x1e>
10010570:	2a00      	cmp	r2, #0
10010572:	d006      	beq.n	10010582 <at_ble_random_address_resolve+0x1e>
10010574:	780c      	ldrb	r4, [r1, #0]
10010576:	2c02      	cmp	r4, #2
10010578:	d103      	bne.n	10010582 <at_ble_random_address_resolve+0x1e>
1001057a:	4b03      	ldr	r3, [pc, #12]	; (10010588 <at_ble_random_address_resolve+0x24>)
1001057c:	3101      	adds	r1, #1
1001057e:	4798      	blx	r3
10010580:	2300      	movs	r3, #0
10010582:	1c18      	adds	r0, r3, #0
10010584:	bd10      	pop	{r4, pc}
10010586:	46c0      	nop			; (mov r8, r8)
10010588:	10012425 	.word	0x10012425

1001058c <at_ble_uuid_type2len>:
1001058c:	23cf      	movs	r3, #207	; 0xcf
1001058e:	2802      	cmp	r0, #2
10010590:	d801      	bhi.n	10010596 <at_ble_uuid_type2len+0xa>
10010592:	4b02      	ldr	r3, [pc, #8]	; (1001059c <at_ble_uuid_type2len+0x10>)
10010594:	5c1b      	ldrb	r3, [r3, r0]
10010596:	1c18      	adds	r0, r3, #0
10010598:	4770      	bx	lr
1001059a:	46c0      	nop			; (mov r8, r8)
1001059c:	10017b13 	.word	0x10017b13

100105a0 <at_ble_uuid_len2type>:
100105a0:	1e83      	subs	r3, r0, #2
100105a2:	b2db      	uxtb	r3, r3
100105a4:	2003      	movs	r0, #3
100105a6:	2b0e      	cmp	r3, #14
100105a8:	d801      	bhi.n	100105ae <at_ble_uuid_len2type+0xe>
100105aa:	4a01      	ldr	r2, [pc, #4]	; (100105b0 <at_ble_uuid_len2type+0x10>)
100105ac:	5cd0      	ldrb	r0, [r2, r3]
100105ae:	4770      	bx	lr
100105b0:	10017b16 	.word	0x10017b16

100105b4 <init_gatt_client_module>:
100105b4:	2200      	movs	r2, #0
100105b6:	4b01      	ldr	r3, [pc, #4]	; (100105bc <init_gatt_client_module+0x8>)
100105b8:	801a      	strh	r2, [r3, #0]
100105ba:	4770      	bx	lr
100105bc:	100197bc 	.word	0x100197bc

100105c0 <db_searchATT>:
100105c0:	b570      	push	{r4, r5, r6, lr}
100105c2:	1c05      	adds	r5, r0, #0
100105c4:	2400      	movs	r4, #0
100105c6:	4b0c      	ldr	r3, [pc, #48]	; (100105f8 <db_searchATT+0x38>)
100105c8:	6819      	ldr	r1, [r3, #0]
100105ca:	4b0c      	ldr	r3, [pc, #48]	; (100105fc <db_searchATT+0x3c>)
100105cc:	681e      	ldr	r6, [r3, #0]
100105ce:	428c      	cmp	r4, r1
100105d0:	dc10      	bgt.n	100105f4 <db_searchATT+0x34>
100105d2:	200c      	movs	r0, #12
100105d4:	1863      	adds	r3, r4, r1
100105d6:	0fda      	lsrs	r2, r3, #31
100105d8:	18d3      	adds	r3, r2, r3
100105da:	1c02      	adds	r2, r0, #0
100105dc:	105b      	asrs	r3, r3, #1
100105de:	435a      	muls	r2, r3
100105e0:	18b0      	adds	r0, r6, r2
100105e2:	8802      	ldrh	r2, [r0, #0]
100105e4:	42aa      	cmp	r2, r5
100105e6:	d201      	bcs.n	100105ec <db_searchATT+0x2c>
100105e8:	1e59      	subs	r1, r3, #1
100105ea:	e7f0      	b.n	100105ce <db_searchATT+0xe>
100105ec:	42aa      	cmp	r2, r5
100105ee:	d902      	bls.n	100105f6 <db_searchATT+0x36>
100105f0:	1c5c      	adds	r4, r3, #1
100105f2:	e7ec      	b.n	100105ce <db_searchATT+0xe>
100105f4:	2000      	movs	r0, #0
100105f6:	bd70      	pop	{r4, r5, r6, pc}
100105f8:	100197d0 	.word	0x100197d0
100105fc:	100197c8 	.word	0x100197c8

10010600 <att_permissions>:
10010600:	b530      	push	{r4, r5, lr}
10010602:	2403      	movs	r4, #3
10010604:	1c05      	adds	r5, r0, #0
10010606:	2301      	movs	r3, #1
10010608:	4025      	ands	r5, r4
1001060a:	42a5      	cmp	r5, r4
1001060c:	d009      	beq.n	10010622 <att_permissions+0x22>
1001060e:	1c23      	adds	r3, r4, #0
10010610:	1924      	adds	r4, r4, r4
10010612:	4220      	tst	r0, r4
10010614:	d105      	bne.n	10010622 <att_permissions+0x22>
10010616:	3b02      	subs	r3, #2
10010618:	4218      	tst	r0, r3
1001061a:	d102      	bne.n	10010622 <att_permissions+0x22>
1001061c:	1e4b      	subs	r3, r1, #1
1001061e:	4199      	sbcs	r1, r3
10010620:	b28b      	uxth	r3, r1
10010622:	2130      	movs	r1, #48	; 0x30
10010624:	4001      	ands	r1, r0
10010626:	2930      	cmp	r1, #48	; 0x30
10010628:	d007      	beq.n	1001063a <att_permissions+0x3a>
1001062a:	0641      	lsls	r1, r0, #25
1001062c:	d401      	bmi.n	10010632 <att_permissions+0x32>
1001062e:	0681      	lsls	r1, r0, #26
10010630:	d501      	bpl.n	10010636 <att_permissions+0x36>
10010632:	4807      	ldr	r0, [pc, #28]	; (10010650 <att_permissions+0x50>)
10010634:	e009      	b.n	1001064a <att_permissions+0x4a>
10010636:	06c1      	lsls	r1, r0, #27
10010638:	d501      	bpl.n	1001063e <att_permissions+0x3e>
1001063a:	4806      	ldr	r0, [pc, #24]	; (10010654 <att_permissions+0x54>)
1001063c:	e005      	b.n	1001064a <att_permissions+0x4a>
1001063e:	2a00      	cmp	r2, #0
10010640:	d001      	beq.n	10010646 <att_permissions+0x46>
10010642:	2204      	movs	r2, #4
10010644:	4313      	orrs	r3, r2
10010646:	2080      	movs	r0, #128	; 0x80
10010648:	0180      	lsls	r0, r0, #6
1001064a:	4318      	orrs	r0, r3
1001064c:	bd30      	pop	{r4, r5, pc}
1001064e:	46c0      	nop			; (mov r8, r8)
10010650:	0000200c 	.word	0x0000200c
10010654:	00002004 	.word	0x00002004

10010658 <char_permissions>:
10010658:	b530      	push	{r4, r5, lr}
1001065a:	2300      	movs	r3, #0
1001065c:	0784      	lsls	r4, r0, #30
1001065e:	d503      	bpl.n	10010668 <char_permissions+0x10>
10010660:	3301      	adds	r3, #1
10010662:	4219      	tst	r1, r3
10010664:	d100      	bne.n	10010668 <char_permissions+0x10>
10010666:	3302      	adds	r3, #2
10010668:	0704      	lsls	r4, r0, #28
1001066a:	d508      	bpl.n	1001067e <char_permissions+0x26>
1001066c:	06cc      	lsls	r4, r1, #27
1001066e:	d501      	bpl.n	10010674 <char_permissions+0x1c>
10010670:	2404      	movs	r4, #4
10010672:	e000      	b.n	10010676 <char_permissions+0x1e>
10010674:	240c      	movs	r4, #12
10010676:	4323      	orrs	r3, r4
10010678:	2480      	movs	r4, #128	; 0x80
1001067a:	01a4      	lsls	r4, r4, #6
1001067c:	4323      	orrs	r3, r4
1001067e:	0684      	lsls	r4, r0, #26
10010680:	d506      	bpl.n	10010690 <char_permissions+0x38>
10010682:	2406      	movs	r4, #6
10010684:	4221      	tst	r1, r4
10010686:	d101      	bne.n	1001068c <char_permissions+0x34>
10010688:	340a      	adds	r4, #10
1001068a:	e000      	b.n	1001068e <char_permissions+0x36>
1001068c:	2430      	movs	r4, #48	; 0x30
1001068e:	4323      	orrs	r3, r4
10010690:	06c4      	lsls	r4, r0, #27
10010692:	d506      	bpl.n	100106a2 <char_permissions+0x4a>
10010694:	2406      	movs	r4, #6
10010696:	4221      	tst	r1, r4
10010698:	d101      	bne.n	1001069e <char_permissions+0x46>
1001069a:	343a      	adds	r4, #58	; 0x3a
1001069c:	e000      	b.n	100106a0 <char_permissions+0x48>
1001069e:	24c0      	movs	r4, #192	; 0xc0
100106a0:	4323      	orrs	r3, r4
100106a2:	2480      	movs	r4, #128	; 0x80
100106a4:	0064      	lsls	r4, r4, #1
100106a6:	4220      	tst	r0, r4
100106a8:	d000      	beq.n	100106ac <char_permissions+0x54>
100106aa:	4323      	orrs	r3, r4
100106ac:	07c4      	lsls	r4, r0, #31
100106ae:	d502      	bpl.n	100106b6 <char_permissions+0x5e>
100106b0:	2480      	movs	r4, #128	; 0x80
100106b2:	00a4      	lsls	r4, r4, #2
100106b4:	4323      	orrs	r3, r4
100106b6:	2404      	movs	r4, #4
100106b8:	4220      	tst	r0, r4
100106ba:	d006      	beq.n	100106ca <char_permissions+0x72>
100106bc:	06cd      	lsls	r5, r1, #27
100106be:	d400      	bmi.n	100106c2 <char_permissions+0x6a>
100106c0:	240c      	movs	r4, #12
100106c2:	4323      	orrs	r3, r4
100106c4:	2480      	movs	r4, #128	; 0x80
100106c6:	0124      	lsls	r4, r4, #4
100106c8:	4323      	orrs	r3, r4
100106ca:	0644      	lsls	r4, r0, #25
100106cc:	d501      	bpl.n	100106d2 <char_permissions+0x7a>
100106ce:	4c08      	ldr	r4, [pc, #32]	; (100106f0 <char_permissions+0x98>)
100106d0:	4323      	orrs	r3, r4
100106d2:	0600      	lsls	r0, r0, #24
100106d4:	d507      	bpl.n	100106e6 <char_permissions+0x8e>
100106d6:	2004      	movs	r0, #4
100106d8:	06c9      	lsls	r1, r1, #27
100106da:	d400      	bmi.n	100106de <char_permissions+0x86>
100106dc:	200c      	movs	r0, #12
100106de:	4303      	orrs	r3, r0
100106e0:	2084      	movs	r0, #132	; 0x84
100106e2:	0180      	lsls	r0, r0, #6
100106e4:	4303      	orrs	r3, r0
100106e6:	0390      	lsls	r0, r2, #14
100106e8:	4303      	orrs	r3, r0
100106ea:	b298      	uxth	r0, r3
100106ec:	bd30      	pop	{r4, r5, pc}
100106ee:	46c0      	nop			; (mov r8, r8)
100106f0:	00001004 	.word	0x00001004

100106f4 <presentation_format_define>:
100106f4:	b507      	push	{r0, r1, r2, lr}
100106f6:	466a      	mov	r2, sp
100106f8:	780b      	ldrb	r3, [r1, #0]
100106fa:	7013      	strb	r3, [r2, #0]
100106fc:	784b      	ldrb	r3, [r1, #1]
100106fe:	7053      	strb	r3, [r2, #1]
10010700:	884b      	ldrh	r3, [r1, #2]
10010702:	7093      	strb	r3, [r2, #2]
10010704:	0a1b      	lsrs	r3, r3, #8
10010706:	70d3      	strb	r3, [r2, #3]
10010708:	790b      	ldrb	r3, [r1, #4]
1001070a:	7113      	strb	r3, [r2, #4]
1001070c:	88cb      	ldrh	r3, [r1, #6]
1001070e:	2107      	movs	r1, #7
10010710:	7153      	strb	r3, [r2, #5]
10010712:	0a1b      	lsrs	r3, r3, #8
10010714:	7193      	strb	r3, [r2, #6]
10010716:	4b01      	ldr	r3, [pc, #4]	; (1001071c <presentation_format_define+0x28>)
10010718:	4798      	blx	r3
1001071a:	bd0e      	pop	{r1, r2, r3, pc}
1001071c:	10012a89 	.word	0x10012a89

10010720 <db_addATT>:
10010720:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10010722:	4c29      	ldr	r4, [pc, #164]	; (100107c8 <db_addATT+0xa8>)
10010724:	1c1d      	adds	r5, r3, #0
10010726:	6823      	ldr	r3, [r4, #0]
10010728:	9001      	str	r0, [sp, #4]
1001072a:	26d3      	movs	r6, #211	; 0xd3
1001072c:	2b00      	cmp	r3, #0
1001072e:	d048      	beq.n	100107c2 <db_addATT+0xa2>
10010730:	1c1e      	adds	r6, r3, #0
10010732:	3e0c      	subs	r6, #12
10010734:	6026      	str	r6, [r4, #0]
10010736:	2900      	cmp	r1, #0
10010738:	d005      	beq.n	10010746 <db_addATT+0x26>
1001073a:	4f24      	ldr	r7, [pc, #144]	; (100107cc <db_addATT+0xac>)
1001073c:	46bc      	mov	ip, r7
1001073e:	4660      	mov	r0, ip
10010740:	683f      	ldr	r7, [r7, #0]
10010742:	18bf      	adds	r7, r7, r2
10010744:	6007      	str	r7, [r0, #0]
10010746:	4821      	ldr	r0, [pc, #132]	; (100107cc <db_addATT+0xac>)
10010748:	6807      	ldr	r7, [r0, #0]
1001074a:	4684      	mov	ip, r0
1001074c:	42be      	cmp	r6, r7
1001074e:	d932      	bls.n	100107b6 <db_addATT+0x96>
10010750:	4668      	mov	r0, sp
10010752:	8880      	ldrh	r0, [r0, #4]
10010754:	3b0c      	subs	r3, #12
10010756:	8018      	strh	r0, [r3, #0]
10010758:	6823      	ldr	r3, [r4, #0]
1001075a:	2900      	cmp	r1, #0
1001075c:	d009      	beq.n	10010772 <db_addATT+0x52>
1001075e:	2a00      	cmp	r2, #0
10010760:	d007      	beq.n	10010772 <db_addATT+0x52>
10010762:	4660      	mov	r0, ip
10010764:	6800      	ldr	r0, [r0, #0]
10010766:	809a      	strh	r2, [r3, #4]
10010768:	1a80      	subs	r0, r0, r2
1001076a:	6098      	str	r0, [r3, #8]
1001076c:	4b18      	ldr	r3, [pc, #96]	; (100107d0 <db_addATT+0xb0>)
1001076e:	4798      	blx	r3
10010770:	e002      	b.n	10010778 <db_addATT+0x58>
10010772:	2100      	movs	r1, #0
10010774:	809a      	strh	r2, [r3, #4]
10010776:	6099      	str	r1, [r3, #8]
10010778:	2300      	movs	r3, #0
1001077a:	6822      	ldr	r2, [r4, #0]
1001077c:	7093      	strb	r3, [r2, #2]
1001077e:	3303      	adds	r3, #3
10010780:	402b      	ands	r3, r5
10010782:	2b03      	cmp	r3, #3
10010784:	d001      	beq.n	1001078a <db_addATT+0x6a>
10010786:	076b      	lsls	r3, r5, #29
10010788:	d504      	bpl.n	10010794 <db_addATT+0x74>
1001078a:	2101      	movs	r1, #1
1001078c:	6822      	ldr	r2, [r4, #0]
1001078e:	7893      	ldrb	r3, [r2, #2]
10010790:	430b      	orrs	r3, r1
10010792:	7093      	strb	r3, [r2, #2]
10010794:	2330      	movs	r3, #48	; 0x30
10010796:	402b      	ands	r3, r5
10010798:	2b30      	cmp	r3, #48	; 0x30
1001079a:	d001      	beq.n	100107a0 <db_addATT+0x80>
1001079c:	066b      	lsls	r3, r5, #25
1001079e:	d504      	bpl.n	100107aa <db_addATT+0x8a>
100107a0:	2102      	movs	r1, #2
100107a2:	6822      	ldr	r2, [r4, #0]
100107a4:	7893      	ldrb	r3, [r2, #2]
100107a6:	430b      	orrs	r3, r1
100107a8:	7093      	strb	r3, [r2, #2]
100107aa:	4a0a      	ldr	r2, [pc, #40]	; (100107d4 <db_addATT+0xb4>)
100107ac:	2600      	movs	r6, #0
100107ae:	6813      	ldr	r3, [r2, #0]
100107b0:	3301      	adds	r3, #1
100107b2:	6013      	str	r3, [r2, #0]
100107b4:	e005      	b.n	100107c2 <db_addATT+0xa2>
100107b6:	6023      	str	r3, [r4, #0]
100107b8:	2611      	movs	r6, #17
100107ba:	2900      	cmp	r1, #0
100107bc:	d001      	beq.n	100107c2 <db_addATT+0xa2>
100107be:	1aba      	subs	r2, r7, r2
100107c0:	6002      	str	r2, [r0, #0]
100107c2:	1c30      	adds	r0, r6, #0
100107c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
100107c6:	46c0      	nop			; (mov r8, r8)
100107c8:	100197c8 	.word	0x100197c8
100107cc:	100197cc 	.word	0x100197cc
100107d0:	1001497b 	.word	0x1001497b
100107d4:	100197d0 	.word	0x100197d0

100107d8 <user_description_define>:
100107d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100107da:	1c05      	adds	r5, r0, #0
100107dc:	20cf      	movs	r0, #207	; 0xcf
100107de:	2a00      	cmp	r2, #0
100107e0:	d01c      	beq.n	1001081c <user_description_define+0x44>
100107e2:	1c14      	adds	r4, r2, #0
100107e4:	2203      	movs	r2, #3
100107e6:	1c1e      	adds	r6, r3, #0
100107e8:	400a      	ands	r2, r1
100107ea:	1c0b      	adds	r3, r1, #0
100107ec:	3a03      	subs	r2, #3
100107ee:	4251      	negs	r1, r2
100107f0:	4151      	adcs	r1, r2
100107f2:	075a      	lsls	r2, r3, #29
100107f4:	0fd2      	lsrs	r2, r2, #31
100107f6:	430a      	orrs	r2, r1
100107f8:	03d2      	lsls	r2, r2, #15
100107fa:	4f09      	ldr	r7, [pc, #36]	; (10010820 <user_description_define+0x48>)
100107fc:	1c28      	adds	r0, r5, #0
100107fe:	2a00      	cmp	r2, #0
10010800:	d003      	beq.n	1001080a <user_description_define+0x32>
10010802:	1c21      	adds	r1, r4, #0
10010804:	1c32      	adds	r2, r6, #0
10010806:	47b8      	blx	r7
10010808:	e008      	b.n	1001081c <user_description_define+0x44>
1001080a:	1c11      	adds	r1, r2, #0
1001080c:	47b8      	blx	r7
1001080e:	2800      	cmp	r0, #0
10010810:	d104      	bne.n	1001081c <user_description_define+0x44>
10010812:	1c28      	adds	r0, r5, #0
10010814:	1c31      	adds	r1, r6, #0
10010816:	1c22      	adds	r2, r4, #0
10010818:	4b02      	ldr	r3, [pc, #8]	; (10010824 <user_description_define+0x4c>)
1001081a:	4798      	blx	r3
1001081c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1001081e:	46c0      	nop			; (mov r8, r8)
10010820:	10010721 	.word	0x10010721
10010824:	10012a89 	.word	0x10012a89

10010828 <at_ble_read_authorize_reply.part.1>:
10010828:	b537      	push	{r0, r1, r2, r4, r5, lr}
1001082a:	4b09      	ldr	r3, [pc, #36]	; (10010850 <at_ble_read_authorize_reply.part.1+0x28>)
1001082c:	1c05      	adds	r5, r0, #0
1001082e:	1c08      	adds	r0, r1, #0
10010830:	1c0c      	adds	r4, r1, #0
10010832:	4798      	blx	r3
10010834:	2800      	cmp	r0, #0
10010836:	d009      	beq.n	1001084c <at_ble_read_authorize_reply.part.1+0x24>
10010838:	6882      	ldr	r2, [r0, #8]
1001083a:	2a00      	cmp	r2, #0
1001083c:	d006      	beq.n	1001084c <at_ble_read_authorize_reply.part.1+0x24>
1001083e:	8883      	ldrh	r3, [r0, #4]
10010840:	1c29      	adds	r1, r5, #0
10010842:	9200      	str	r2, [sp, #0]
10010844:	1c20      	adds	r0, r4, #0
10010846:	2200      	movs	r2, #0
10010848:	4c02      	ldr	r4, [pc, #8]	; (10010854 <at_ble_read_authorize_reply.part.1+0x2c>)
1001084a:	47a0      	blx	r4
1001084c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
1001084e:	46c0      	nop			; (mov r8, r8)
10010850:	100105c1 	.word	0x100105c1
10010854:	10012521 	.word	0x10012521

10010858 <internal_at_ble_service_define>:
10010858:	b5f0      	push	{r4, r5, r6, r7, lr}
1001085a:	b08b      	sub	sp, #44	; 0x2c
1001085c:	9306      	str	r3, [sp, #24]
1001085e:	ab10      	add	r3, sp, #64	; 0x40
10010860:	9202      	str	r2, [sp, #8]
10010862:	cb04      	ldmia	r3!, {r2}
10010864:	1c05      	adds	r5, r0, #0
10010866:	881b      	ldrh	r3, [r3, #0]
10010868:	9105      	str	r1, [sp, #20]
1001086a:	9303      	str	r3, [sp, #12]
1001086c:	ab12      	add	r3, sp, #72	; 0x48
1001086e:	781b      	ldrb	r3, [r3, #0]
10010870:	20cf      	movs	r0, #207	; 0xcf
10010872:	9304      	str	r3, [sp, #16]
10010874:	2d00      	cmp	r5, #0
10010876:	d100      	bne.n	1001087a <internal_at_ble_service_define+0x22>
10010878:	e1ca      	b.n	10010c10 <internal_at_ble_service_define+0x3b8>
1001087a:	2900      	cmp	r1, #0
1001087c:	d100      	bne.n	10010880 <internal_at_ble_service_define+0x28>
1001087e:	e1c7      	b.n	10010c10 <internal_at_ble_service_define+0x3b8>
10010880:	2a00      	cmp	r2, #0
10010882:	d100      	bne.n	10010886 <internal_at_ble_service_define+0x2e>
10010884:	e1c4      	b.n	10010c10 <internal_at_ble_service_define+0x3b8>
10010886:	9b03      	ldr	r3, [sp, #12]
10010888:	2b00      	cmp	r3, #0
1001088a:	d100      	bne.n	1001088e <internal_at_ble_service_define+0x36>
1001088c:	e1c0      	b.n	10010c10 <internal_at_ble_service_define+0x3b8>
1001088e:	4bc9      	ldr	r3, [pc, #804]	; (10010bb4 <internal_at_ble_service_define+0x35c>)
10010890:	3004      	adds	r0, #4
10010892:	681e      	ldr	r6, [r3, #0]
10010894:	2e00      	cmp	r6, #0
10010896:	d100      	bne.n	1001089a <internal_at_ble_service_define+0x42>
10010898:	e1ba      	b.n	10010c10 <internal_at_ble_service_define+0x3b8>
1001089a:	2400      	movs	r4, #0
1001089c:	4bc6      	ldr	r3, [pc, #792]	; (10010bb8 <internal_at_ble_service_define+0x360>)
1001089e:	8034      	strh	r4, [r6, #0]
100108a0:	881b      	ldrh	r3, [r3, #0]
100108a2:	1db7      	adds	r7, r6, #6
100108a4:	1c21      	adds	r1, r4, #0
100108a6:	2210      	movs	r2, #16
100108a8:	8073      	strh	r3, [r6, #2]
100108aa:	1c38      	adds	r0, r7, #0
100108ac:	4bc3      	ldr	r3, [pc, #780]	; (10010bbc <internal_at_ble_service_define+0x364>)
100108ae:	4798      	blx	r3
100108b0:	7828      	ldrb	r0, [r5, #0]
100108b2:	4bc3      	ldr	r3, [pc, #780]	; (10010bc0 <internal_at_ble_service_define+0x368>)
100108b4:	4798      	blx	r3
100108b6:	1c69      	adds	r1, r5, #1
100108b8:	1c02      	adds	r2, r0, #0
100108ba:	4bc2      	ldr	r3, [pc, #776]	; (10010bc4 <internal_at_ble_service_define+0x36c>)
100108bc:	1c38      	adds	r0, r7, #0
100108be:	4798      	blx	r3
100108c0:	2204      	movs	r2, #4
100108c2:	782b      	ldrb	r3, [r5, #0]
100108c4:	9d02      	ldr	r5, [sp, #8]
100108c6:	011b      	lsls	r3, r3, #4
100108c8:	4313      	orrs	r3, r2
100108ca:	9a04      	ldr	r2, [sp, #16]
100108cc:	7174      	strb	r4, [r6, #5]
100108ce:	0192      	lsls	r2, r2, #6
100108d0:	4313      	orrs	r3, r2
100108d2:	7133      	strb	r3, [r6, #4]
100108d4:	2316      	movs	r3, #22
100108d6:	9a06      	ldr	r2, [sp, #24]
100108d8:	3512      	adds	r5, #18
100108da:	4353      	muls	r3, r2
100108dc:	9a02      	ldr	r2, [sp, #8]
100108de:	3312      	adds	r3, #18
100108e0:	18d7      	adds	r7, r2, r3
100108e2:	42bd      	cmp	r5, r7
100108e4:	d00f      	beq.n	10010906 <internal_at_ble_service_define+0xae>
100108e6:	4bb8      	ldr	r3, [pc, #736]	; (10010bc8 <internal_at_ble_service_define+0x370>)
100108e8:	8829      	ldrh	r1, [r5, #0]
100108ea:	9300      	str	r3, [sp, #0]
100108ec:	230e      	movs	r3, #14
100108ee:	aa06      	add	r2, sp, #24
100108f0:	189b      	adds	r3, r3, r2
100108f2:	9301      	str	r3, [sp, #4]
100108f4:	4cb5      	ldr	r4, [pc, #724]	; (10010bcc <internal_at_ble_service_define+0x374>)
100108f6:	1c30      	adds	r0, r6, #0
100108f8:	2201      	movs	r2, #1
100108fa:	2302      	movs	r3, #2
100108fc:	47a0      	blx	r4
100108fe:	3516      	adds	r5, #22
10010900:	1e04      	subs	r4, r0, #0
10010902:	d0ee      	beq.n	100108e2 <internal_at_ble_service_define+0x8a>
10010904:	e183      	b.n	10010c0e <internal_at_ble_service_define+0x3b6>
10010906:	9f10      	ldr	r7, [sp, #64]	; 0x40
10010908:	2300      	movs	r3, #0
1001090a:	3714      	adds	r7, #20
1001090c:	1c3d      	adds	r5, r7, #0
1001090e:	9302      	str	r3, [sp, #8]
10010910:	9b02      	ldr	r3, [sp, #8]
10010912:	9a03      	ldr	r2, [sp, #12]
10010914:	4293      	cmp	r3, r2
10010916:	db00      	blt.n	1001091a <internal_at_ble_service_define+0xc2>
10010918:	e0bf      	b.n	10010a9a <internal_at_ble_service_define+0x242>
1001091a:	4bad      	ldr	r3, [pc, #692]	; (10010bd0 <internal_at_ble_service_define+0x378>)
1001091c:	aa06      	add	r2, sp, #24
1001091e:	9300      	str	r3, [sp, #0]
10010920:	230e      	movs	r3, #14
10010922:	189b      	adds	r3, r3, r2
10010924:	9301      	str	r3, [sp, #4]
10010926:	4ca9      	ldr	r4, [pc, #676]	; (10010bcc <internal_at_ble_service_define+0x374>)
10010928:	1c30      	adds	r0, r6, #0
1001092a:	2104      	movs	r1, #4
1001092c:	2201      	movs	r2, #1
1001092e:	2302      	movs	r3, #2
10010930:	47a0      	blx	r4
10010932:	1e04      	subs	r4, r0, #0
10010934:	d000      	beq.n	10010938 <internal_at_ble_service_define+0xe0>
10010936:	e16a      	b.n	10010c0e <internal_at_ble_service_define+0x3b6>
10010938:	1c2b      	adds	r3, r5, #0
1001093a:	3b12      	subs	r3, #18
1001093c:	7b2c      	ldrb	r4, [r5, #12]
1001093e:	781b      	ldrb	r3, [r3, #0]
10010940:	1c21      	adds	r1, r4, #0
10010942:	1c1a      	adds	r2, r3, #0
10010944:	9304      	str	r3, [sp, #16]
10010946:	8828      	ldrh	r0, [r5, #0]
10010948:	4ba2      	ldr	r3, [pc, #648]	; (10010bd4 <internal_at_ble_service_define+0x37c>)
1001094a:	4798      	blx	r3
1001094c:	2303      	movs	r3, #3
1001094e:	4023      	ands	r3, r4
10010950:	3b03      	subs	r3, #3
10010952:	4259      	negs	r1, r3
10010954:	4159      	adcs	r1, r3
10010956:	2301      	movs	r3, #1
10010958:	08a4      	lsrs	r4, r4, #2
1001095a:	401c      	ands	r4, r3
1001095c:	430c      	orrs	r4, r1
1001095e:	896b      	ldrh	r3, [r5, #10]
10010960:	03e4      	lsls	r4, r4, #15
10010962:	431c      	orrs	r4, r3
10010964:	9007      	str	r0, [sp, #28]
10010966:	4b96      	ldr	r3, [pc, #600]	; (10010bc0 <internal_at_ble_service_define+0x368>)
10010968:	9804      	ldr	r0, [sp, #16]
1001096a:	4798      	blx	r3
1001096c:	1c2a      	adds	r2, r5, #0
1001096e:	3a11      	subs	r2, #17
10010970:	9200      	str	r2, [sp, #0]
10010972:	3a03      	subs	r2, #3
10010974:	1c03      	adds	r3, r0, #0
10010976:	9201      	str	r2, [sp, #4]
10010978:	1c21      	adds	r1, r4, #0
1001097a:	1c30      	adds	r0, r6, #0
1001097c:	4c93      	ldr	r4, [pc, #588]	; (10010bcc <internal_at_ble_service_define+0x374>)
1001097e:	9a07      	ldr	r2, [sp, #28]
10010980:	47a0      	blx	r4
10010982:	1e04      	subs	r4, r0, #0
10010984:	d000      	beq.n	10010988 <internal_at_ble_service_define+0x130>
10010986:	e142      	b.n	10010c0e <internal_at_ble_service_define+0x3b6>
10010988:	22c0      	movs	r2, #192	; 0xc0
1001098a:	882b      	ldrh	r3, [r5, #0]
1001098c:	0052      	lsls	r2, r2, #1
1001098e:	4213      	tst	r3, r2
10010990:	d104      	bne.n	1001099c <internal_at_ble_service_define+0x144>
10010992:	8aab      	ldrh	r3, [r5, #20]
10010994:	9304      	str	r3, [sp, #16]
10010996:	2b00      	cmp	r3, #0
10010998:	d116      	bne.n	100109c8 <internal_at_ble_service_define+0x170>
1001099a:	e03a      	b.n	10010a12 <internal_at_ble_service_define+0x1ba>
1001099c:	2201      	movs	r2, #1
1001099e:	09d9      	lsrs	r1, r3, #7
100109a0:	4011      	ands	r1, r2
100109a2:	05db      	lsls	r3, r3, #23
100109a4:	d501      	bpl.n	100109aa <internal_at_ble_service_define+0x152>
100109a6:	2302      	movs	r3, #2
100109a8:	4319      	orrs	r1, r3
100109aa:	4b8b      	ldr	r3, [pc, #556]	; (10010bd8 <internal_at_ble_service_define+0x380>)
100109ac:	aa06      	add	r2, sp, #24
100109ae:	9300      	str	r3, [sp, #0]
100109b0:	230e      	movs	r3, #14
100109b2:	189b      	adds	r3, r3, r2
100109b4:	9301      	str	r3, [sp, #4]
100109b6:	4c85      	ldr	r4, [pc, #532]	; (10010bcc <internal_at_ble_service_define+0x374>)
100109b8:	0209      	lsls	r1, r1, #8
100109ba:	1c30      	adds	r0, r6, #0
100109bc:	2201      	movs	r2, #1
100109be:	2302      	movs	r3, #2
100109c0:	47a0      	blx	r4
100109c2:	1e04      	subs	r4, r0, #0
100109c4:	d0e5      	beq.n	10010992 <internal_at_ble_service_define+0x13a>
100109c6:	e122      	b.n	10010c0e <internal_at_ble_service_define+0x3b6>
100109c8:	2380      	movs	r3, #128	; 0x80
100109ca:	882a      	ldrh	r2, [r5, #0]
100109cc:	7f2c      	ldrb	r4, [r5, #28]
100109ce:	005b      	lsls	r3, r3, #1
100109d0:	401a      	ands	r2, r3
100109d2:	1c20      	adds	r0, r4, #0
100109d4:	2101      	movs	r1, #1
100109d6:	2a00      	cmp	r2, #0
100109d8:	d000      	beq.n	100109dc <internal_at_ble_service_define+0x184>
100109da:	1c0a      	adds	r2, r1, #0
100109dc:	4b7f      	ldr	r3, [pc, #508]	; (10010bdc <internal_at_ble_service_define+0x384>)
100109de:	4798      	blx	r3
100109e0:	2203      	movs	r2, #3
100109e2:	4022      	ands	r2, r4
100109e4:	3a03      	subs	r2, #3
100109e6:	4251      	negs	r1, r2
100109e8:	4151      	adcs	r1, r2
100109ea:	4b7d      	ldr	r3, [pc, #500]	; (10010be0 <internal_at_ble_service_define+0x388>)
100109ec:	1c0a      	adds	r2, r1, #0
100109ee:	9300      	str	r3, [sp, #0]
100109f0:	1c2b      	adds	r3, r5, #0
100109f2:	0764      	lsls	r4, r4, #29
100109f4:	0fe4      	lsrs	r4, r4, #31
100109f6:	4322      	orrs	r2, r4
100109f8:	03d2      	lsls	r2, r2, #15
100109fa:	4310      	orrs	r0, r2
100109fc:	3320      	adds	r3, #32
100109fe:	b282      	uxth	r2, r0
10010a00:	9301      	str	r3, [sp, #4]
10010a02:	4c72      	ldr	r4, [pc, #456]	; (10010bcc <internal_at_ble_service_define+0x374>)
10010a04:	1c30      	adds	r0, r6, #0
10010a06:	9904      	ldr	r1, [sp, #16]
10010a08:	2302      	movs	r3, #2
10010a0a:	47a0      	blx	r4
10010a0c:	1e04      	subs	r4, r0, #0
10010a0e:	d000      	beq.n	10010a12 <internal_at_ble_service_define+0x1ba>
10010a10:	e0fd      	b.n	10010c0e <internal_at_ble_service_define+0x3b6>
10010a12:	2101      	movs	r1, #1
10010a14:	882b      	ldrh	r3, [r5, #0]
10010a16:	420b      	tst	r3, r1
10010a18:	d011      	beq.n	10010a3e <internal_at_ble_service_define+0x1e6>
10010a1a:	7fa8      	ldrb	r0, [r5, #30]
10010a1c:	4b6f      	ldr	r3, [pc, #444]	; (10010bdc <internal_at_ble_service_define+0x384>)
10010a1e:	2200      	movs	r2, #0
10010a20:	4798      	blx	r3
10010a22:	4b70      	ldr	r3, [pc, #448]	; (10010be4 <internal_at_ble_service_define+0x38c>)
10010a24:	1c02      	adds	r2, r0, #0
10010a26:	9300      	str	r3, [sp, #0]
10010a28:	1c2b      	adds	r3, r5, #0
10010a2a:	3324      	adds	r3, #36	; 0x24
10010a2c:	9301      	str	r3, [sp, #4]
10010a2e:	4c67      	ldr	r4, [pc, #412]	; (10010bcc <internal_at_ble_service_define+0x374>)
10010a30:	1c30      	adds	r0, r6, #0
10010a32:	496d      	ldr	r1, [pc, #436]	; (10010be8 <internal_at_ble_service_define+0x390>)
10010a34:	2302      	movs	r3, #2
10010a36:	47a0      	blx	r4
10010a38:	1e04      	subs	r4, r0, #0
10010a3a:	d000      	beq.n	10010a3e <internal_at_ble_service_define+0x1e6>
10010a3c:	e0e7      	b.n	10010c0e <internal_at_ble_service_define+0x3b6>
10010a3e:	2330      	movs	r3, #48	; 0x30
10010a40:	882a      	ldrh	r2, [r5, #0]
10010a42:	421a      	tst	r2, r3
10010a44:	d012      	beq.n	10010a6c <internal_at_ble_service_define+0x214>
10010a46:	2101      	movs	r1, #1
10010a48:	7f68      	ldrb	r0, [r5, #29]
10010a4a:	1c0a      	adds	r2, r1, #0
10010a4c:	4b63      	ldr	r3, [pc, #396]	; (10010bdc <internal_at_ble_service_define+0x384>)
10010a4e:	4798      	blx	r3
10010a50:	4b66      	ldr	r3, [pc, #408]	; (10010bec <internal_at_ble_service_define+0x394>)
10010a52:	1c02      	adds	r2, r0, #0
10010a54:	9300      	str	r3, [sp, #0]
10010a56:	1c2b      	adds	r3, r5, #0
10010a58:	3322      	adds	r3, #34	; 0x22
10010a5a:	9301      	str	r3, [sp, #4]
10010a5c:	4c5b      	ldr	r4, [pc, #364]	; (10010bcc <internal_at_ble_service_define+0x374>)
10010a5e:	1c30      	adds	r0, r6, #0
10010a60:	4961      	ldr	r1, [pc, #388]	; (10010be8 <internal_at_ble_service_define+0x390>)
10010a62:	2302      	movs	r3, #2
10010a64:	47a0      	blx	r4
10010a66:	1e04      	subs	r4, r0, #0
10010a68:	d000      	beq.n	10010a6c <internal_at_ble_service_define+0x214>
10010a6a:	e0d0      	b.n	10010c0e <internal_at_ble_service_define+0x3b6>
10010a6c:	69ab      	ldr	r3, [r5, #24]
10010a6e:	2b00      	cmp	r3, #0
10010a70:	d00e      	beq.n	10010a90 <internal_at_ble_service_define+0x238>
10010a72:	4b5f      	ldr	r3, [pc, #380]	; (10010bf0 <internal_at_ble_service_define+0x398>)
10010a74:	aa06      	add	r2, sp, #24
10010a76:	9300      	str	r3, [sp, #0]
10010a78:	230e      	movs	r3, #14
10010a7a:	189b      	adds	r3, r3, r2
10010a7c:	9301      	str	r3, [sp, #4]
10010a7e:	4c53      	ldr	r4, [pc, #332]	; (10010bcc <internal_at_ble_service_define+0x374>)
10010a80:	1c30      	adds	r0, r6, #0
10010a82:	2107      	movs	r1, #7
10010a84:	2201      	movs	r2, #1
10010a86:	2302      	movs	r3, #2
10010a88:	47a0      	blx	r4
10010a8a:	1e04      	subs	r4, r0, #0
10010a8c:	d000      	beq.n	10010a90 <internal_at_ble_service_define+0x238>
10010a8e:	e0be      	b.n	10010c0e <internal_at_ble_service_define+0x3b6>
10010a90:	9b02      	ldr	r3, [sp, #8]
10010a92:	353c      	adds	r5, #60	; 0x3c
10010a94:	3301      	adds	r3, #1
10010a96:	9302      	str	r3, [sp, #8]
10010a98:	e73a      	b.n	10010910 <internal_at_ble_service_define+0xb8>
10010a9a:	1c30      	adds	r0, r6, #0
10010a9c:	4b55      	ldr	r3, [pc, #340]	; (10010bf4 <internal_at_ble_service_define+0x39c>)
10010a9e:	4798      	blx	r3
10010aa0:	1e04      	subs	r4, r0, #0
10010aa2:	d000      	beq.n	10010aa6 <internal_at_ble_service_define+0x24e>
10010aa4:	e0b3      	b.n	10010c0e <internal_at_ble_service_define+0x3b6>
10010aa6:	8833      	ldrh	r3, [r6, #0]
10010aa8:	9a05      	ldr	r2, [sp, #20]
10010aaa:	8013      	strh	r3, [r2, #0]
10010aac:	8836      	ldrh	r6, [r6, #0]
10010aae:	9b06      	ldr	r3, [sp, #24]
10010ab0:	9a03      	ldr	r2, [sp, #12]
10010ab2:	18f6      	adds	r6, r6, r3
10010ab4:	b2b3      	uxth	r3, r6
10010ab6:	9302      	str	r3, [sp, #8]
10010ab8:	233c      	movs	r3, #60	; 0x3c
10010aba:	4353      	muls	r3, r2
10010abc:	9a10      	ldr	r2, [sp, #64]	; 0x40
10010abe:	3314      	adds	r3, #20
10010ac0:	18d3      	adds	r3, r2, r3
10010ac2:	9304      	str	r3, [sp, #16]
10010ac4:	9b04      	ldr	r3, [sp, #16]
10010ac6:	429f      	cmp	r7, r3
10010ac8:	d100      	bne.n	10010acc <internal_at_ble_service_define+0x274>
10010aca:	e0a0      	b.n	10010c0e <internal_at_ble_service_define+0x3b6>
10010acc:	9b02      	ldr	r3, [sp, #8]
10010ace:	1c9d      	adds	r5, r3, #2
10010ad0:	1c3b      	adds	r3, r7, #0
10010ad2:	b2ad      	uxth	r5, r5
10010ad4:	3b14      	subs	r3, #20
10010ad6:	801d      	strh	r5, [r3, #0]
10010ad8:	9303      	str	r3, [sp, #12]
10010ada:	893b      	ldrh	r3, [r7, #8]
10010adc:	2b00      	cmp	r3, #0
10010ade:	d108      	bne.n	10010af2 <internal_at_ble_service_define+0x29a>
10010ae0:	23c0      	movs	r3, #192	; 0xc0
10010ae2:	883a      	ldrh	r2, [r7, #0]
10010ae4:	005b      	lsls	r3, r3, #1
10010ae6:	421a      	tst	r2, r3
10010ae8:	d026      	beq.n	10010b38 <internal_at_ble_service_define+0x2e0>
10010aea:	9e02      	ldr	r6, [sp, #8]
10010aec:	3603      	adds	r6, #3
10010aee:	b2b5      	uxth	r5, r6
10010af0:	e022      	b.n	10010b38 <internal_at_ble_service_define+0x2e0>
10010af2:	2103      	movs	r1, #3
10010af4:	7b3b      	ldrb	r3, [r7, #12]
10010af6:	4019      	ands	r1, r3
10010af8:	3903      	subs	r1, #3
10010afa:	424a      	negs	r2, r1
10010afc:	414a      	adcs	r2, r1
10010afe:	0759      	lsls	r1, r3, #29
10010b00:	0fc9      	lsrs	r1, r1, #31
10010b02:	4311      	orrs	r1, r2
10010b04:	03c9      	lsls	r1, r1, #15
10010b06:	897a      	ldrh	r2, [r7, #10]
10010b08:	2900      	cmp	r1, #0
10010b0a:	d007      	beq.n	10010b1c <internal_at_ble_service_define+0x2c4>
10010b0c:	6879      	ldr	r1, [r7, #4]
10010b0e:	2900      	cmp	r1, #0
10010b10:	d100      	bne.n	10010b14 <internal_at_ble_service_define+0x2bc>
10010b12:	4939      	ldr	r1, [pc, #228]	; (10010bf8 <internal_at_ble_service_define+0x3a0>)
10010b14:	1c28      	adds	r0, r5, #0
10010b16:	4e39      	ldr	r6, [pc, #228]	; (10010bfc <internal_at_ble_service_define+0x3a4>)
10010b18:	47b0      	blx	r6
10010b1a:	e00a      	b.n	10010b32 <internal_at_ble_service_define+0x2da>
10010b1c:	1c28      	adds	r0, r5, #0
10010b1e:	4e37      	ldr	r6, [pc, #220]	; (10010bfc <internal_at_ble_service_define+0x3a4>)
10010b20:	47b0      	blx	r6
10010b22:	2800      	cmp	r0, #0
10010b24:	d172      	bne.n	10010c0c <internal_at_ble_service_define+0x3b4>
10010b26:	9b03      	ldr	r3, [sp, #12]
10010b28:	8939      	ldrh	r1, [r7, #8]
10010b2a:	8818      	ldrh	r0, [r3, #0]
10010b2c:	687a      	ldr	r2, [r7, #4]
10010b2e:	4b34      	ldr	r3, [pc, #208]	; (10010c00 <internal_at_ble_service_define+0x3a8>)
10010b30:	4798      	blx	r3
10010b32:	2800      	cmp	r0, #0
10010b34:	d0d4      	beq.n	10010ae0 <internal_at_ble_service_define+0x288>
10010b36:	e069      	b.n	10010c0c <internal_at_ble_service_define+0x3b4>
10010b38:	8abb      	ldrh	r3, [r7, #20]
10010b3a:	2b00      	cmp	r3, #0
10010b3c:	d00a      	beq.n	10010b54 <internal_at_ble_service_define+0x2fc>
10010b3e:	3501      	adds	r5, #1
10010b40:	b2ad      	uxth	r5, r5
10010b42:	843d      	strh	r5, [r7, #32]
10010b44:	7f39      	ldrb	r1, [r7, #28]
10010b46:	8afb      	ldrh	r3, [r7, #22]
10010b48:	1c28      	adds	r0, r5, #0
10010b4a:	693a      	ldr	r2, [r7, #16]
10010b4c:	4e2d      	ldr	r6, [pc, #180]	; (10010c04 <internal_at_ble_service_define+0x3ac>)
10010b4e:	47b0      	blx	r6
10010b50:	2800      	cmp	r0, #0
10010b52:	d15b      	bne.n	10010c0c <internal_at_ble_service_define+0x3b4>
10010b54:	883b      	ldrh	r3, [r7, #0]
10010b56:	07db      	lsls	r3, r3, #31
10010b58:	d50d      	bpl.n	10010b76 <internal_at_ble_service_define+0x31e>
10010b5a:	2200      	movs	r2, #0
10010b5c:	3501      	adds	r5, #1
10010b5e:	b2ad      	uxth	r5, r5
10010b60:	a909      	add	r1, sp, #36	; 0x24
10010b62:	84bd      	strh	r5, [r7, #36]	; 0x24
10010b64:	7fbb      	ldrb	r3, [r7, #30]
10010b66:	1c28      	adds	r0, r5, #0
10010b68:	700a      	strb	r2, [r1, #0]
10010b6a:	704a      	strb	r2, [r1, #1]
10010b6c:	4e23      	ldr	r6, [pc, #140]	; (10010bfc <internal_at_ble_service_define+0x3a4>)
10010b6e:	3202      	adds	r2, #2
10010b70:	47b0      	blx	r6
10010b72:	2800      	cmp	r0, #0
10010b74:	d14a      	bne.n	10010c0c <internal_at_ble_service_define+0x3b4>
10010b76:	2330      	movs	r3, #48	; 0x30
10010b78:	883a      	ldrh	r2, [r7, #0]
10010b7a:	421a      	tst	r2, r3
10010b7c:	d00d      	beq.n	10010b9a <internal_at_ble_service_define+0x342>
10010b7e:	2200      	movs	r2, #0
10010b80:	3501      	adds	r5, #1
10010b82:	b2ad      	uxth	r5, r5
10010b84:	a909      	add	r1, sp, #36	; 0x24
10010b86:	847d      	strh	r5, [r7, #34]	; 0x22
10010b88:	7f7b      	ldrb	r3, [r7, #29]
10010b8a:	1c28      	adds	r0, r5, #0
10010b8c:	700a      	strb	r2, [r1, #0]
10010b8e:	704a      	strb	r2, [r1, #1]
10010b90:	4e1a      	ldr	r6, [pc, #104]	; (10010bfc <internal_at_ble_service_define+0x3a4>)
10010b92:	3202      	adds	r2, #2
10010b94:	47b0      	blx	r6
10010b96:	2800      	cmp	r0, #0
10010b98:	d138      	bne.n	10010c0c <internal_at_ble_service_define+0x3b4>
10010b9a:	69b9      	ldr	r1, [r7, #24]
10010b9c:	2900      	cmp	r1, #0
10010b9e:	d006      	beq.n	10010bae <internal_at_ble_service_define+0x356>
10010ba0:	3501      	adds	r5, #1
10010ba2:	b2ad      	uxth	r5, r5
10010ba4:	1c28      	adds	r0, r5, #0
10010ba6:	4b18      	ldr	r3, [pc, #96]	; (10010c08 <internal_at_ble_service_define+0x3b0>)
10010ba8:	4798      	blx	r3
10010baa:	2800      	cmp	r0, #0
10010bac:	d12e      	bne.n	10010c0c <internal_at_ble_service_define+0x3b4>
10010bae:	373c      	adds	r7, #60	; 0x3c
10010bb0:	9502      	str	r5, [sp, #8]
10010bb2:	e787      	b.n	10010ac4 <internal_at_ble_service_define+0x26c>
10010bb4:	100197d8 	.word	0x100197d8
10010bb8:	1001a6b4 	.word	0x1001a6b4
10010bbc:	1001498d 	.word	0x1001498d
10010bc0:	1001058d 	.word	0x1001058d
10010bc4:	1001497b 	.word	0x1001497b
10010bc8:	10017b2f 	.word	0x10017b2f
10010bcc:	10012a19 	.word	0x10012a19
10010bd0:	10017b31 	.word	0x10017b31
10010bd4:	10010659 	.word	0x10010659
10010bd8:	10017b2d 	.word	0x10017b2d
10010bdc:	10010601 	.word	0x10010601
10010be0:	10017b29 	.word	0x10017b29
10010be4:	10017b2b 	.word	0x10017b2b
10010be8:	00008002 	.word	0x00008002
10010bec:	10017b25 	.word	0x10017b25
10010bf0:	10017b27 	.word	0x10017b27
10010bf4:	1001290d 	.word	0x1001290d
10010bf8:	100197c4 	.word	0x100197c4
10010bfc:	10010721 	.word	0x10010721
10010c00:	10012a89 	.word	0x10012a89
10010c04:	100107d9 	.word	0x100107d9
10010c08:	100106f5 	.word	0x100106f5
10010c0c:	1c04      	adds	r4, r0, #0
10010c0e:	1c20      	adds	r0, r4, #0
10010c10:	b00b      	add	sp, #44	; 0x2c
10010c12:	bdf0      	pop	{r4, r5, r6, r7, pc}

10010c14 <initi_gatt_server_module>:
10010c14:	2300      	movs	r3, #0
10010c16:	4a07      	ldr	r2, [pc, #28]	; (10010c34 <initi_gatt_server_module+0x20>)
10010c18:	7013      	strb	r3, [r2, #0]
10010c1a:	4a07      	ldr	r2, [pc, #28]	; (10010c38 <initi_gatt_server_module+0x24>)
10010c1c:	6013      	str	r3, [r2, #0]
10010c1e:	4a07      	ldr	r2, [pc, #28]	; (10010c3c <initi_gatt_server_module+0x28>)
10010c20:	6013      	str	r3, [r2, #0]
10010c22:	4a07      	ldr	r2, [pc, #28]	; (10010c40 <initi_gatt_server_module+0x2c>)
10010c24:	6013      	str	r3, [r2, #0]
10010c26:	4a07      	ldr	r2, [pc, #28]	; (10010c44 <initi_gatt_server_module+0x30>)
10010c28:	6013      	str	r3, [r2, #0]
10010c2a:	4a07      	ldr	r2, [pc, #28]	; (10010c48 <initi_gatt_server_module+0x34>)
10010c2c:	6013      	str	r3, [r2, #0]
10010c2e:	4a07      	ldr	r2, [pc, #28]	; (10010c4c <initi_gatt_server_module+0x38>)
10010c30:	6013      	str	r3, [r2, #0]
10010c32:	4770      	bx	lr
10010c34:	100197c4 	.word	0x100197c4
10010c38:	100197d4 	.word	0x100197d4
10010c3c:	100197d0 	.word	0x100197d0
10010c40:	100197c0 	.word	0x100197c0
10010c44:	100197cc 	.word	0x100197cc
10010c48:	100197c8 	.word	0x100197c8
10010c4c:	100197d8 	.word	0x100197d8

10010c50 <db_init>:
10010c50:	4b0a      	ldr	r3, [pc, #40]	; (10010c7c <db_init+0x2c>)
10010c52:	4a0b      	ldr	r2, [pc, #44]	; (10010c80 <db_init+0x30>)
10010c54:	6018      	str	r0, [r3, #0]
10010c56:	084b      	lsrs	r3, r1, #1
10010c58:	6013      	str	r3, [r2, #0]
10010c5a:	4a0a      	ldr	r2, [pc, #40]	; (10010c84 <db_init+0x34>)
10010c5c:	18c3      	adds	r3, r0, r3
10010c5e:	6013      	str	r3, [r2, #0]
10010c60:	4a09      	ldr	r2, [pc, #36]	; (10010c88 <db_init+0x38>)
10010c62:	1841      	adds	r1, r0, r1
10010c64:	6013      	str	r3, [r2, #0]
10010c66:	2303      	movs	r3, #3
10010c68:	2200      	movs	r2, #0
10010c6a:	3103      	adds	r1, #3
10010c6c:	4399      	bics	r1, r3
10010c6e:	4b07      	ldr	r3, [pc, #28]	; (10010c8c <db_init+0x3c>)
10010c70:	3904      	subs	r1, #4
10010c72:	6019      	str	r1, [r3, #0]
10010c74:	4b06      	ldr	r3, [pc, #24]	; (10010c90 <db_init+0x40>)
10010c76:	601a      	str	r2, [r3, #0]
10010c78:	4770      	bx	lr
10010c7a:	46c0      	nop			; (mov r8, r8)
10010c7c:	100197d8 	.word	0x100197d8
10010c80:	100197d4 	.word	0x100197d4
10010c84:	100197c0 	.word	0x100197c0
10010c88:	100197cc 	.word	0x100197cc
10010c8c:	100197c8 	.word	0x100197c8
10010c90:	100197d0 	.word	0x100197d0

10010c94 <at_ble_primary_service_define>:
10010c94:	b530      	push	{r4, r5, lr}
10010c96:	b085      	sub	sp, #20
10010c98:	ac08      	add	r4, sp, #32
10010c9a:	cc20      	ldmia	r4!, {r5}
10010c9c:	8824      	ldrh	r4, [r4, #0]
10010c9e:	9500      	str	r5, [sp, #0]
10010ca0:	9401      	str	r4, [sp, #4]
10010ca2:	2401      	movs	r4, #1
10010ca4:	9402      	str	r4, [sp, #8]
10010ca6:	4c02      	ldr	r4, [pc, #8]	; (10010cb0 <at_ble_primary_service_define+0x1c>)
10010ca8:	47a0      	blx	r4
10010caa:	b005      	add	sp, #20
10010cac:	bd30      	pop	{r4, r5, pc}
10010cae:	46c0      	nop			; (mov r8, r8)
10010cb0:	10010859 	.word	0x10010859

10010cb4 <at_ble_characteristic_value_set>:
10010cb4:	b570      	push	{r4, r5, r6, lr}
10010cb6:	4b0b      	ldr	r3, [pc, #44]	; (10010ce4 <at_ble_characteristic_value_set+0x30>)
10010cb8:	1c06      	adds	r6, r0, #0
10010cba:	1c0c      	adds	r4, r1, #0
10010cbc:	1c15      	adds	r5, r2, #0
10010cbe:	4798      	blx	r3
10010cc0:	2800      	cmp	r0, #0
10010cc2:	d008      	beq.n	10010cd6 <at_ble_characteristic_value_set+0x22>
10010cc4:	6880      	ldr	r0, [r0, #8]
10010cc6:	2800      	cmp	r0, #0
10010cc8:	d005      	beq.n	10010cd6 <at_ble_characteristic_value_set+0x22>
10010cca:	1c21      	adds	r1, r4, #0
10010ccc:	1c2a      	adds	r2, r5, #0
10010cce:	4b06      	ldr	r3, [pc, #24]	; (10010ce8 <at_ble_characteristic_value_set+0x34>)
10010cd0:	4798      	blx	r3
10010cd2:	2000      	movs	r0, #0
10010cd4:	e004      	b.n	10010ce0 <at_ble_characteristic_value_set+0x2c>
10010cd6:	1c30      	adds	r0, r6, #0
10010cd8:	1c29      	adds	r1, r5, #0
10010cda:	1c22      	adds	r2, r4, #0
10010cdc:	4b03      	ldr	r3, [pc, #12]	; (10010cec <at_ble_characteristic_value_set+0x38>)
10010cde:	4798      	blx	r3
10010ce0:	bd70      	pop	{r4, r5, r6, pc}
10010ce2:	46c0      	nop			; (mov r8, r8)
10010ce4:	100105c1 	.word	0x100105c1
10010ce8:	1001497b 	.word	0x1001497b
10010cec:	10012a89 	.word	0x10012a89

10010cf0 <at_ble_characteristic_value_get>:
10010cf0:	b570      	push	{r4, r5, r6, lr}
10010cf2:	4b0c      	ldr	r3, [pc, #48]	; (10010d24 <at_ble_characteristic_value_get+0x34>)
10010cf4:	1c06      	adds	r6, r0, #0
10010cf6:	1c0c      	adds	r4, r1, #0
10010cf8:	1c15      	adds	r5, r2, #0
10010cfa:	4798      	blx	r3
10010cfc:	2800      	cmp	r0, #0
10010cfe:	d00b      	beq.n	10010d18 <at_ble_characteristic_value_get+0x28>
10010d00:	6883      	ldr	r3, [r0, #8]
10010d02:	2b00      	cmp	r3, #0
10010d04:	d008      	beq.n	10010d18 <at_ble_characteristic_value_get+0x28>
10010d06:	8883      	ldrh	r3, [r0, #4]
10010d08:	802b      	strh	r3, [r5, #0]
10010d0a:	8882      	ldrh	r2, [r0, #4]
10010d0c:	6881      	ldr	r1, [r0, #8]
10010d0e:	4b06      	ldr	r3, [pc, #24]	; (10010d28 <at_ble_characteristic_value_get+0x38>)
10010d10:	1c20      	adds	r0, r4, #0
10010d12:	4798      	blx	r3
10010d14:	2000      	movs	r0, #0
10010d16:	e004      	b.n	10010d22 <at_ble_characteristic_value_get+0x32>
10010d18:	1c30      	adds	r0, r6, #0
10010d1a:	1c29      	adds	r1, r5, #0
10010d1c:	1c22      	adds	r2, r4, #0
10010d1e:	4b03      	ldr	r3, [pc, #12]	; (10010d2c <at_ble_characteristic_value_get+0x3c>)
10010d20:	4798      	blx	r3
10010d22:	bd70      	pop	{r4, r5, r6, pc}
10010d24:	100105c1 	.word	0x100105c1
10010d28:	1001497b 	.word	0x1001497b
10010d2c:	10012b15 	.word	0x10012b15

10010d30 <at_ble_write_authorize_reply>:
10010d30:	b5f0      	push	{r4, r5, r6, r7, lr}
10010d32:	b085      	sub	sp, #20
10010d34:	1c04      	adds	r4, r0, #0
10010d36:	9101      	str	r1, [sp, #4]
10010d38:	2900      	cmp	r1, #0
10010d3a:	d128      	bne.n	10010d8e <at_ble_write_authorize_reply+0x5e>
10010d3c:	8843      	ldrh	r3, [r0, #2]
10010d3e:	1c27      	adds	r7, r4, #0
10010d40:	9300      	str	r3, [sp, #0]
10010d42:	1c18      	adds	r0, r3, #0
10010d44:	4b16      	ldr	r3, [pc, #88]	; (10010da0 <at_ble_write_authorize_reply+0x70>)
10010d46:	4798      	blx	r3
10010d48:	3708      	adds	r7, #8
10010d4a:	2800      	cmp	r0, #0
10010d4c:	d009      	beq.n	10010d62 <at_ble_write_authorize_reply+0x32>
10010d4e:	6880      	ldr	r0, [r0, #8]
10010d50:	2800      	cmp	r0, #0
10010d52:	d006      	beq.n	10010d62 <at_ble_write_authorize_reply+0x32>
10010d54:	88a3      	ldrh	r3, [r4, #4]
10010d56:	88e2      	ldrh	r2, [r4, #6]
10010d58:	18c0      	adds	r0, r0, r3
10010d5a:	1c39      	adds	r1, r7, #0
10010d5c:	4b11      	ldr	r3, [pc, #68]	; (10010da4 <at_ble_write_authorize_reply+0x74>)
10010d5e:	4798      	blx	r3
10010d60:	e015      	b.n	10010d8e <at_ble_write_authorize_reply+0x5e>
10010d62:	ab02      	add	r3, sp, #8
10010d64:	1d9e      	adds	r6, r3, #6
10010d66:	2300      	movs	r3, #0
10010d68:	4d0f      	ldr	r5, [pc, #60]	; (10010da8 <at_ble_write_authorize_reply+0x78>)
10010d6a:	8033      	strh	r3, [r6, #0]
10010d6c:	6829      	ldr	r1, [r5, #0]
10010d6e:	1c32      	adds	r2, r6, #0
10010d70:	4b0e      	ldr	r3, [pc, #56]	; (10010dac <at_ble_write_authorize_reply+0x7c>)
10010d72:	9800      	ldr	r0, [sp, #0]
10010d74:	4798      	blx	r3
10010d76:	682b      	ldr	r3, [r5, #0]
10010d78:	88a0      	ldrh	r0, [r4, #4]
10010d7a:	88e2      	ldrh	r2, [r4, #6]
10010d7c:	1818      	adds	r0, r3, r0
10010d7e:	1c39      	adds	r1, r7, #0
10010d80:	4b08      	ldr	r3, [pc, #32]	; (10010da4 <at_ble_write_authorize_reply+0x74>)
10010d82:	4798      	blx	r3
10010d84:	8860      	ldrh	r0, [r4, #2]
10010d86:	8832      	ldrh	r2, [r6, #0]
10010d88:	6829      	ldr	r1, [r5, #0]
10010d8a:	4b09      	ldr	r3, [pc, #36]	; (10010db0 <at_ble_write_authorize_reply+0x80>)
10010d8c:	4798      	blx	r3
10010d8e:	8860      	ldrh	r0, [r4, #2]
10010d90:	8821      	ldrh	r1, [r4, #0]
10010d92:	9a01      	ldr	r2, [sp, #4]
10010d94:	4b07      	ldr	r3, [pc, #28]	; (10010db4 <at_ble_write_authorize_reply+0x84>)
10010d96:	4798      	blx	r3
10010d98:	2000      	movs	r0, #0
10010d9a:	b005      	add	sp, #20
10010d9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
10010d9e:	46c0      	nop			; (mov r8, r8)
10010da0:	100105c1 	.word	0x100105c1
10010da4:	1001497b 	.word	0x1001497b
10010da8:	10017d34 	.word	0x10017d34
10010dac:	10010cf1 	.word	0x10010cf1
10010db0:	10010cb5 	.word	0x10010cb5
10010db4:	1001258d 	.word	0x1001258d

10010db8 <gatts_handle_read_req>:
10010db8:	b538      	push	{r3, r4, r5, lr}
10010dba:	1c0c      	adds	r4, r1, #0
10010dbc:	4b07      	ldr	r3, [pc, #28]	; (10010ddc <gatts_handle_read_req+0x24>)
10010dbe:	4798      	blx	r3
10010dc0:	8865      	ldrh	r5, [r4, #2]
10010dc2:	4b07      	ldr	r3, [pc, #28]	; (10010de0 <gatts_handle_read_req+0x28>)
10010dc4:	1c28      	adds	r0, r5, #0
10010dc6:	4798      	blx	r3
10010dc8:	7883      	ldrb	r3, [r0, #2]
10010dca:	2026      	movs	r0, #38	; 0x26
10010dcc:	07db      	lsls	r3, r3, #31
10010dce:	d404      	bmi.n	10010dda <gatts_handle_read_req+0x22>
10010dd0:	8820      	ldrh	r0, [r4, #0]
10010dd2:	1c29      	adds	r1, r5, #0
10010dd4:	4b03      	ldr	r3, [pc, #12]	; (10010de4 <gatts_handle_read_req+0x2c>)
10010dd6:	4798      	blx	r3
10010dd8:	203b      	movs	r0, #59	; 0x3b
10010dda:	bd38      	pop	{r3, r4, r5, pc}
10010ddc:	100124d1 	.word	0x100124d1
10010de0:	100105c1 	.word	0x100105c1
10010de4:	10010829 	.word	0x10010829

10010de8 <gatts_handle_att_info_req>:
10010de8:	b538      	push	{r3, r4, r5, lr}
10010dea:	1c0d      	adds	r5, r1, #0
10010dec:	4b0a      	ldr	r3, [pc, #40]	; (10010e18 <gatts_handle_att_info_req+0x30>)
10010dee:	1c14      	adds	r4, r2, #0
10010df0:	4798      	blx	r3
10010df2:	882d      	ldrh	r5, [r5, #0]
10010df4:	4b09      	ldr	r3, [pc, #36]	; (10010e1c <gatts_handle_att_info_req+0x34>)
10010df6:	1c28      	adds	r0, r5, #0
10010df8:	4798      	blx	r3
10010dfa:	0a22      	lsrs	r2, r4, #8
10010dfc:	1c03      	adds	r3, r0, #0
10010dfe:	4c08      	ldr	r4, [pc, #32]	; (10010e20 <gatts_handle_att_info_req+0x38>)
10010e00:	b291      	uxth	r1, r2
10010e02:	2800      	cmp	r0, #0
10010e04:	d003      	beq.n	10010e0e <gatts_handle_att_info_req+0x26>
10010e06:	8882      	ldrh	r2, [r0, #4]
10010e08:	2300      	movs	r3, #0
10010e0a:	1c28      	adds	r0, r5, #0
10010e0c:	e001      	b.n	10010e12 <gatts_handle_att_info_req+0x2a>
10010e0e:	1c28      	adds	r0, r5, #0
10010e10:	2201      	movs	r2, #1
10010e12:	47a0      	blx	r4
10010e14:	203b      	movs	r0, #59	; 0x3b
10010e16:	bd38      	pop	{r3, r4, r5, pc}
10010e18:	10012515 	.word	0x10012515
10010e1c:	100105c1 	.word	0x100105c1
10010e20:	100125d1 	.word	0x100125d1

10010e24 <gatts_handle_write_req>:
10010e24:	b510      	push	{r4, lr}
10010e26:	1c14      	adds	r4, r2, #0
10010e28:	4b07      	ldr	r3, [pc, #28]	; (10010e48 <gatts_handle_write_req+0x24>)
10010e2a:	4798      	blx	r3
10010e2c:	4b07      	ldr	r3, [pc, #28]	; (10010e4c <gatts_handle_write_req+0x28>)
10010e2e:	8860      	ldrh	r0, [r4, #2]
10010e30:	4798      	blx	r3
10010e32:	2302      	movs	r3, #2
10010e34:	7881      	ldrb	r1, [r0, #2]
10010e36:	2022      	movs	r0, #34	; 0x22
10010e38:	4019      	ands	r1, r3
10010e3a:	d103      	bne.n	10010e44 <gatts_handle_write_req+0x20>
10010e3c:	1c20      	adds	r0, r4, #0
10010e3e:	4b04      	ldr	r3, [pc, #16]	; (10010e50 <gatts_handle_write_req+0x2c>)
10010e40:	4798      	blx	r3
10010e42:	201f      	movs	r0, #31
10010e44:	bd10      	pop	{r4, pc}
10010e46:	46c0      	nop			; (mov r8, r8)
10010e48:	100124dd 	.word	0x100124dd
10010e4c:	100105c1 	.word	0x100105c1
10010e50:	10010d31 	.word	0x10010d31

10010e54 <at_ble_indication_send>:
10010e54:	b5f0      	push	{r4, r5, r6, r7, lr}
10010e56:	4d17      	ldr	r5, [pc, #92]	; (10010eb4 <at_ble_indication_send+0x60>)
10010e58:	4c17      	ldr	r4, [pc, #92]	; (10010eb8 <at_ble_indication_send+0x64>)
10010e5a:	682a      	ldr	r2, [r5, #0]
10010e5c:	44a5      	add	sp, r4
10010e5e:	23d2      	movs	r3, #210	; 0xd2
10010e60:	2a04      	cmp	r2, #4
10010e62:	d822      	bhi.n	10010eaa <at_ble_indication_send+0x56>
10010e64:	1c06      	adds	r6, r0, #0
10010e66:	4b15      	ldr	r3, [pc, #84]	; (10010ebc <at_ble_indication_send+0x68>)
10010e68:	1c08      	adds	r0, r1, #0
10010e6a:	1c0c      	adds	r4, r1, #0
10010e6c:	4798      	blx	r3
10010e6e:	2800      	cmp	r0, #0
10010e70:	d008      	beq.n	10010e84 <at_ble_indication_send+0x30>
10010e72:	6883      	ldr	r3, [r0, #8]
10010e74:	2b00      	cmp	r3, #0
10010e76:	d005      	beq.n	10010e84 <at_ble_indication_send+0x30>
10010e78:	8882      	ldrh	r2, [r0, #4]
10010e7a:	1c21      	adds	r1, r4, #0
10010e7c:	9200      	str	r2, [sp, #0]
10010e7e:	2013      	movs	r0, #19
10010e80:	1c32      	adds	r2, r6, #0
10010e82:	e00c      	b.n	10010e9e <at_ble_indication_send+0x4a>
10010e84:	270e      	movs	r7, #14
10010e86:	446f      	add	r7, sp
10010e88:	1c39      	adds	r1, r7, #0
10010e8a:	aa04      	add	r2, sp, #16
10010e8c:	4b0c      	ldr	r3, [pc, #48]	; (10010ec0 <at_ble_indication_send+0x6c>)
10010e8e:	1c20      	adds	r0, r4, #0
10010e90:	4798      	blx	r3
10010e92:	2013      	movs	r0, #19
10010e94:	1c21      	adds	r1, r4, #0
10010e96:	1c32      	adds	r2, r6, #0
10010e98:	883b      	ldrh	r3, [r7, #0]
10010e9a:	9300      	str	r3, [sp, #0]
10010e9c:	ab04      	add	r3, sp, #16
10010e9e:	4c09      	ldr	r4, [pc, #36]	; (10010ec4 <at_ble_indication_send+0x70>)
10010ea0:	47a0      	blx	r4
10010ea2:	682b      	ldr	r3, [r5, #0]
10010ea4:	3301      	adds	r3, #1
10010ea6:	602b      	str	r3, [r5, #0]
10010ea8:	2300      	movs	r3, #0
10010eaa:	1c18      	adds	r0, r3, #0
10010eac:	2385      	movs	r3, #133	; 0x85
10010eae:	009b      	lsls	r3, r3, #2
10010eb0:	449d      	add	sp, r3
10010eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
10010eb4:	10019864 	.word	0x10019864
10010eb8:	fffffdec 	.word	0xfffffdec
10010ebc:	100105c1 	.word	0x100105c1
10010ec0:	10012b15 	.word	0x10012b15
10010ec4:	10012619 	.word	0x10012619

10010ec8 <init_l2cc_task_module>:
10010ec8:	220a      	movs	r2, #10
10010eca:	4b01      	ldr	r3, [pc, #4]	; (10010ed0 <init_l2cc_task_module+0x8>)
10010ecc:	701a      	strb	r2, [r3, #0]
10010ece:	4770      	bx	lr
10010ed0:	10017d30 	.word	0x10017d30

10010ed4 <l2cc_data_send_rsp_handler>:
10010ed4:	b510      	push	{r4, lr}
10010ed6:	7802      	ldrb	r2, [r0, #0]
10010ed8:	700a      	strb	r2, [r1, #0]
10010eda:	7883      	ldrb	r3, [r0, #2]
10010edc:	7844      	ldrb	r4, [r0, #1]
10010ede:	021b      	lsls	r3, r3, #8
10010ee0:	4323      	orrs	r3, r4
10010ee2:	804b      	strh	r3, [r1, #2]
10010ee4:	7903      	ldrb	r3, [r0, #4]
10010ee6:	78c0      	ldrb	r0, [r0, #3]
10010ee8:	021b      	lsls	r3, r3, #8
10010eea:	4303      	orrs	r3, r0
10010eec:	808b      	strh	r3, [r1, #4]
10010eee:	2a00      	cmp	r2, #0
10010ef0:	d103      	bne.n	10010efa <l2cc_data_send_rsp_handler+0x26>
10010ef2:	4a02      	ldr	r2, [pc, #8]	; (10010efc <l2cc_data_send_rsp_handler+0x28>)
10010ef4:	7813      	ldrb	r3, [r2, #0]
10010ef6:	3301      	adds	r3, #1
10010ef8:	7013      	strb	r3, [r2, #0]
10010efa:	bd10      	pop	{r4, pc}
10010efc:	10017d30 	.word	0x10017d30

10010f00 <l2cc_data_received_handler>:
10010f00:	b508      	push	{r3, lr}
10010f02:	1c03      	adds	r3, r0, #0
10010f04:	7842      	ldrb	r2, [r0, #1]
10010f06:	7800      	ldrb	r0, [r0, #0]
10010f08:	0212      	lsls	r2, r2, #8
10010f0a:	4302      	orrs	r2, r0
10010f0c:	800a      	strh	r2, [r1, #0]
10010f0e:	78da      	ldrb	r2, [r3, #3]
10010f10:	7898      	ldrb	r0, [r3, #2]
10010f12:	0212      	lsls	r2, r2, #8
10010f14:	4302      	orrs	r2, r0
10010f16:	804a      	strh	r2, [r1, #2]
10010f18:	795a      	ldrb	r2, [r3, #5]
10010f1a:	7918      	ldrb	r0, [r3, #4]
10010f1c:	0212      	lsls	r2, r2, #8
10010f1e:	4302      	orrs	r2, r0
10010f20:	808a      	strh	r2, [r1, #4]
10010f22:	1d88      	adds	r0, r1, #6
10010f24:	1d99      	adds	r1, r3, #6
10010f26:	4b01      	ldr	r3, [pc, #4]	; (10010f2c <l2cc_data_received_handler+0x2c>)
10010f28:	4798      	blx	r3
10010f2a:	bd08      	pop	{r3, pc}
10010f2c:	1001497b 	.word	0x1001497b

10010f30 <at_ble_authenticate>:
10010f30:	b5f0      	push	{r4, r5, r6, r7, lr}
10010f32:	1c0c      	adds	r4, r1, #0
10010f34:	211f      	movs	r1, #31
10010f36:	b08b      	sub	sp, #44	; 0x2c
10010f38:	9307      	str	r3, [sp, #28]
10010f3a:	ab02      	add	r3, sp, #8
10010f3c:	18c9      	adds	r1, r1, r3
10010f3e:	230f      	movs	r3, #15
10010f40:	700b      	strb	r3, [r1, #0]
10010f42:	4b40      	ldr	r3, [pc, #256]	; (10011044 <at_ble_authenticate+0x114>)
10010f44:	1c05      	adds	r5, r0, #0
10010f46:	1c16      	adds	r6, r2, #0
10010f48:	4798      	blx	r3
10010f4a:	1c07      	adds	r7, r0, #0
10010f4c:	2001      	movs	r0, #1
10010f4e:	2f07      	cmp	r7, #7
10010f50:	d875      	bhi.n	1001103e <at_ble_authenticate+0x10e>
10010f52:	2c00      	cmp	r4, #0
10010f54:	d113      	bne.n	10010f7e <at_ble_authenticate+0x4e>
10010f56:	2312      	movs	r3, #18
10010f58:	435f      	muls	r7, r3
10010f5a:	4b3b      	ldr	r3, [pc, #236]	; (10011048 <at_ble_authenticate+0x118>)
10010f5c:	5cfb      	ldrb	r3, [r7, r3]
10010f5e:	4283      	cmp	r3, r0
10010f60:	d001      	beq.n	10010f66 <at_ble_authenticate+0x36>
10010f62:	20cf      	movs	r0, #207	; 0xcf
10010f64:	e06b      	b.n	1001103e <at_ble_authenticate+0x10e>
10010f66:	9504      	str	r5, [sp, #16]
10010f68:	9400      	str	r4, [sp, #0]
10010f6a:	9401      	str	r4, [sp, #4]
10010f6c:	9402      	str	r4, [sp, #8]
10010f6e:	9403      	str	r4, [sp, #12]
10010f70:	1c20      	adds	r0, r4, #0
10010f72:	1c21      	adds	r1, r4, #0
10010f74:	1c22      	adds	r2, r4, #0
10010f76:	1c23      	adds	r3, r4, #0
10010f78:	4d34      	ldr	r5, [pc, #208]	; (1001104c <at_ble_authenticate+0x11c>)
10010f7a:	47a8      	blx	r5
10010f7c:	e05e      	b.n	1001103c <at_ble_authenticate+0x10c>
10010f7e:	7922      	ldrb	r2, [r4, #4]
10010f80:	2a06      	cmp	r2, #6
10010f82:	d9ee      	bls.n	10010f62 <at_ble_authenticate+0x32>
10010f84:	7963      	ldrb	r3, [r4, #5]
10010f86:	2b10      	cmp	r3, #16
10010f88:	d8eb      	bhi.n	10010f62 <at_ble_authenticate+0x32>
10010f8a:	429a      	cmp	r2, r3
10010f8c:	d8e9      	bhi.n	10010f62 <at_ble_authenticate+0x32>
10010f8e:	7a23      	ldrb	r3, [r4, #8]
10010f90:	2b04      	cmp	r3, #4
10010f92:	d8e6      	bhi.n	10010f62 <at_ble_authenticate+0x32>
10010f94:	79a3      	ldrb	r3, [r4, #6]
10010f96:	2b07      	cmp	r3, #7
10010f98:	d8e3      	bhi.n	10010f62 <at_ble_authenticate+0x32>
10010f9a:	79e3      	ldrb	r3, [r4, #7]
10010f9c:	2b07      	cmp	r3, #7
10010f9e:	d8e0      	bhi.n	10010f62 <at_ble_authenticate+0x32>
10010fa0:	78a3      	ldrb	r3, [r4, #2]
10010fa2:	2b00      	cmp	r3, #0
10010fa4:	d006      	beq.n	10010fb4 <at_ble_authenticate+0x84>
10010fa6:	2e00      	cmp	r6, #0
10010fa8:	d0db      	beq.n	10010f62 <at_ble_authenticate+0x32>
10010faa:	4829      	ldr	r0, [pc, #164]	; (10011050 <at_ble_authenticate+0x120>)
10010fac:	1c31      	adds	r1, r6, #0
10010fae:	221c      	movs	r2, #28
10010fb0:	4b28      	ldr	r3, [pc, #160]	; (10011054 <at_ble_authenticate+0x124>)
10010fb2:	4798      	blx	r3
10010fb4:	9b07      	ldr	r3, [sp, #28]
10010fb6:	2b00      	cmp	r3, #0
10010fb8:	d005      	beq.n	10010fc6 <at_ble_authenticate+0x96>
10010fba:	4827      	ldr	r0, [pc, #156]	; (10011058 <at_ble_authenticate+0x128>)
10010fbc:	1c19      	adds	r1, r3, #0
10010fbe:	309a      	adds	r0, #154	; 0x9a
10010fc0:	2210      	movs	r2, #16
10010fc2:	4b24      	ldr	r3, [pc, #144]	; (10011054 <at_ble_authenticate+0x124>)
10010fc4:	4798      	blx	r3
10010fc6:	7863      	ldrb	r3, [r4, #1]
10010fc8:	78a2      	ldrb	r2, [r4, #2]
10010fca:	009b      	lsls	r3, r3, #2
10010fcc:	4313      	orrs	r3, r2
10010fce:	2212      	movs	r2, #18
10010fd0:	4357      	muls	r7, r2
10010fd2:	4a1d      	ldr	r2, [pc, #116]	; (10011048 <at_ble_authenticate+0x118>)
10010fd4:	b2db      	uxtb	r3, r3
10010fd6:	5cba      	ldrb	r2, [r7, r2]
10010fd8:	2a00      	cmp	r2, #0
10010fda:	d116      	bne.n	1001100a <at_ble_authenticate+0xda>
10010fdc:	79a0      	ldrb	r0, [r4, #6]
10010fde:	0742      	lsls	r2, r0, #29
10010fe0:	d502      	bpl.n	10010fe8 <at_ble_authenticate+0xb8>
10010fe2:	9a07      	ldr	r2, [sp, #28]
10010fe4:	2a00      	cmp	r2, #0
10010fe6:	d0bc      	beq.n	10010f62 <at_ble_authenticate+0x32>
10010fe8:	07c2      	lsls	r2, r0, #31
10010fea:	d501      	bpl.n	10010ff0 <at_ble_authenticate+0xc0>
10010fec:	2e00      	cmp	r6, #0
10010fee:	d0b8      	beq.n	10010f62 <at_ble_authenticate+0x32>
10010ff0:	7966      	ldrb	r6, [r4, #5]
10010ff2:	7821      	ldrb	r1, [r4, #0]
10010ff4:	78e2      	ldrb	r2, [r4, #3]
10010ff6:	9600      	str	r6, [sp, #0]
10010ff8:	9001      	str	r0, [sp, #4]
10010ffa:	79e0      	ldrb	r0, [r4, #7]
10010ffc:	9002      	str	r0, [sp, #8]
10010ffe:	7a20      	ldrb	r0, [r4, #8]
10011000:	4c16      	ldr	r4, [pc, #88]	; (1001105c <at_ble_authenticate+0x12c>)
10011002:	9003      	str	r0, [sp, #12]
10011004:	1c28      	adds	r0, r5, #0
10011006:	47a0      	blx	r4
10011008:	e018      	b.n	1001103c <at_ble_authenticate+0x10c>
1001100a:	2a01      	cmp	r2, #1
1001100c:	d1a9      	bne.n	10010f62 <at_ble_authenticate+0x32>
1001100e:	79e0      	ldrb	r0, [r4, #7]
10011010:	0742      	lsls	r2, r0, #29
10011012:	d502      	bpl.n	1001101a <at_ble_authenticate+0xea>
10011014:	9a07      	ldr	r2, [sp, #28]
10011016:	2a00      	cmp	r2, #0
10011018:	d0a3      	beq.n	10010f62 <at_ble_authenticate+0x32>
1001101a:	07c2      	lsls	r2, r0, #31
1001101c:	d501      	bpl.n	10011022 <at_ble_authenticate+0xf2>
1001101e:	2e00      	cmp	r6, #0
10011020:	d09f      	beq.n	10010f62 <at_ble_authenticate+0x32>
10011022:	7966      	ldrb	r6, [r4, #5]
10011024:	7821      	ldrb	r1, [r4, #0]
10011026:	78e2      	ldrb	r2, [r4, #3]
10011028:	9600      	str	r6, [sp, #0]
1001102a:	79a6      	ldrb	r6, [r4, #6]
1001102c:	9002      	str	r0, [sp, #8]
1001102e:	9601      	str	r6, [sp, #4]
10011030:	7a20      	ldrb	r0, [r4, #8]
10011032:	9504      	str	r5, [sp, #16]
10011034:	9003      	str	r0, [sp, #12]
10011036:	4c05      	ldr	r4, [pc, #20]	; (1001104c <at_ble_authenticate+0x11c>)
10011038:	2001      	movs	r0, #1
1001103a:	47a0      	blx	r4
1001103c:	2000      	movs	r0, #0
1001103e:	b00b      	add	sp, #44	; 0x2c
10011040:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011042:	46c0      	nop			; (mov r8, r8)
10011044:	10011431 	.word	0x10011431
10011048:	1001a6b6 	.word	0x1001a6b6
1001104c:	100119a1 	.word	0x100119a1
10011050:	1001a7c4 	.word	0x1001a7c4
10011054:	1001497b 	.word	0x1001497b
10011058:	1001a746 	.word	0x1001a746
1001105c:	10011781 	.word	0x10011781

10011060 <at_ble_pair_key_reply>:
10011060:	b5f0      	push	{r4, r5, r6, r7, lr}
10011062:	b085      	sub	sp, #20
10011064:	1c05      	adds	r5, r0, #0
10011066:	1c0c      	adds	r4, r1, #0
10011068:	1c16      	adds	r6, r2, #0
1001106a:	2100      	movs	r1, #0
1001106c:	4668      	mov	r0, sp
1001106e:	2210      	movs	r2, #16
10011070:	4b18      	ldr	r3, [pc, #96]	; (100110d4 <at_ble_pair_key_reply+0x74>)
10011072:	4798      	blx	r3
10011074:	2101      	movs	r1, #1
10011076:	2e00      	cmp	r6, #0
10011078:	d101      	bne.n	1001107e <at_ble_pair_key_reply+0x1e>
1001107a:	1c31      	adds	r1, r6, #0
1001107c:	466e      	mov	r6, sp
1001107e:	2c00      	cmp	r4, #0
10011080:	d116      	bne.n	100110b0 <at_ble_pair_key_reply+0x50>
10011082:	2701      	movs	r7, #1
10011084:	1c23      	adds	r3, r4, #0
10011086:	1d70      	adds	r0, r6, #5
10011088:	3e01      	subs	r6, #1
1001108a:	7802      	ldrb	r2, [r0, #0]
1001108c:	3801      	subs	r0, #1
1001108e:	3a30      	subs	r2, #48	; 0x30
10011090:	437a      	muls	r2, r7
10011092:	189b      	adds	r3, r3, r2
10011094:	220a      	movs	r2, #10
10011096:	4357      	muls	r7, r2
10011098:	42b0      	cmp	r0, r6
1001109a:	d1f6      	bne.n	1001108a <at_ble_pair_key_reply+0x2a>
1001109c:	466a      	mov	r2, sp
1001109e:	4668      	mov	r0, sp
100110a0:	7013      	strb	r3, [r2, #0]
100110a2:	0a1a      	lsrs	r2, r3, #8
100110a4:	7042      	strb	r2, [r0, #1]
100110a6:	0c1a      	lsrs	r2, r3, #16
100110a8:	0e1b      	lsrs	r3, r3, #24
100110aa:	7082      	strb	r2, [r0, #2]
100110ac:	70c3      	strb	r3, [r0, #3]
100110ae:	e009      	b.n	100110c4 <at_ble_pair_key_reply+0x64>
100110b0:	20cf      	movs	r0, #207	; 0xcf
100110b2:	2c01      	cmp	r4, #1
100110b4:	d10c      	bne.n	100110d0 <at_ble_pair_key_reply+0x70>
100110b6:	2300      	movs	r3, #0
100110b8:	4668      	mov	r0, sp
100110ba:	5cf2      	ldrb	r2, [r6, r3]
100110bc:	54c2      	strb	r2, [r0, r3]
100110be:	3301      	adds	r3, #1
100110c0:	2b10      	cmp	r3, #16
100110c2:	d1f9      	bne.n	100110b8 <at_ble_pair_key_reply+0x58>
100110c4:	2004      	movs	r0, #4
100110c6:	466a      	mov	r2, sp
100110c8:	1c2b      	adds	r3, r5, #0
100110ca:	4c03      	ldr	r4, [pc, #12]	; (100110d8 <at_ble_pair_key_reply+0x78>)
100110cc:	47a0      	blx	r4
100110ce:	2000      	movs	r0, #0
100110d0:	b005      	add	sp, #20
100110d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
100110d4:	1001498d 	.word	0x1001498d
100110d8:	10011a1d 	.word	0x10011a1d

100110dc <at_ble_send_slave_sec_request>:
100110dc:	b570      	push	{r4, r5, r6, lr}
100110de:	4b0c      	ldr	r3, [pc, #48]	; (10011110 <at_ble_send_slave_sec_request+0x34>)
100110e0:	1c0e      	adds	r6, r1, #0
100110e2:	2100      	movs	r1, #0
100110e4:	1c05      	adds	r5, r0, #0
100110e6:	1c14      	adds	r4, r2, #0
100110e8:	4798      	blx	r3
100110ea:	2301      	movs	r3, #1
100110ec:	2807      	cmp	r0, #7
100110ee:	d80d      	bhi.n	1001110c <at_ble_send_slave_sec_request+0x30>
100110f0:	3311      	adds	r3, #17
100110f2:	4358      	muls	r0, r3
100110f4:	4b07      	ldr	r3, [pc, #28]	; (10011114 <at_ble_send_slave_sec_request+0x38>)
100110f6:	5cc2      	ldrb	r2, [r0, r3]
100110f8:	23e0      	movs	r3, #224	; 0xe0
100110fa:	2a01      	cmp	r2, #1
100110fc:	d106      	bne.n	1001110c <at_ble_send_slave_sec_request+0x30>
100110fe:	00b1      	lsls	r1, r6, #2
10011100:	430c      	orrs	r4, r1
10011102:	4b05      	ldr	r3, [pc, #20]	; (10011118 <at_ble_send_slave_sec_request+0x3c>)
10011104:	b2e1      	uxtb	r1, r4
10011106:	1c28      	adds	r0, r5, #0
10011108:	4798      	blx	r3
1001110a:	2300      	movs	r3, #0
1001110c:	1c18      	adds	r0, r3, #0
1001110e:	bd70      	pop	{r4, r5, r6, pc}
10011110:	10011431 	.word	0x10011431
10011114:	1001a6b6 	.word	0x1001a6b6
10011118:	10011a6d 	.word	0x10011a6d

1001111c <at_ble_encryption_start>:
1001111c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001111e:	23cf      	movs	r3, #207	; 0xcf
10011120:	2900      	cmp	r1, #0
10011122:	d02b      	beq.n	1001117c <at_ble_encryption_start+0x60>
10011124:	2a05      	cmp	r2, #5
10011126:	d829      	bhi.n	1001117c <at_ble_encryption_start+0x60>
10011128:	2701      	movs	r7, #1
1001112a:	1c3d      	adds	r5, r7, #0
1001112c:	2433      	movs	r4, #51	; 0x33
1001112e:	4095      	lsls	r5, r2
10011130:	4225      	tst	r5, r4
10011132:	d023      	beq.n	1001117c <at_ble_encryption_start+0x60>
10011134:	7e8c      	ldrb	r4, [r1, #26]
10011136:	3c07      	subs	r4, #7
10011138:	2c09      	cmp	r4, #9
1001113a:	d81f      	bhi.n	1001117c <at_ble_encryption_start+0x60>
1001113c:	4b10      	ldr	r3, [pc, #64]	; (10011180 <at_ble_encryption_start+0x64>)
1001113e:	1c0c      	adds	r4, r1, #0
10011140:	2100      	movs	r1, #0
10011142:	1c15      	adds	r5, r2, #0
10011144:	1c06      	adds	r6, r0, #0
10011146:	4798      	blx	r3
10011148:	1c3b      	adds	r3, r7, #0
1001114a:	2807      	cmp	r0, #7
1001114c:	d816      	bhi.n	1001117c <at_ble_encryption_start+0x60>
1001114e:	2312      	movs	r3, #18
10011150:	4358      	muls	r0, r3
10011152:	4b0c      	ldr	r3, [pc, #48]	; (10011184 <at_ble_encryption_start+0x68>)
10011154:	5cc7      	ldrb	r7, [r0, r3]
10011156:	23e0      	movs	r3, #224	; 0xe0
10011158:	2f00      	cmp	r7, #0
1001115a:	d10f      	bne.n	1001117c <at_ble_encryption_start+0x60>
1001115c:	1c21      	adds	r1, r4, #0
1001115e:	221c      	movs	r2, #28
10011160:	4b09      	ldr	r3, [pc, #36]	; (10011188 <at_ble_encryption_start+0x6c>)
10011162:	480a      	ldr	r0, [pc, #40]	; (1001118c <at_ble_encryption_start+0x70>)
10011164:	4798      	blx	r3
10011166:	1c23      	adds	r3, r4, #0
10011168:	7ea1      	ldrb	r1, [r4, #26]
1001116a:	8a22      	ldrh	r2, [r4, #16]
1001116c:	3312      	adds	r3, #18
1001116e:	9100      	str	r1, [sp, #0]
10011170:	9501      	str	r5, [sp, #4]
10011172:	1c21      	adds	r1, r4, #0
10011174:	1c30      	adds	r0, r6, #0
10011176:	4c06      	ldr	r4, [pc, #24]	; (10011190 <at_ble_encryption_start+0x74>)
10011178:	47a0      	blx	r4
1001117a:	1c3b      	adds	r3, r7, #0
1001117c:	1c18      	adds	r0, r3, #0
1001117e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10011180:	10011431 	.word	0x10011431
10011184:	1001a6b6 	.word	0x1001a6b6
10011188:	1001497b 	.word	0x1001497b
1001118c:	1001a7c4 	.word	0x1001a7c4
10011190:	10011aad 	.word	0x10011aad

10011194 <at_ble_encryption_request_reply>:
10011194:	b573      	push	{r0, r1, r4, r5, r6, lr}
10011196:	24cf      	movs	r4, #207	; 0xcf
10011198:	2b00      	cmp	r3, #0
1001119a:	d011      	beq.n	100111c0 <at_ble_encryption_request_reply+0x2c>
1001119c:	2a00      	cmp	r2, #0
1001119e:	d00a      	beq.n	100111b6 <at_ble_encryption_request_reply+0x22>
100111a0:	2905      	cmp	r1, #5
100111a2:	d80d      	bhi.n	100111c0 <at_ble_encryption_request_reply+0x2c>
100111a4:	2501      	movs	r5, #1
100111a6:	2633      	movs	r6, #51	; 0x33
100111a8:	408d      	lsls	r5, r1
100111aa:	4235      	tst	r5, r6
100111ac:	d008      	beq.n	100111c0 <at_ble_encryption_request_reply+0x2c>
100111ae:	7e9d      	ldrb	r5, [r3, #26]
100111b0:	3d07      	subs	r5, #7
100111b2:	2d09      	cmp	r5, #9
100111b4:	d804      	bhi.n	100111c0 <at_ble_encryption_request_reply+0x2c>
100111b6:	7e9c      	ldrb	r4, [r3, #26]
100111b8:	9400      	str	r4, [sp, #0]
100111ba:	4c02      	ldr	r4, [pc, #8]	; (100111c4 <at_ble_encryption_request_reply+0x30>)
100111bc:	47a0      	blx	r4
100111be:	2400      	movs	r4, #0
100111c0:	1c20      	adds	r0, r4, #0
100111c2:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
100111c4:	10011b69 	.word	0x10011b69

100111c8 <rx_callback>:
100111c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100111ca:	8883      	ldrh	r3, [r0, #4]
100111cc:	1c01      	adds	r1, r0, #0
100111ce:	9301      	str	r3, [sp, #4]
100111d0:	88c5      	ldrh	r5, [r0, #6]
100111d2:	8806      	ldrh	r6, [r0, #0]
100111d4:	2d00      	cmp	r5, #0
100111d6:	d10f      	bne.n	100111f8 <rx_callback+0x30>
100111d8:	1c19      	adds	r1, r3, #0
100111da:	1c30      	adds	r0, r6, #0
100111dc:	4b19      	ldr	r3, [pc, #100]	; (10011244 <rx_callback+0x7c>)
100111de:	1c2a      	adds	r2, r5, #0
100111e0:	4798      	blx	r3
100111e2:	1e03      	subs	r3, r0, #0
100111e4:	d105      	bne.n	100111f2 <rx_callback+0x2a>
100111e6:	1c30      	adds	r0, r6, #0
100111e8:	9901      	ldr	r1, [sp, #4]
100111ea:	1c1a      	adds	r2, r3, #0
100111ec:	4c16      	ldr	r4, [pc, #88]	; (10011248 <rx_callback+0x80>)
100111ee:	47a0      	blx	r4
100111f0:	e027      	b.n	10011242 <rx_callback+0x7a>
100111f2:	4b16      	ldr	r3, [pc, #88]	; (1001124c <rx_callback+0x84>)
100111f4:	4798      	blx	r3
100111f6:	e024      	b.n	10011242 <rx_callback+0x7a>
100111f8:	4c15      	ldr	r4, [pc, #84]	; (10011250 <rx_callback+0x88>)
100111fa:	4a16      	ldr	r2, [pc, #88]	; (10011254 <rx_callback+0x8c>)
100111fc:	6823      	ldr	r3, [r4, #0]
100111fe:	6812      	ldr	r2, [r2, #0]
10011200:	18eb      	adds	r3, r5, r3
10011202:	4293      	cmp	r3, r2
10011204:	d901      	bls.n	1001120a <rx_callback+0x42>
10011206:	2300      	movs	r3, #0
10011208:	6023      	str	r3, [r4, #0]
1001120a:	4f13      	ldr	r7, [pc, #76]	; (10011258 <rx_callback+0x90>)
1001120c:	6822      	ldr	r2, [r4, #0]
1001120e:	683b      	ldr	r3, [r7, #0]
10011210:	3108      	adds	r1, #8
10011212:	1898      	adds	r0, r3, r2
10011214:	1c2a      	adds	r2, r5, #0
10011216:	4b11      	ldr	r3, [pc, #68]	; (1001125c <rx_callback+0x94>)
10011218:	4798      	blx	r3
1001121a:	683b      	ldr	r3, [r7, #0]
1001121c:	6822      	ldr	r2, [r4, #0]
1001121e:	1c30      	adds	r0, r6, #0
10011220:	189a      	adds	r2, r3, r2
10011222:	9901      	ldr	r1, [sp, #4]
10011224:	4b07      	ldr	r3, [pc, #28]	; (10011244 <rx_callback+0x7c>)
10011226:	4798      	blx	r3
10011228:	2800      	cmp	r0, #0
1001122a:	d1e2      	bne.n	100111f2 <rx_callback+0x2a>
1001122c:	6823      	ldr	r3, [r4, #0]
1001122e:	683a      	ldr	r2, [r7, #0]
10011230:	1c30      	adds	r0, r6, #0
10011232:	18d2      	adds	r2, r2, r3
10011234:	9901      	ldr	r1, [sp, #4]
10011236:	1c2b      	adds	r3, r5, #0
10011238:	4e03      	ldr	r6, [pc, #12]	; (10011248 <rx_callback+0x80>)
1001123a:	47b0      	blx	r6
1001123c:	6823      	ldr	r3, [r4, #0]
1001123e:	18ed      	adds	r5, r5, r3
10011240:	6025      	str	r5, [r4, #0]
10011242:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10011244:	1000f85d 	.word	0x1000f85d
10011248:	1000f7d5 	.word	0x1000f7d5
1001124c:	1000f169 	.word	0x1000f169
10011250:	1001a820 	.word	0x1001a820
10011254:	100197e0 	.word	0x100197e0
10011258:	100197dc 	.word	0x100197dc
1001125c:	1001497b 	.word	0x1001497b

10011260 <interface_send>:
10011260:	b508      	push	{r3, lr}
10011262:	4b02      	ldr	r3, [pc, #8]	; (1001126c <interface_send+0xc>)
10011264:	4798      	blx	r3
10011266:	2000      	movs	r0, #0
10011268:	bd08      	pop	{r3, pc}
1001126a:	46c0      	nop			; (mov r8, r8)
1001126c:	1000ee61 	.word	0x1000ee61

10011270 <interface_init>:
10011270:	2280      	movs	r2, #128	; 0x80
10011272:	b510      	push	{r4, lr}
10011274:	2100      	movs	r1, #0
10011276:	1c04      	adds	r4, r0, #0
10011278:	0092      	lsls	r2, r2, #2
1001127a:	4b08      	ldr	r3, [pc, #32]	; (1001129c <interface_init+0x2c>)
1001127c:	4808      	ldr	r0, [pc, #32]	; (100112a0 <interface_init+0x30>)
1001127e:	4798      	blx	r3
10011280:	2200      	movs	r2, #0
10011282:	4b08      	ldr	r3, [pc, #32]	; (100112a4 <interface_init+0x34>)
10011284:	601a      	str	r2, [r3, #0]
10011286:	4a08      	ldr	r2, [pc, #32]	; (100112a8 <interface_init+0x38>)
10011288:	4b08      	ldr	r3, [pc, #32]	; (100112ac <interface_init+0x3c>)
1001128a:	601a      	str	r2, [r3, #0]
1001128c:	4b08      	ldr	r3, [pc, #32]	; (100112b0 <interface_init+0x40>)
1001128e:	6922      	ldr	r2, [r4, #16]
10011290:	601a      	str	r2, [r3, #0]
10011292:	6962      	ldr	r2, [r4, #20]
10011294:	4b07      	ldr	r3, [pc, #28]	; (100112b4 <interface_init+0x44>)
10011296:	601a      	str	r2, [r3, #0]
10011298:	bd10      	pop	{r4, pc}
1001129a:	46c0      	nop			; (mov r8, r8)
1001129c:	1001498d 	.word	0x1001498d
100112a0:	1001aa24 	.word	0x1001aa24
100112a4:	1001a820 	.word	0x1001a820
100112a8:	1001a824 	.word	0x1001a824
100112ac:	10017d34 	.word	0x10017d34
100112b0:	100197dc 	.word	0x100197dc
100112b4:	100197e0 	.word	0x100197e0

100112b8 <platform_cmd_cmpl_signal>:
100112b8:	2201      	movs	r2, #1
100112ba:	4b01      	ldr	r3, [pc, #4]	; (100112c0 <platform_cmd_cmpl_signal+0x8>)
100112bc:	601a      	str	r2, [r3, #0]
100112be:	4770      	bx	lr
100112c0:	100197e4 	.word	0x100197e4

100112c4 <platform_cmd_cmpl_wait>:
100112c4:	b510      	push	{r4, lr}
100112c6:	1c04      	adds	r4, r0, #0
100112c8:	4b07      	ldr	r3, [pc, #28]	; (100112e8 <platform_cmd_cmpl_wait+0x24>)
100112ca:	681a      	ldr	r2, [r3, #0]
100112cc:	2a01      	cmp	r2, #1
100112ce:	d003      	beq.n	100112d8 <platform_cmd_cmpl_wait+0x14>
100112d0:	4b06      	ldr	r3, [pc, #24]	; (100112ec <platform_cmd_cmpl_wait+0x28>)
100112d2:	2000      	movs	r0, #0
100112d4:	4798      	blx	r3
100112d6:	e7f7      	b.n	100112c8 <platform_cmd_cmpl_wait+0x4>
100112d8:	6819      	ldr	r1, [r3, #0]
100112da:	2901      	cmp	r1, #1
100112dc:	d102      	bne.n	100112e4 <platform_cmd_cmpl_wait+0x20>
100112de:	2200      	movs	r2, #0
100112e0:	601a      	str	r2, [r3, #0]
100112e2:	e000      	b.n	100112e6 <platform_cmd_cmpl_wait+0x22>
100112e4:	7022      	strb	r2, [r4, #0]
100112e6:	bd10      	pop	{r4, pc}
100112e8:	100197e4 	.word	0x100197e4
100112ec:	1000eef1 	.word	0x1000eef1

100112f0 <start_timer>:
100112f0:	4770      	bx	lr

100112f2 <stop_timer>:
100112f2:	4770      	bx	lr

100112f4 <dbg_le_set_bd_addr_req_handler>:
100112f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
100112f6:	466b      	mov	r3, sp
100112f8:	1dde      	adds	r6, r3, #7
100112fa:	2300      	movs	r3, #0
100112fc:	7033      	strb	r3, [r6, #0]
100112fe:	230f      	movs	r3, #15
10011300:	4c13      	ldr	r4, [pc, #76]	; (10011350 <dbg_le_set_bd_addr_req_handler+0x5c>)
10011302:	2703      	movs	r7, #3
10011304:	7023      	strb	r3, [r4, #0]
10011306:	2300      	movs	r3, #0
10011308:	70e3      	strb	r3, [r4, #3]
1001130a:	4b12      	ldr	r3, [pc, #72]	; (10011354 <dbg_le_set_bd_addr_req_handler+0x60>)
1001130c:	1c01      	adds	r1, r0, #0
1001130e:	881a      	ldrh	r2, [r3, #0]
10011310:	881b      	ldrh	r3, [r3, #0]
10011312:	7122      	strb	r2, [r4, #4]
10011314:	0a1b      	lsrs	r3, r3, #8
10011316:	2206      	movs	r2, #6
10011318:	7163      	strb	r3, [r4, #5]
1001131a:	480f      	ldr	r0, [pc, #60]	; (10011358 <dbg_le_set_bd_addr_req_handler+0x64>)
1001131c:	4b0f      	ldr	r3, [pc, #60]	; (1001135c <dbg_le_set_bd_addr_req_handler+0x68>)
1001131e:	7067      	strb	r7, [r4, #1]
10011320:	70a7      	strb	r7, [r4, #2]
10011322:	4798      	blx	r3
10011324:	4d0e      	ldr	r5, [pc, #56]	; (10011360 <dbg_le_set_bd_addr_req_handler+0x6c>)
10011326:	4b0f      	ldr	r3, [pc, #60]	; (10011364 <dbg_le_set_bd_addr_req_handler+0x70>)
10011328:	210e      	movs	r1, #14
1001132a:	802b      	strh	r3, [r5, #0]
1001132c:	2306      	movs	r3, #6
1001132e:	71a3      	strb	r3, [r4, #6]
10011330:	2300      	movs	r3, #0
10011332:	1c20      	adds	r0, r4, #0
10011334:	71e3      	strb	r3, [r4, #7]
10011336:	4b0c      	ldr	r3, [pc, #48]	; (10011368 <dbg_le_set_bd_addr_req_handler+0x74>)
10011338:	80af      	strh	r7, [r5, #4]
1001133a:	4798      	blx	r3
1001133c:	1c30      	adds	r0, r6, #0
1001133e:	4b0b      	ldr	r3, [pc, #44]	; (1001136c <dbg_le_set_bd_addr_req_handler+0x78>)
10011340:	4798      	blx	r3
10011342:	7833      	ldrb	r3, [r6, #0]
10011344:	20e2      	movs	r0, #226	; 0xe2
10011346:	2b00      	cmp	r3, #0
10011348:	d101      	bne.n	1001134e <dbg_le_set_bd_addr_req_handler+0x5a>
1001134a:	68ab      	ldr	r3, [r5, #8]
1001134c:	7818      	ldrb	r0, [r3, #0]
1001134e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10011350:	1001aa24 	.word	0x1001aa24
10011354:	1001a6b4 	.word	0x1001a6b4
10011358:	1001aa2c 	.word	0x1001aa2c
1001135c:	1001497b 	.word	0x1001497b
10011360:	1001a6a8 	.word	0x1001a6a8
10011364:	00000329 	.word	0x00000329
10011368:	10011261 	.word	0x10011261
1001136c:	100112c5 	.word	0x100112c5

10011370 <gapc_get_dev_info_cfm.constprop.1>:
10011370:	b538      	push	{r3, r4, r5, lr}
10011372:	230b      	movs	r3, #11
10011374:	4c27      	ldr	r4, [pc, #156]	; (10011414 <gapc_get_dev_info_cfm.constprop.1+0xa4>)
10011376:	7023      	strb	r3, [r4, #0]
10011378:	3303      	adds	r3, #3
1001137a:	7063      	strb	r3, [r4, #1]
1001137c:	3329      	adds	r3, #41	; 0x29
1001137e:	70a3      	strb	r3, [r4, #2]
10011380:	4b25      	ldr	r3, [pc, #148]	; (10011418 <gapc_get_dev_info_cfm.constprop.1+0xa8>)
10011382:	70e1      	strb	r1, [r4, #3]
10011384:	881a      	ldrh	r2, [r3, #0]
10011386:	881b      	ldrh	r3, [r3, #0]
10011388:	7122      	strb	r2, [r4, #4]
1001138a:	0a1b      	lsrs	r3, r3, #8
1001138c:	7163      	strb	r3, [r4, #5]
1001138e:	2300      	movs	r3, #0
10011390:	7220      	strb	r0, [r4, #8]
10011392:	7263      	strb	r3, [r4, #9]
10011394:	2801      	cmp	r0, #1
10011396:	d02b      	beq.n	100113f0 <gapc_get_dev_info_cfm.constprop.1+0x80>
10011398:	4298      	cmp	r0, r3
1001139a:	d01b      	beq.n	100113d4 <gapc_get_dev_info_cfm.constprop.1+0x64>
1001139c:	2802      	cmp	r0, #2
1001139e:	d12f      	bne.n	10011400 <gapc_get_dev_info_cfm.constprop.1+0x90>
100113a0:	4b1e      	ldr	r3, [pc, #120]	; (1001141c <gapc_get_dev_info_cfm.constprop.1+0xac>)
100113a2:	2112      	movs	r1, #18
100113a4:	1c1a      	adds	r2, r3, #0
100113a6:	32ce      	adds	r2, #206	; 0xce
100113a8:	8812      	ldrh	r2, [r2, #0]
100113aa:	72a2      	strb	r2, [r4, #10]
100113ac:	0a12      	lsrs	r2, r2, #8
100113ae:	72e2      	strb	r2, [r4, #11]
100113b0:	1c1a      	adds	r2, r3, #0
100113b2:	32d0      	adds	r2, #208	; 0xd0
100113b4:	8812      	ldrh	r2, [r2, #0]
100113b6:	7322      	strb	r2, [r4, #12]
100113b8:	0a12      	lsrs	r2, r2, #8
100113ba:	7362      	strb	r2, [r4, #13]
100113bc:	1c1a      	adds	r2, r3, #0
100113be:	32d2      	adds	r2, #210	; 0xd2
100113c0:	8812      	ldrh	r2, [r2, #0]
100113c2:	33d4      	adds	r3, #212	; 0xd4
100113c4:	73a2      	strb	r2, [r4, #14]
100113c6:	0a12      	lsrs	r2, r2, #8
100113c8:	73e2      	strb	r2, [r4, #15]
100113ca:	881b      	ldrh	r3, [r3, #0]
100113cc:	7423      	strb	r3, [r4, #16]
100113ce:	0a1b      	lsrs	r3, r3, #8
100113d0:	7463      	strb	r3, [r4, #17]
100113d2:	e016      	b.n	10011402 <gapc_get_dev_info_cfm.constprop.1+0x92>
100113d4:	4b11      	ldr	r3, [pc, #68]	; (1001141c <gapc_get_dev_info_cfm.constprop.1+0xac>)
100113d6:	4912      	ldr	r1, [pc, #72]	; (10011420 <gapc_get_dev_info_cfm.constprop.1+0xb0>)
100113d8:	33aa      	adds	r3, #170	; 0xaa
100113da:	881d      	ldrh	r5, [r3, #0]
100113dc:	4811      	ldr	r0, [pc, #68]	; (10011424 <gapc_get_dev_info_cfm.constprop.1+0xb4>)
100113de:	0a2b      	lsrs	r3, r5, #8
100113e0:	72a5      	strb	r5, [r4, #10]
100113e2:	72e3      	strb	r3, [r4, #11]
100113e4:	1c2a      	adds	r2, r5, #0
100113e6:	4b10      	ldr	r3, [pc, #64]	; (10011428 <gapc_get_dev_info_cfm.constprop.1+0xb8>)
100113e8:	350c      	adds	r5, #12
100113ea:	4798      	blx	r3
100113ec:	b2a9      	uxth	r1, r5
100113ee:	e008      	b.n	10011402 <gapc_get_dev_info_cfm.constprop.1+0x92>
100113f0:	4b0a      	ldr	r3, [pc, #40]	; (1001141c <gapc_get_dev_info_cfm.constprop.1+0xac>)
100113f2:	210c      	movs	r1, #12
100113f4:	33cc      	adds	r3, #204	; 0xcc
100113f6:	881b      	ldrh	r3, [r3, #0]
100113f8:	72a3      	strb	r3, [r4, #10]
100113fa:	0a1b      	lsrs	r3, r3, #8
100113fc:	72e3      	strb	r3, [r4, #11]
100113fe:	e000      	b.n	10011402 <gapc_get_dev_info_cfm.constprop.1+0x92>
10011400:	210a      	movs	r1, #10
10011402:	1c0b      	adds	r3, r1, #0
10011404:	3b08      	subs	r3, #8
10011406:	71a3      	strb	r3, [r4, #6]
10011408:	121b      	asrs	r3, r3, #8
1001140a:	71e3      	strb	r3, [r4, #7]
1001140c:	1c20      	adds	r0, r4, #0
1001140e:	4b07      	ldr	r3, [pc, #28]	; (1001142c <gapc_get_dev_info_cfm.constprop.1+0xbc>)
10011410:	4798      	blx	r3
10011412:	bd38      	pop	{r3, r4, r5, pc}
10011414:	1001aa24 	.word	0x1001aa24
10011418:	1001a6b4 	.word	0x1001a6b4
1001141c:	1001a746 	.word	0x1001a746
10011420:	1001a7f2 	.word	0x1001a7f2
10011424:	1001aa30 	.word	0x1001aa30
10011428:	1001497b 	.word	0x1001497b
1001142c:	10011261 	.word	0x10011261

10011430 <check_ConnData_idx_role>:
10011430:	4b0c      	ldr	r3, [pc, #48]	; (10011464 <check_ConnData_idx_role+0x34>)
10011432:	b570      	push	{r4, r5, r6, lr}
10011434:	1c04      	adds	r4, r0, #0
10011436:	2008      	movs	r0, #8
10011438:	429c      	cmp	r4, r3
1001143a:	d011      	beq.n	10011460 <check_ConnData_idx_role+0x30>
1001143c:	2300      	movs	r3, #0
1001143e:	2212      	movs	r2, #18
10011440:	435a      	muls	r2, r3
10011442:	4d09      	ldr	r5, [pc, #36]	; (10011468 <check_ConnData_idx_role+0x38>)
10011444:	b2d8      	uxtb	r0, r3
10011446:	1956      	adds	r6, r2, r5
10011448:	8976      	ldrh	r6, [r6, #10]
1001144a:	42a6      	cmp	r6, r4
1001144c:	d104      	bne.n	10011458 <check_ConnData_idx_role+0x28>
1001144e:	2900      	cmp	r1, #0
10011450:	d006      	beq.n	10011460 <check_ConnData_idx_role+0x30>
10011452:	5d53      	ldrb	r3, [r2, r5]
10011454:	700b      	strb	r3, [r1, #0]
10011456:	e003      	b.n	10011460 <check_ConnData_idx_role+0x30>
10011458:	3301      	adds	r3, #1
1001145a:	2b08      	cmp	r3, #8
1001145c:	d1ef      	bne.n	1001143e <check_ConnData_idx_role+0xe>
1001145e:	1c18      	adds	r0, r3, #0
10011460:	bd70      	pop	{r4, r5, r6, pc}
10011462:	46c0      	nop			; (mov r8, r8)
10011464:	0000ffff 	.word	0x0000ffff
10011468:	1001a6b6 	.word	0x1001a6b6

1001146c <check_ConnData_emptyEntry>:
1001146c:	2300      	movs	r3, #0
1001146e:	2212      	movs	r2, #18
10011470:	435a      	muls	r2, r3
10011472:	4906      	ldr	r1, [pc, #24]	; (1001148c <check_ConnData_emptyEntry+0x20>)
10011474:	b2d8      	uxtb	r0, r3
10011476:	1852      	adds	r2, r2, r1
10011478:	8951      	ldrh	r1, [r2, #10]
1001147a:	4a05      	ldr	r2, [pc, #20]	; (10011490 <check_ConnData_emptyEntry+0x24>)
1001147c:	4291      	cmp	r1, r2
1001147e:	d003      	beq.n	10011488 <check_ConnData_emptyEntry+0x1c>
10011480:	3301      	adds	r3, #1
10011482:	2b08      	cmp	r3, #8
10011484:	d1f3      	bne.n	1001146e <check_ConnData_emptyEntry+0x2>
10011486:	1c18      	adds	r0, r3, #0
10011488:	4770      	bx	lr
1001148a:	46c0      	nop			; (mov r8, r8)
1001148c:	1001a6b6 	.word	0x1001a6b6
10011490:	0000ffff 	.word	0x0000ffff

10011494 <gapc_cmp_evt>:
10011494:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10011496:	780b      	ldrb	r3, [r1, #0]
10011498:	1c05      	adds	r5, r0, #0
1001149a:	1e58      	subs	r0, r3, #1
1001149c:	784e      	ldrb	r6, [r1, #1]
1001149e:	280f      	cmp	r0, #15
100114a0:	d85a      	bhi.n	10011558 <gapc_cmp_evt+0xc4>
100114a2:	1c14      	adds	r4, r2, #0
100114a4:	f001 fba4 	bl	10012bf0 <__gnu_thumb1_case_uqi>
100114a8:	5858440a 	.word	0x5858440a
100114ac:	4b584444 	.word	0x4b584444
100114b0:	0825122d 	.word	0x0825122d
100114b4:	3e395858 	.word	0x3e395858
100114b8:	203b      	movs	r0, #59	; 0x3b
100114ba:	e04e      	b.n	1001155a <gapc_cmp_evt+0xc6>
100114bc:	203b      	movs	r0, #59	; 0x3b
100114be:	2e00      	cmp	r6, #0
100114c0:	d04b      	beq.n	1001155a <gapc_cmp_evt+0xc6>
100114c2:	0a2d      	lsrs	r5, r5, #8
100114c4:	8015      	strh	r5, [r2, #0]
100114c6:	7096      	strb	r6, [r2, #2]
100114c8:	3835      	subs	r0, #53	; 0x35
100114ca:	e046      	b.n	1001155a <gapc_cmp_evt+0xc6>
100114cc:	466b      	mov	r3, sp
100114ce:	1ddf      	adds	r7, r3, #7
100114d0:	2301      	movs	r3, #1
100114d2:	0a2d      	lsrs	r5, r5, #8
100114d4:	703b      	strb	r3, [r7, #0]
100114d6:	1c28      	adds	r0, r5, #0
100114d8:	1c39      	adds	r1, r7, #0
100114da:	4b20      	ldr	r3, [pc, #128]	; (1001155c <gapc_cmp_evt+0xc8>)
100114dc:	4798      	blx	r3
100114de:	2807      	cmp	r0, #7
100114e0:	d803      	bhi.n	100114ea <gapc_cmp_evt+0x56>
100114e2:	783b      	ldrb	r3, [r7, #0]
100114e4:	203b      	movs	r0, #59	; 0x3b
100114e6:	2b00      	cmp	r3, #0
100114e8:	d037      	beq.n	1001155a <gapc_cmp_evt+0xc6>
100114ea:	8065      	strh	r5, [r4, #2]
100114ec:	7126      	strb	r6, [r4, #4]
100114ee:	2009      	movs	r0, #9
100114f0:	e033      	b.n	1001155a <gapc_cmp_evt+0xc6>
100114f2:	203b      	movs	r0, #59	; 0x3b
100114f4:	2e00      	cmp	r6, #0
100114f6:	d030      	beq.n	1001155a <gapc_cmp_evt+0xc6>
100114f8:	0a2d      	lsrs	r5, r5, #8
100114fa:	8015      	strh	r5, [r2, #0]
100114fc:	7096      	strb	r6, [r2, #2]
100114fe:	382d      	subs	r0, #45	; 0x2d
10011500:	e02b      	b.n	1001155a <gapc_cmp_evt+0xc6>
10011502:	203b      	movs	r0, #59	; 0x3b
10011504:	2e00      	cmp	r6, #0
10011506:	d028      	beq.n	1001155a <gapc_cmp_evt+0xc6>
10011508:	2300      	movs	r3, #0
1001150a:	0a2d      	lsrs	r5, r5, #8
1001150c:	8015      	strh	r5, [r2, #0]
1001150e:	7096      	strb	r6, [r2, #2]
10011510:	8093      	strh	r3, [r2, #4]
10011512:	80d3      	strh	r3, [r2, #6]
10011514:	8113      	strh	r3, [r2, #8]
10011516:	3834      	subs	r0, #52	; 0x34
10011518:	e01f      	b.n	1001155a <gapc_cmp_evt+0xc6>
1001151a:	203b      	movs	r0, #59	; 0x3b
1001151c:	2e00      	cmp	r6, #0
1001151e:	d01c      	beq.n	1001155a <gapc_cmp_evt+0xc6>
10011520:	7216      	strb	r6, [r2, #8]
10011522:	e003      	b.n	1001152c <gapc_cmp_evt+0x98>
10011524:	203b      	movs	r0, #59	; 0x3b
10011526:	2e00      	cmp	r6, #0
10011528:	d017      	beq.n	1001155a <gapc_cmp_evt+0xc6>
1001152a:	7116      	strb	r6, [r2, #4]
1001152c:	3812      	subs	r0, #18
1001152e:	e014      	b.n	1001155a <gapc_cmp_evt+0xc6>
10011530:	203b      	movs	r0, #59	; 0x3b
10011532:	2e00      	cmp	r6, #0
10011534:	d011      	beq.n	1001155a <gapc_cmp_evt+0xc6>
10011536:	7093      	strb	r3, [r2, #2]
10011538:	70d6      	strb	r6, [r2, #3]
1001153a:	382a      	subs	r0, #42	; 0x2a
1001153c:	e00d      	b.n	1001155a <gapc_cmp_evt+0xc6>
1001153e:	203b      	movs	r0, #59	; 0x3b
10011540:	2e00      	cmp	r6, #0
10011542:	d00a      	beq.n	1001155a <gapc_cmp_evt+0xc6>
10011544:	0a2d      	lsrs	r5, r5, #8
10011546:	7016      	strb	r6, [r2, #0]
10011548:	8055      	strh	r5, [r2, #2]
1001154a:	1d10      	adds	r0, r2, #4
1001154c:	2100      	movs	r1, #0
1001154e:	2205      	movs	r2, #5
10011550:	4b03      	ldr	r3, [pc, #12]	; (10011560 <gapc_cmp_evt+0xcc>)
10011552:	4798      	blx	r3
10011554:	2012      	movs	r0, #18
10011556:	e000      	b.n	1001155a <gapc_cmp_evt+0xc6>
10011558:	2000      	movs	r0, #0
1001155a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
1001155c:	10011431 	.word	0x10011431
10011560:	1001498d 	.word	0x1001498d

10011564 <gapc_connection_cfm_handler>:
10011564:	b5f0      	push	{r4, r5, r6, r7, lr}
10011566:	b085      	sub	sp, #20
10011568:	1c1d      	adds	r5, r3, #0
1001156a:	ab0a      	add	r3, sp, #40	; 0x28
1001156c:	781b      	ldrb	r3, [r3, #0]
1001156e:	9201      	str	r2, [sp, #4]
10011570:	9302      	str	r3, [sp, #8]
10011572:	ab0b      	add	r3, sp, #44	; 0x2c
10011574:	781b      	ldrb	r3, [r3, #0]
10011576:	1c07      	adds	r7, r0, #0
10011578:	9303      	str	r3, [sp, #12]
1001157a:	ab0c      	add	r3, sp, #48	; 0x30
1001157c:	881a      	ldrh	r2, [r3, #0]
1001157e:	2302      	movs	r3, #2
10011580:	1c0e      	adds	r6, r1, #0
10011582:	4c23      	ldr	r4, [pc, #140]	; (10011610 <gapc_connection_cfm_handler+0xac>)
10011584:	1c39      	adds	r1, r7, #0
10011586:	7023      	strb	r3, [r4, #0]
10011588:	330c      	adds	r3, #12
1001158a:	7063      	strb	r3, [r4, #1]
1001158c:	70a3      	strb	r3, [r4, #2]
1001158e:	4b21      	ldr	r3, [pc, #132]	; (10011614 <gapc_connection_cfm_handler+0xb0>)
10011590:	70e2      	strb	r2, [r4, #3]
10011592:	881a      	ldrh	r2, [r3, #0]
10011594:	881b      	ldrh	r3, [r3, #0]
10011596:	7122      	strb	r2, [r4, #4]
10011598:	0a1b      	lsrs	r3, r3, #8
1001159a:	4f1f      	ldr	r7, [pc, #124]	; (10011618 <gapc_connection_cfm_handler+0xb4>)
1001159c:	2210      	movs	r2, #16
1001159e:	481f      	ldr	r0, [pc, #124]	; (1001161c <gapc_connection_cfm_handler+0xb8>)
100115a0:	7163      	strb	r3, [r4, #5]
100115a2:	47b8      	blx	r7
100115a4:	0a33      	lsrs	r3, r6, #8
100115a6:	7626      	strb	r6, [r4, #24]
100115a8:	7663      	strb	r3, [r4, #25]
100115aa:	9901      	ldr	r1, [sp, #4]
100115ac:	0c33      	lsrs	r3, r6, #16
100115ae:	2210      	movs	r2, #16
100115b0:	0e36      	lsrs	r6, r6, #24
100115b2:	481b      	ldr	r0, [pc, #108]	; (10011620 <gapc_connection_cfm_handler+0xbc>)
100115b4:	76a3      	strb	r3, [r4, #26]
100115b6:	76e6      	strb	r6, [r4, #27]
100115b8:	47b8      	blx	r7
100115ba:	1c23      	adds	r3, r4, #0
100115bc:	332c      	adds	r3, #44	; 0x2c
100115be:	701d      	strb	r5, [r3, #0]
100115c0:	1c23      	adds	r3, r4, #0
100115c2:	0a2a      	lsrs	r2, r5, #8
100115c4:	332d      	adds	r3, #45	; 0x2d
100115c6:	701a      	strb	r2, [r3, #0]
100115c8:	1c23      	adds	r3, r4, #0
100115ca:	0c2a      	lsrs	r2, r5, #16
100115cc:	332e      	adds	r3, #46	; 0x2e
100115ce:	701a      	strb	r2, [r3, #0]
100115d0:	1c23      	adds	r3, r4, #0
100115d2:	0e2d      	lsrs	r5, r5, #24
100115d4:	332f      	adds	r3, #47	; 0x2f
100115d6:	466a      	mov	r2, sp
100115d8:	701d      	strb	r5, [r3, #0]
100115da:	1c23      	adds	r3, r4, #0
100115dc:	7a12      	ldrb	r2, [r2, #8]
100115de:	3330      	adds	r3, #48	; 0x30
100115e0:	701a      	strb	r2, [r3, #0]
100115e2:	1c23      	adds	r3, r4, #0
100115e4:	2500      	movs	r5, #0
100115e6:	3331      	adds	r3, #49	; 0x31
100115e8:	466a      	mov	r2, sp
100115ea:	701d      	strb	r5, [r3, #0]
100115ec:	1c23      	adds	r3, r4, #0
100115ee:	7b12      	ldrb	r2, [r2, #12]
100115f0:	3332      	adds	r3, #50	; 0x32
100115f2:	701a      	strb	r2, [r3, #0]
100115f4:	1c23      	adds	r3, r4, #0
100115f6:	3333      	adds	r3, #51	; 0x33
100115f8:	701d      	strb	r5, [r3, #0]
100115fa:	232c      	movs	r3, #44	; 0x2c
100115fc:	1c20      	adds	r0, r4, #0
100115fe:	71a3      	strb	r3, [r4, #6]
10011600:	2134      	movs	r1, #52	; 0x34
10011602:	4b08      	ldr	r3, [pc, #32]	; (10011624 <gapc_connection_cfm_handler+0xc0>)
10011604:	71e5      	strb	r5, [r4, #7]
10011606:	4798      	blx	r3
10011608:	1c28      	adds	r0, r5, #0
1001160a:	b005      	add	sp, #20
1001160c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001160e:	46c0      	nop			; (mov r8, r8)
10011610:	1001aa24 	.word	0x1001aa24
10011614:	1001a6b4 	.word	0x1001a6b4
10011618:	1001497b 	.word	0x1001497b
1001161c:	1001aa2c 	.word	0x1001aa2c
10011620:	1001aa40 	.word	0x1001aa40
10011624:	10011261 	.word	0x10011261

10011628 <gapc_con_req_ind>:
10011628:	b5f0      	push	{r4, r5, r6, r7, lr}
1001162a:	7845      	ldrb	r5, [r0, #1]
1001162c:	7803      	ldrb	r3, [r0, #0]
1001162e:	4c30      	ldr	r4, [pc, #192]	; (100116f0 <gapc_con_req_ind+0xc8>)
10011630:	022d      	lsls	r5, r5, #8
10011632:	431d      	orrs	r5, r3
10011634:	85a5      	strh	r5, [r4, #44]	; 0x2c
10011636:	78c3      	ldrb	r3, [r0, #3]
10011638:	7882      	ldrb	r2, [r0, #2]
1001163a:	b08b      	sub	sp, #44	; 0x2c
1001163c:	021b      	lsls	r3, r3, #8
1001163e:	431a      	orrs	r2, r3
10011640:	466b      	mov	r3, sp
10011642:	9205      	str	r2, [sp, #20]
10011644:	8a9b      	ldrh	r3, [r3, #20]
10011646:	2120      	movs	r1, #32
10011648:	85e3      	strh	r3, [r4, #46]	; 0x2e
1001164a:	7943      	ldrb	r3, [r0, #5]
1001164c:	7902      	ldrb	r2, [r0, #4]
1001164e:	021b      	lsls	r3, r3, #8
10011650:	431a      	orrs	r2, r3
10011652:	466b      	mov	r3, sp
10011654:	9206      	str	r2, [sp, #24]
10011656:	8b1b      	ldrh	r3, [r3, #24]
10011658:	1c06      	adds	r6, r0, #0
1001165a:	8623      	strh	r3, [r4, #48]	; 0x30
1001165c:	79c3      	ldrb	r3, [r0, #7]
1001165e:	7982      	ldrb	r2, [r0, #6]
10011660:	021b      	lsls	r3, r3, #8
10011662:	431a      	orrs	r2, r3
10011664:	466b      	mov	r3, sp
10011666:	9207      	str	r2, [sp, #28]
10011668:	466a      	mov	r2, sp
1001166a:	8b9b      	ldrh	r3, [r3, #28]
1001166c:	1852      	adds	r2, r2, r1
1001166e:	8663      	strh	r3, [r4, #50]	; 0x32
10011670:	7a43      	ldrb	r3, [r0, #9]
10011672:	1c01      	adds	r1, r0, #0
10011674:	9308      	str	r3, [sp, #32]
10011676:	1c23      	adds	r3, r4, #0
10011678:	7812      	ldrb	r2, [r2, #0]
1001167a:	3377      	adds	r3, #119	; 0x77
1001167c:	3478      	adds	r4, #120	; 0x78
1001167e:	701a      	strb	r2, [r3, #0]
10011680:	310a      	adds	r1, #10
10011682:	2206      	movs	r2, #6
10011684:	4b1b      	ldr	r3, [pc, #108]	; (100116f4 <gapc_con_req_ind+0xcc>)
10011686:	1c20      	adds	r0, r4, #0
10011688:	4798      	blx	r3
1001168a:	7c33      	ldrb	r3, [r6, #16]
1001168c:	9309      	str	r3, [sp, #36]	; 0x24
1001168e:	4b1a      	ldr	r3, [pc, #104]	; (100116f8 <gapc_con_req_ind+0xd0>)
10011690:	4798      	blx	r3
10011692:	4e1a      	ldr	r6, [pc, #104]	; (100116fc <gapc_con_req_ind+0xd4>)
10011694:	1e07      	subs	r7, r0, #0
10011696:	2f07      	cmp	r7, #7
10011698:	d81b      	bhi.n	100116d2 <gapc_con_req_ind+0xaa>
1001169a:	2312      	movs	r3, #18
1001169c:	4343      	muls	r3, r0
1001169e:	18f0      	adds	r0, r6, r3
100116a0:	8145      	strh	r5, [r0, #10]
100116a2:	4669      	mov	r1, sp
100116a4:	2524      	movs	r5, #36	; 0x24
100116a6:	1949      	adds	r1, r1, r5
100116a8:	7809      	ldrb	r1, [r1, #0]
100116aa:	2206      	movs	r2, #6
100116ac:	54f1      	strb	r1, [r6, r3]
100116ae:	2120      	movs	r1, #32
100116b0:	466b      	mov	r3, sp
100116b2:	185b      	adds	r3, r3, r1
100116b4:	781b      	ldrb	r3, [r3, #0]
100116b6:	1c21      	adds	r1, r4, #0
100116b8:	7043      	strb	r3, [r0, #1]
100116ba:	466b      	mov	r3, sp
100116bc:	8a9b      	ldrh	r3, [r3, #20]
100116be:	3002      	adds	r0, #2
100116c0:	8143      	strh	r3, [r0, #10]
100116c2:	466b      	mov	r3, sp
100116c4:	8b1b      	ldrh	r3, [r3, #24]
100116c6:	8183      	strh	r3, [r0, #12]
100116c8:	466b      	mov	r3, sp
100116ca:	8b9b      	ldrh	r3, [r3, #28]
100116cc:	81c3      	strh	r3, [r0, #14]
100116ce:	4b09      	ldr	r3, [pc, #36]	; (100116f4 <gapc_con_req_ind+0xcc>)
100116d0:	4798      	blx	r3
100116d2:	2112      	movs	r1, #18
100116d4:	2300      	movs	r3, #0
100116d6:	434f      	muls	r7, r1
100116d8:	9300      	str	r3, [sp, #0]
100116da:	9301      	str	r3, [sp, #4]
100116dc:	19f6      	adds	r6, r6, r7
100116de:	8971      	ldrh	r1, [r6, #10]
100116e0:	4a07      	ldr	r2, [pc, #28]	; (10011700 <gapc_con_req_ind+0xd8>)
100116e2:	9102      	str	r1, [sp, #8]
100116e4:	1c10      	adds	r0, r2, #0
100116e6:	1c19      	adds	r1, r3, #0
100116e8:	4c06      	ldr	r4, [pc, #24]	; (10011704 <gapc_con_req_ind+0xdc>)
100116ea:	47a0      	blx	r4
100116ec:	b00b      	add	sp, #44	; 0x2c
100116ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
100116f0:	1001a746 	.word	0x1001a746
100116f4:	1001497b 	.word	0x1001497b
100116f8:	1001146d 	.word	0x1001146d
100116fc:	1001a6b6 	.word	0x1001a6b6
10011700:	100197e8 	.word	0x100197e8
10011704:	10011565 	.word	0x10011565

10011708 <gapc_disconnect_cmd_handler>:
10011708:	2204      	movs	r2, #4
1001170a:	b510      	push	{r4, lr}
1001170c:	4b0c      	ldr	r3, [pc, #48]	; (10011740 <gapc_disconnect_cmd_handler+0x38>)
1001170e:	2400      	movs	r4, #0
10011710:	701a      	strb	r2, [r3, #0]
10011712:	320a      	adds	r2, #10
10011714:	705a      	strb	r2, [r3, #1]
10011716:	709a      	strb	r2, [r3, #2]
10011718:	4a0a      	ldr	r2, [pc, #40]	; (10011744 <gapc_disconnect_cmd_handler+0x3c>)
1001171a:	70d9      	strb	r1, [r3, #3]
1001171c:	8811      	ldrh	r1, [r2, #0]
1001171e:	8812      	ldrh	r2, [r2, #0]
10011720:	7119      	strb	r1, [r3, #4]
10011722:	0a12      	lsrs	r2, r2, #8
10011724:	715a      	strb	r2, [r3, #5]
10011726:	2201      	movs	r2, #1
10011728:	721a      	strb	r2, [r3, #8]
1001172a:	1892      	adds	r2, r2, r2
1001172c:	7258      	strb	r0, [r3, #9]
1001172e:	719a      	strb	r2, [r3, #6]
10011730:	71dc      	strb	r4, [r3, #7]
10011732:	1c18      	adds	r0, r3, #0
10011734:	210a      	movs	r1, #10
10011736:	4b04      	ldr	r3, [pc, #16]	; (10011748 <gapc_disconnect_cmd_handler+0x40>)
10011738:	4798      	blx	r3
1001173a:	1c20      	adds	r0, r4, #0
1001173c:	bd10      	pop	{r4, pc}
1001173e:	46c0      	nop			; (mov r8, r8)
10011740:	1001aa24 	.word	0x1001aa24
10011744:	1001a6b4 	.word	0x1001a6b4
10011748:	10011261 	.word	0x10011261

1001174c <gapc_disconnect_ind>:
1001174c:	1c02      	adds	r2, r0, #0
1001174e:	b508      	push	{r3, lr}
10011750:	7843      	ldrb	r3, [r0, #1]
10011752:	7800      	ldrb	r0, [r0, #0]
10011754:	021b      	lsls	r3, r3, #8
10011756:	4318      	orrs	r0, r3
10011758:	8008      	strh	r0, [r1, #0]
1001175a:	7893      	ldrb	r3, [r2, #2]
1001175c:	708b      	strb	r3, [r1, #2]
1001175e:	2100      	movs	r1, #0
10011760:	4b05      	ldr	r3, [pc, #20]	; (10011778 <gapc_disconnect_ind+0x2c>)
10011762:	4798      	blx	r3
10011764:	2807      	cmp	r0, #7
10011766:	d806      	bhi.n	10011776 <gapc_disconnect_ind+0x2a>
10011768:	2312      	movs	r3, #18
1001176a:	4358      	muls	r0, r3
1001176c:	4b03      	ldr	r3, [pc, #12]	; (1001177c <gapc_disconnect_ind+0x30>)
1001176e:	1818      	adds	r0, r3, r0
10011770:	2301      	movs	r3, #1
10011772:	425b      	negs	r3, r3
10011774:	8143      	strh	r3, [r0, #10]
10011776:	bd08      	pop	{r3, pc}
10011778:	10011431 	.word	0x10011431
1001177c:	1001a6b6 	.word	0x1001a6b6

10011780 <gapc_bond_cmd_handler>:
10011780:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10011782:	9300      	str	r3, [sp, #0]
10011784:	2312      	movs	r3, #18
10011786:	1c04      	adds	r4, r0, #0
10011788:	a808      	add	r0, sp, #32
1001178a:	7807      	ldrb	r7, [r0, #0]
1001178c:	a809      	add	r0, sp, #36	; 0x24
1001178e:	7806      	ldrb	r6, [r0, #0]
10011790:	a80a      	add	r0, sp, #40	; 0x28
10011792:	7805      	ldrb	r5, [r0, #0]
10011794:	a80b      	add	r0, sp, #44	; 0x2c
10011796:	7800      	ldrb	r0, [r0, #0]
10011798:	9001      	str	r0, [sp, #4]
1001179a:	4810      	ldr	r0, [pc, #64]	; (100117dc <gapc_bond_cmd_handler+0x5c>)
1001179c:	7003      	strb	r3, [r0, #0]
1001179e:	230e      	movs	r3, #14
100117a0:	70c4      	strb	r4, [r0, #3]
100117a2:	4c0f      	ldr	r4, [pc, #60]	; (100117e0 <gapc_bond_cmd_handler+0x60>)
100117a4:	7043      	strb	r3, [r0, #1]
100117a6:	7083      	strb	r3, [r0, #2]
100117a8:	8823      	ldrh	r3, [r4, #0]
100117aa:	8824      	ldrh	r4, [r4, #0]
100117ac:	7103      	strb	r3, [r0, #4]
100117ae:	466b      	mov	r3, sp
100117b0:	781b      	ldrb	r3, [r3, #0]
100117b2:	0a24      	lsrs	r4, r4, #8
100117b4:	72c3      	strb	r3, [r0, #11]
100117b6:	466b      	mov	r3, sp
100117b8:	791b      	ldrb	r3, [r3, #4]
100117ba:	7144      	strb	r4, [r0, #5]
100117bc:	73c3      	strb	r3, [r0, #15]
100117be:	2308      	movs	r3, #8
100117c0:	7183      	strb	r3, [r0, #6]
100117c2:	2300      	movs	r3, #0
100117c4:	240a      	movs	r4, #10
100117c6:	7241      	strb	r1, [r0, #9]
100117c8:	71c3      	strb	r3, [r0, #7]
100117ca:	2110      	movs	r1, #16
100117cc:	4b05      	ldr	r3, [pc, #20]	; (100117e4 <gapc_bond_cmd_handler+0x64>)
100117ce:	7307      	strb	r7, [r0, #12]
100117d0:	7346      	strb	r6, [r0, #13]
100117d2:	7385      	strb	r5, [r0, #14]
100117d4:	7204      	strb	r4, [r0, #8]
100117d6:	7282      	strb	r2, [r0, #10]
100117d8:	4798      	blx	r3
100117da:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
100117dc:	1001aa24 	.word	0x1001aa24
100117e0:	1001a6b4 	.word	0x1001a6b4
100117e4:	10011261 	.word	0x10011261

100117e8 <gapc_bond_ind>:
100117e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100117ea:	780e      	ldrb	r6, [r1, #0]
100117ec:	1c03      	adds	r3, r0, #0
100117ee:	1eb0      	subs	r0, r6, #2
100117f0:	2805      	cmp	r0, #5
100117f2:	d85d      	bhi.n	100118b0 <gapc_bond_ind+0xc8>
100117f4:	1c15      	adds	r5, r2, #0
100117f6:	1c0c      	adds	r4, r1, #0
100117f8:	f001 f9fa 	bl	10012bf0 <__gnu_thumb1_case_uqi>
100117fc:	2f5a030d 	.word	0x2f5a030d
10011800:	4740      	.short	0x4740
10011802:	2009      	movs	r0, #9
10011804:	2a00      	cmp	r2, #0
10011806:	d054      	beq.n	100118b2 <gapc_bond_ind+0xca>
10011808:	0a1b      	lsrs	r3, r3, #8
1001180a:	8053      	strh	r3, [r2, #2]
1001180c:	788b      	ldrb	r3, [r1, #2]
1001180e:	4829      	ldr	r0, [pc, #164]	; (100118b4 <gapc_bond_ind+0xcc>)
10011810:	7113      	strb	r3, [r2, #4]
10011812:	2100      	movs	r1, #0
10011814:	e01c      	b.n	10011850 <gapc_bond_ind+0x68>
10011816:	2009      	movs	r0, #9
10011818:	2a00      	cmp	r2, #0
1001181a:	d04a      	beq.n	100118b2 <gapc_bond_ind+0xca>
1001181c:	4c25      	ldr	r4, [pc, #148]	; (100118b4 <gapc_bond_ind+0xcc>)
1001181e:	0a1b      	lsrs	r3, r3, #8
10011820:	8053      	strh	r3, [r2, #2]
10011822:	788b      	ldrb	r3, [r1, #2]
10011824:	2700      	movs	r7, #0
10011826:	1c10      	adds	r0, r2, #0
10011828:	1c21      	adds	r1, r4, #0
1001182a:	7013      	strb	r3, [r2, #0]
1001182c:	4e22      	ldr	r6, [pc, #136]	; (100118b8 <gapc_bond_ind+0xd0>)
1001182e:	7117      	strb	r7, [r2, #4]
10011830:	312e      	adds	r1, #46	; 0x2e
10011832:	2217      	movs	r2, #23
10011834:	3032      	adds	r0, #50	; 0x32
10011836:	47b0      	blx	r6
10011838:	1c28      	adds	r0, r5, #0
1001183a:	1c21      	adds	r1, r4, #0
1001183c:	2210      	movs	r2, #16
1001183e:	311e      	adds	r1, #30
10011840:	3022      	adds	r0, #34	; 0x22
10011842:	47b0      	blx	r6
10011844:	1ca1      	adds	r1, r4, #2
10011846:	1da8      	adds	r0, r5, #6
10011848:	221c      	movs	r2, #28
1001184a:	47b0      	blx	r6
1001184c:	1c20      	adds	r0, r4, #0
1001184e:	1c39      	adds	r1, r7, #0
10011850:	2246      	movs	r2, #70	; 0x46
10011852:	4b1a      	ldr	r3, [pc, #104]	; (100118bc <gapc_bond_ind+0xd4>)
10011854:	4798      	blx	r3
10011856:	2009      	movs	r0, #9
10011858:	e02b      	b.n	100118b2 <gapc_bond_ind+0xca>
1001185a:	4d16      	ldr	r5, [pc, #88]	; (100118b4 <gapc_bond_ind+0xcc>)
1001185c:	3102      	adds	r1, #2
1001185e:	1c28      	adds	r0, r5, #0
10011860:	2210      	movs	r2, #16
10011862:	4e15      	ldr	r6, [pc, #84]	; (100118b8 <gapc_bond_ind+0xd0>)
10011864:	302e      	adds	r0, #46	; 0x2e
10011866:	47b0      	blx	r6
10011868:	1c28      	adds	r0, r5, #0
1001186a:	1c21      	adds	r1, r4, #0
1001186c:	303f      	adds	r0, #63	; 0x3f
1001186e:	3112      	adds	r1, #18
10011870:	2206      	movs	r2, #6
10011872:	47b0      	blx	r6
10011874:	7e23      	ldrb	r3, [r4, #24]
10011876:	353e      	adds	r5, #62	; 0x3e
10011878:	702b      	strb	r3, [r5, #0]
1001187a:	e019      	b.n	100118b0 <gapc_bond_ind+0xc8>
1001187c:	480d      	ldr	r0, [pc, #52]	; (100118b4 <gapc_bond_ind+0xcc>)
1001187e:	3102      	adds	r1, #2
10011880:	2210      	movs	r2, #16
10011882:	4b0d      	ldr	r3, [pc, #52]	; (100118b8 <gapc_bond_ind+0xd0>)
10011884:	301e      	adds	r0, #30
10011886:	4798      	blx	r3
10011888:	e012      	b.n	100118b0 <gapc_bond_ind+0xc8>
1001188a:	4d0a      	ldr	r5, [pc, #40]	; (100118b4 <gapc_bond_ind+0xcc>)
1001188c:	3102      	adds	r1, #2
1001188e:	2210      	movs	r2, #16
10011890:	4e09      	ldr	r6, [pc, #36]	; (100118b8 <gapc_bond_ind+0xd0>)
10011892:	1ca8      	adds	r0, r5, #2
10011894:	47b0      	blx	r6
10011896:	1c28      	adds	r0, r5, #0
10011898:	1c21      	adds	r1, r4, #0
1001189a:	7ce3      	ldrb	r3, [r4, #19]
1001189c:	7ca2      	ldrb	r2, [r4, #18]
1001189e:	021b      	lsls	r3, r3, #8
100118a0:	4313      	orrs	r3, r2
100118a2:	3014      	adds	r0, #20
100118a4:	3114      	adds	r1, #20
100118a6:	2208      	movs	r2, #8
100118a8:	826b      	strh	r3, [r5, #18]
100118aa:	47b0      	blx	r6
100118ac:	7f23      	ldrb	r3, [r4, #28]
100118ae:	772b      	strb	r3, [r5, #28]
100118b0:	2000      	movs	r0, #0
100118b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100118b4:	10019818 	.word	0x10019818
100118b8:	1001497b 	.word	0x1001497b
100118bc:	1001498d 	.word	0x1001498d

100118c0 <gapc_bond_req_ind>:
100118c0:	b570      	push	{r4, r5, r6, lr}
100118c2:	780c      	ldrb	r4, [r1, #0]
100118c4:	1c03      	adds	r3, r0, #0
100118c6:	7849      	ldrb	r1, [r1, #1]
100118c8:	2c07      	cmp	r4, #7
100118ca:	d85c      	bhi.n	10011986 <gapc_bond_req_ind+0xc6>
100118cc:	1c20      	adds	r0, r4, #0
100118ce:	f001 f98f 	bl	10012bf0 <__gnu_thumb1_case_uqi>
100118d2:	5a04      	.short	0x5a04
100118d4:	5a0b5a5a 	.word	0x5a0b5a5a
100118d8:	1f1f      	.short	0x1f1f
100118da:	200a      	movs	r0, #10
100118dc:	2a00      	cmp	r2, #0
100118de:	d053      	beq.n	10011988 <gapc_bond_req_ind+0xc8>
100118e0:	0a1b      	lsrs	r3, r3, #8
100118e2:	8013      	strh	r3, [r2, #0]
100118e4:	7091      	strb	r1, [r2, #2]
100118e6:	e04f      	b.n	10011988 <gapc_bond_req_ind+0xc8>
100118e8:	2a00      	cmp	r2, #0
100118ea:	d00b      	beq.n	10011904 <gapc_bond_req_ind+0x44>
100118ec:	0a1b      	lsrs	r3, r3, #8
100118ee:	8013      	strh	r3, [r2, #0]
100118f0:	2900      	cmp	r1, #0
100118f2:	d102      	bne.n	100118fa <gapc_bond_req_ind+0x3a>
100118f4:	2301      	movs	r3, #1
100118f6:	7093      	strb	r3, [r2, #2]
100118f8:	e004      	b.n	10011904 <gapc_bond_req_ind+0x44>
100118fa:	2300      	movs	r3, #0
100118fc:	7093      	strb	r3, [r2, #2]
100118fe:	2902      	cmp	r1, #2
10011900:	d102      	bne.n	10011908 <gapc_bond_req_ind+0x48>
10011902:	70d3      	strb	r3, [r2, #3]
10011904:	200c      	movs	r0, #12
10011906:	e03f      	b.n	10011988 <gapc_bond_req_ind+0xc8>
10011908:	2901      	cmp	r1, #1
1001190a:	d1fb      	bne.n	10011904 <gapc_bond_req_ind+0x44>
1001190c:	70d1      	strb	r1, [r2, #3]
1001190e:	e7f9      	b.n	10011904 <gapc_bond_req_ind+0x44>
10011910:	2214      	movs	r2, #20
10011912:	481e      	ldr	r0, [pc, #120]	; (1001198c <gapc_bond_req_ind+0xcc>)
10011914:	0a1b      	lsrs	r3, r3, #8
10011916:	70c3      	strb	r3, [r0, #3]
10011918:	4b1d      	ldr	r3, [pc, #116]	; (10011990 <gapc_bond_req_ind+0xd0>)
1001191a:	7002      	strb	r2, [r0, #0]
1001191c:	3a06      	subs	r2, #6
1001191e:	7042      	strb	r2, [r0, #1]
10011920:	7082      	strb	r2, [r0, #2]
10011922:	881a      	ldrh	r2, [r3, #0]
10011924:	881b      	ldrh	r3, [r3, #0]
10011926:	4e1b      	ldr	r6, [pc, #108]	; (10011994 <gapc_bond_req_ind+0xd4>)
10011928:	0a1b      	lsrs	r3, r3, #8
1001192a:	7143      	strb	r3, [r0, #5]
1001192c:	2301      	movs	r3, #1
1001192e:	7102      	strb	r2, [r0, #4]
10011930:	7204      	strb	r4, [r0, #8]
10011932:	7243      	strb	r3, [r0, #9]
10011934:	1c05      	adds	r5, r0, #0
10011936:	1c31      	adds	r1, r6, #0
10011938:	300a      	adds	r0, #10
1001193a:	2c07      	cmp	r4, #7
1001193c:	d116      	bne.n	1001196c <gapc_bond_req_ind+0xac>
1001193e:	317e      	adds	r1, #126	; 0x7e
10011940:	2210      	movs	r2, #16
10011942:	4c15      	ldr	r4, [pc, #84]	; (10011998 <gapc_bond_req_ind+0xd8>)
10011944:	47a0      	blx	r4
10011946:	1c33      	adds	r3, r6, #0
10011948:	1c31      	adds	r1, r6, #0
1001194a:	1c28      	adds	r0, r5, #0
1001194c:	338e      	adds	r3, #142	; 0x8e
1001194e:	881b      	ldrh	r3, [r3, #0]
10011950:	3190      	adds	r1, #144	; 0x90
10011952:	76ab      	strb	r3, [r5, #26]
10011954:	2208      	movs	r2, #8
10011956:	0a1b      	lsrs	r3, r3, #8
10011958:	301c      	adds	r0, #28
1001195a:	76eb      	strb	r3, [r5, #27]
1001195c:	47a0      	blx	r4
1001195e:	1c31      	adds	r1, r6, #0
10011960:	3198      	adds	r1, #152	; 0x98
10011962:	780a      	ldrb	r2, [r1, #0]
10011964:	1d6b      	adds	r3, r5, #5
10011966:	77da      	strb	r2, [r3, #31]
10011968:	2125      	movs	r1, #37	; 0x25
1001196a:	e004      	b.n	10011976 <gapc_bond_req_ind+0xb6>
1001196c:	319a      	adds	r1, #154	; 0x9a
1001196e:	2210      	movs	r2, #16
10011970:	4b09      	ldr	r3, [pc, #36]	; (10011998 <gapc_bond_req_ind+0xd8>)
10011972:	4798      	blx	r3
10011974:	211a      	movs	r1, #26
10011976:	1c0b      	adds	r3, r1, #0
10011978:	2400      	movs	r4, #0
1001197a:	3b08      	subs	r3, #8
1001197c:	71ab      	strb	r3, [r5, #6]
1001197e:	1c28      	adds	r0, r5, #0
10011980:	4b06      	ldr	r3, [pc, #24]	; (1001199c <gapc_bond_req_ind+0xdc>)
10011982:	71ec      	strb	r4, [r5, #7]
10011984:	4798      	blx	r3
10011986:	2000      	movs	r0, #0
10011988:	bd70      	pop	{r4, r5, r6, pc}
1001198a:	46c0      	nop			; (mov r8, r8)
1001198c:	1001aa24 	.word	0x1001aa24
10011990:	1001a6b4 	.word	0x1001a6b4
10011994:	1001a746 	.word	0x1001a746
10011998:	1001497b 	.word	0x1001497b
1001199c:	10011261 	.word	0x10011261

100119a0 <gapc_bond_cfm_handler_pair_resp>:
100119a0:	b5f0      	push	{r4, r5, r6, r7, lr}
100119a2:	b085      	sub	sp, #20
100119a4:	1c07      	adds	r7, r0, #0
100119a6:	a80a      	add	r0, sp, #40	; 0x28
100119a8:	7806      	ldrb	r6, [r0, #0]
100119aa:	a80b      	add	r0, sp, #44	; 0x2c
100119ac:	7805      	ldrb	r5, [r0, #0]
100119ae:	a80c      	add	r0, sp, #48	; 0x30
100119b0:	7800      	ldrb	r0, [r0, #0]
100119b2:	2414      	movs	r4, #20
100119b4:	9002      	str	r0, [sp, #8]
100119b6:	a80d      	add	r0, sp, #52	; 0x34
100119b8:	7800      	ldrb	r0, [r0, #0]
100119ba:	9301      	str	r3, [sp, #4]
100119bc:	9003      	str	r0, [sp, #12]
100119be:	a80e      	add	r0, sp, #56	; 0x38
100119c0:	8800      	ldrh	r0, [r0, #0]
100119c2:	4684      	mov	ip, r0
100119c4:	4812      	ldr	r0, [pc, #72]	; (10011a10 <gapc_bond_cfm_handler_pair_resp+0x70>)
100119c6:	7004      	strb	r4, [r0, #0]
100119c8:	3c06      	subs	r4, #6
100119ca:	7044      	strb	r4, [r0, #1]
100119cc:	7084      	strb	r4, [r0, #2]
100119ce:	4664      	mov	r4, ip
100119d0:	70c4      	strb	r4, [r0, #3]
100119d2:	4c10      	ldr	r4, [pc, #64]	; (10011a14 <gapc_bond_cfm_handler_pair_resp+0x74>)
100119d4:	7247      	strb	r7, [r0, #9]
100119d6:	8823      	ldrh	r3, [r4, #0]
100119d8:	8824      	ldrh	r4, [r4, #0]
100119da:	7103      	strb	r3, [r0, #4]
100119dc:	466b      	mov	r3, sp
100119de:	791b      	ldrb	r3, [r3, #4]
100119e0:	0a24      	lsrs	r4, r4, #8
100119e2:	7303      	strb	r3, [r0, #12]
100119e4:	466b      	mov	r3, sp
100119e6:	7a1b      	ldrb	r3, [r3, #8]
100119e8:	7144      	strb	r4, [r0, #5]
100119ea:	73c3      	strb	r3, [r0, #15]
100119ec:	466b      	mov	r3, sp
100119ee:	7b1b      	ldrb	r3, [r3, #12]
100119f0:	2401      	movs	r4, #1
100119f2:	7403      	strb	r3, [r0, #16]
100119f4:	2309      	movs	r3, #9
100119f6:	7183      	strb	r3, [r0, #6]
100119f8:	2300      	movs	r3, #0
100119fa:	7204      	strb	r4, [r0, #8]
100119fc:	7281      	strb	r1, [r0, #10]
100119fe:	72c2      	strb	r2, [r0, #11]
10011a00:	7346      	strb	r6, [r0, #13]
10011a02:	7385      	strb	r5, [r0, #14]
10011a04:	71c3      	strb	r3, [r0, #7]
10011a06:	2111      	movs	r1, #17
10011a08:	4b03      	ldr	r3, [pc, #12]	; (10011a18 <gapc_bond_cfm_handler_pair_resp+0x78>)
10011a0a:	4798      	blx	r3
10011a0c:	b005      	add	sp, #20
10011a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011a10:	1001aa24 	.word	0x1001aa24
10011a14:	1001a6b4 	.word	0x1001a6b4
10011a18:	10011261 	.word	0x10011261

10011a1c <gapc_bond_cfm_handler_key_exch>:
10011a1c:	b538      	push	{r3, r4, r5, lr}
10011a1e:	2514      	movs	r5, #20
10011a20:	4c0d      	ldr	r4, [pc, #52]	; (10011a58 <gapc_bond_cfm_handler_key_exch+0x3c>)
10011a22:	70e3      	strb	r3, [r4, #3]
10011a24:	4b0d      	ldr	r3, [pc, #52]	; (10011a5c <gapc_bond_cfm_handler_key_exch+0x40>)
10011a26:	7025      	strb	r5, [r4, #0]
10011a28:	3d06      	subs	r5, #6
10011a2a:	7065      	strb	r5, [r4, #1]
10011a2c:	70a5      	strb	r5, [r4, #2]
10011a2e:	881d      	ldrh	r5, [r3, #0]
10011a30:	881b      	ldrh	r3, [r3, #0]
10011a32:	7220      	strb	r0, [r4, #8]
10011a34:	0a1b      	lsrs	r3, r3, #8
10011a36:	7163      	strb	r3, [r4, #5]
10011a38:	7261      	strb	r1, [r4, #9]
10011a3a:	4b09      	ldr	r3, [pc, #36]	; (10011a60 <gapc_bond_cfm_handler_key_exch+0x44>)
10011a3c:	1c11      	adds	r1, r2, #0
10011a3e:	4809      	ldr	r0, [pc, #36]	; (10011a64 <gapc_bond_cfm_handler_key_exch+0x48>)
10011a40:	2210      	movs	r2, #16
10011a42:	7125      	strb	r5, [r4, #4]
10011a44:	4798      	blx	r3
10011a46:	2312      	movs	r3, #18
10011a48:	71a3      	strb	r3, [r4, #6]
10011a4a:	2300      	movs	r3, #0
10011a4c:	1c20      	adds	r0, r4, #0
10011a4e:	71e3      	strb	r3, [r4, #7]
10011a50:	211a      	movs	r1, #26
10011a52:	4b05      	ldr	r3, [pc, #20]	; (10011a68 <gapc_bond_cfm_handler_key_exch+0x4c>)
10011a54:	4798      	blx	r3
10011a56:	bd38      	pop	{r3, r4, r5, pc}
10011a58:	1001aa24 	.word	0x1001aa24
10011a5c:	1001a6b4 	.word	0x1001a6b4
10011a60:	1001497b 	.word	0x1001497b
10011a64:	1001aa2e 	.word	0x1001aa2e
10011a68:	10011261 	.word	0x10011261

10011a6c <gapc_security_cmd_handler>:
10011a6c:	221a      	movs	r2, #26
10011a6e:	b508      	push	{r3, lr}
10011a70:	4b0b      	ldr	r3, [pc, #44]	; (10011aa0 <gapc_security_cmd_handler+0x34>)
10011a72:	701a      	strb	r2, [r3, #0]
10011a74:	3a0c      	subs	r2, #12
10011a76:	705a      	strb	r2, [r3, #1]
10011a78:	709a      	strb	r2, [r3, #2]
10011a7a:	4a0a      	ldr	r2, [pc, #40]	; (10011aa4 <gapc_security_cmd_handler+0x38>)
10011a7c:	70d8      	strb	r0, [r3, #3]
10011a7e:	8810      	ldrh	r0, [r2, #0]
10011a80:	8812      	ldrh	r2, [r2, #0]
10011a82:	7118      	strb	r0, [r3, #4]
10011a84:	0a12      	lsrs	r2, r2, #8
10011a86:	715a      	strb	r2, [r3, #5]
10011a88:	220c      	movs	r2, #12
10011a8a:	721a      	strb	r2, [r3, #8]
10011a8c:	3a0a      	subs	r2, #10
10011a8e:	719a      	strb	r2, [r3, #6]
10011a90:	2200      	movs	r2, #0
10011a92:	7259      	strb	r1, [r3, #9]
10011a94:	71da      	strb	r2, [r3, #7]
10011a96:	1c18      	adds	r0, r3, #0
10011a98:	210a      	movs	r1, #10
10011a9a:	4b03      	ldr	r3, [pc, #12]	; (10011aa8 <gapc_security_cmd_handler+0x3c>)
10011a9c:	4798      	blx	r3
10011a9e:	bd08      	pop	{r3, pc}
10011aa0:	1001aa24 	.word	0x1001aa24
10011aa4:	1001a6b4 	.word	0x1001a6b4
10011aa8:	10011261 	.word	0x10011261

10011aac <gapc_encrypt_cmd_handler>:
10011aac:	b5f0      	push	{r4, r5, r6, r7, lr}
10011aae:	2500      	movs	r5, #0
10011ab0:	b089      	sub	sp, #36	; 0x24
10011ab2:	9306      	str	r3, [sp, #24]
10011ab4:	ab0e      	add	r3, sp, #56	; 0x38
10011ab6:	781b      	ldrb	r3, [r3, #0]
10011ab8:	1c17      	adds	r7, r2, #0
10011aba:	9307      	str	r3, [sp, #28]
10011abc:	ab0f      	add	r3, sp, #60	; 0x3c
10011abe:	781b      	ldrb	r3, [r3, #0]
10011ac0:	4a19      	ldr	r2, [pc, #100]	; (10011b28 <gapc_encrypt_cmd_handler+0x7c>)
10011ac2:	1c06      	adds	r6, r0, #0
10011ac4:	9105      	str	r1, [sp, #20]
10011ac6:	9300      	str	r3, [sp, #0]
10011ac8:	9002      	str	r0, [sp, #8]
10011aca:	1c29      	adds	r1, r5, #0
10011acc:	1c2b      	adds	r3, r5, #0
10011ace:	9501      	str	r5, [sp, #4]
10011ad0:	1c10      	adds	r0, r2, #0
10011ad2:	4c16      	ldr	r4, [pc, #88]	; (10011b2c <gapc_encrypt_cmd_handler+0x80>)
10011ad4:	47a0      	blx	r4
10011ad6:	2316      	movs	r3, #22
10011ad8:	4c15      	ldr	r4, [pc, #84]	; (10011b30 <gapc_encrypt_cmd_handler+0x84>)
10011ada:	9905      	ldr	r1, [sp, #20]
10011adc:	7023      	strb	r3, [r4, #0]
10011ade:	3b08      	subs	r3, #8
10011ae0:	7063      	strb	r3, [r4, #1]
10011ae2:	70a3      	strb	r3, [r4, #2]
10011ae4:	4b13      	ldr	r3, [pc, #76]	; (10011b34 <gapc_encrypt_cmd_handler+0x88>)
10011ae6:	70e6      	strb	r6, [r4, #3]
10011ae8:	881a      	ldrh	r2, [r3, #0]
10011aea:	881b      	ldrh	r3, [r3, #0]
10011aec:	7122      	strb	r2, [r4, #4]
10011aee:	0a1b      	lsrs	r3, r3, #8
10011af0:	7163      	strb	r3, [r4, #5]
10011af2:	230b      	movs	r3, #11
10011af4:	4e10      	ldr	r6, [pc, #64]	; (10011b38 <gapc_encrypt_cmd_handler+0x8c>)
10011af6:	2210      	movs	r2, #16
10011af8:	4810      	ldr	r0, [pc, #64]	; (10011b3c <gapc_encrypt_cmd_handler+0x90>)
10011afa:	7223      	strb	r3, [r4, #8]
10011afc:	7265      	strb	r5, [r4, #9]
10011afe:	47b0      	blx	r6
10011b00:	0a3b      	lsrs	r3, r7, #8
10011b02:	9906      	ldr	r1, [sp, #24]
10011b04:	2208      	movs	r2, #8
10011b06:	480e      	ldr	r0, [pc, #56]	; (10011b40 <gapc_encrypt_cmd_handler+0x94>)
10011b08:	76e3      	strb	r3, [r4, #27]
10011b0a:	76a7      	strb	r7, [r4, #26]
10011b0c:	47b0      	blx	r6
10011b0e:	466a      	mov	r2, sp
10011b10:	7f12      	ldrb	r2, [r2, #28]
10011b12:	1d63      	adds	r3, r4, #5
10011b14:	77da      	strb	r2, [r3, #31]
10011b16:	231d      	movs	r3, #29
10011b18:	1c20      	adds	r0, r4, #0
10011b1a:	71a3      	strb	r3, [r4, #6]
10011b1c:	2125      	movs	r1, #37	; 0x25
10011b1e:	4b09      	ldr	r3, [pc, #36]	; (10011b44 <gapc_encrypt_cmd_handler+0x98>)
10011b20:	71e5      	strb	r5, [r4, #7]
10011b22:	4798      	blx	r3
10011b24:	b009      	add	sp, #36	; 0x24
10011b26:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011b28:	100197f8 	.word	0x100197f8
10011b2c:	10011565 	.word	0x10011565
10011b30:	1001aa24 	.word	0x1001aa24
10011b34:	1001a6b4 	.word	0x1001a6b4
10011b38:	1001497b 	.word	0x1001497b
10011b3c:	1001aa2e 	.word	0x1001aa2e
10011b40:	1001aa40 	.word	0x1001aa40
10011b44:	10011261 	.word	0x10011261

10011b48 <gapc_encrypt_req_ind>:
10011b48:	b508      	push	{r3, lr}
10011b4a:	0a00      	lsrs	r0, r0, #8
10011b4c:	8010      	strh	r0, [r2, #0]
10011b4e:	784b      	ldrb	r3, [r1, #1]
10011b50:	7808      	ldrb	r0, [r1, #0]
10011b52:	021b      	lsls	r3, r3, #8
10011b54:	4303      	orrs	r3, r0
10011b56:	8053      	strh	r3, [r2, #2]
10011b58:	1d10      	adds	r0, r2, #4
10011b5a:	3102      	adds	r1, #2
10011b5c:	2208      	movs	r2, #8
10011b5e:	4b01      	ldr	r3, [pc, #4]	; (10011b64 <gapc_encrypt_req_ind+0x1c>)
10011b60:	4798      	blx	r3
10011b62:	bd08      	pop	{r3, pc}
10011b64:	1001497b 	.word	0x1001497b

10011b68 <gapc_encrypt_cfm_handler>:
10011b68:	b5f0      	push	{r4, r5, r6, r7, lr}
10011b6a:	2500      	movs	r5, #0
10011b6c:	b087      	sub	sp, #28
10011b6e:	9304      	str	r3, [sp, #16]
10011b70:	ab0c      	add	r3, sp, #48	; 0x30
10011b72:	781b      	ldrb	r3, [r3, #0]
10011b74:	1c17      	adds	r7, r2, #0
10011b76:	4a15      	ldr	r2, [pc, #84]	; (10011bcc <gapc_encrypt_cfm_handler+0x64>)
10011b78:	1c06      	adds	r6, r0, #0
10011b7a:	9305      	str	r3, [sp, #20]
10011b7c:	9100      	str	r1, [sp, #0]
10011b7e:	9002      	str	r0, [sp, #8]
10011b80:	1c29      	adds	r1, r5, #0
10011b82:	1c2b      	adds	r3, r5, #0
10011b84:	9501      	str	r5, [sp, #4]
10011b86:	1c10      	adds	r0, r2, #0
10011b88:	4c11      	ldr	r4, [pc, #68]	; (10011bd0 <gapc_encrypt_cfm_handler+0x68>)
10011b8a:	47a0      	blx	r4
10011b8c:	2318      	movs	r3, #24
10011b8e:	4c11      	ldr	r4, [pc, #68]	; (10011bd4 <gapc_encrypt_cfm_handler+0x6c>)
10011b90:	9904      	ldr	r1, [sp, #16]
10011b92:	7023      	strb	r3, [r4, #0]
10011b94:	3b0a      	subs	r3, #10
10011b96:	7063      	strb	r3, [r4, #1]
10011b98:	70a3      	strb	r3, [r4, #2]
10011b9a:	4b0f      	ldr	r3, [pc, #60]	; (10011bd8 <gapc_encrypt_cfm_handler+0x70>)
10011b9c:	480f      	ldr	r0, [pc, #60]	; (10011bdc <gapc_encrypt_cfm_handler+0x74>)
10011b9e:	881a      	ldrh	r2, [r3, #0]
10011ba0:	881b      	ldrh	r3, [r3, #0]
10011ba2:	7122      	strb	r2, [r4, #4]
10011ba4:	0a1b      	lsrs	r3, r3, #8
10011ba6:	7163      	strb	r3, [r4, #5]
10011ba8:	2210      	movs	r2, #16
10011baa:	4b0d      	ldr	r3, [pc, #52]	; (10011be0 <gapc_encrypt_cfm_handler+0x78>)
10011bac:	70e6      	strb	r6, [r4, #3]
10011bae:	7227      	strb	r7, [r4, #8]
10011bb0:	4798      	blx	r3
10011bb2:	466b      	mov	r3, sp
10011bb4:	7d1b      	ldrb	r3, [r3, #20]
10011bb6:	1c20      	adds	r0, r4, #0
10011bb8:	7663      	strb	r3, [r4, #25]
10011bba:	2312      	movs	r3, #18
10011bbc:	211a      	movs	r1, #26
10011bbe:	71a3      	strb	r3, [r4, #6]
10011bc0:	4b08      	ldr	r3, [pc, #32]	; (10011be4 <gapc_encrypt_cfm_handler+0x7c>)
10011bc2:	71e5      	strb	r5, [r4, #7]
10011bc4:	4798      	blx	r3
10011bc6:	b007      	add	sp, #28
10011bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011bca:	46c0      	nop			; (mov r8, r8)
10011bcc:	10019808 	.word	0x10019808
10011bd0:	10011565 	.word	0x10011565
10011bd4:	1001aa24 	.word	0x1001aa24
10011bd8:	1001a6b4 	.word	0x1001a6b4
10011bdc:	1001aa2d 	.word	0x1001aa2d
10011be0:	1001497b 	.word	0x1001497b
10011be4:	10011261 	.word	0x10011261

10011be8 <gapc_encrypt_ind>:
10011be8:	780b      	ldrb	r3, [r1, #0]
10011bea:	0a00      	lsrs	r0, r0, #8
10011bec:	70d3      	strb	r3, [r2, #3]
10011bee:	2300      	movs	r3, #0
10011bf0:	8010      	strh	r0, [r2, #0]
10011bf2:	7093      	strb	r3, [r2, #2]
10011bf4:	4770      	bx	lr
	...

10011bf8 <gapc_param_update_cfm_handler>:
10011bf8:	b538      	push	{r3, r4, r5, lr}
10011bfa:	2410      	movs	r4, #16
10011bfc:	1c05      	adds	r5, r0, #0
10011bfe:	480e      	ldr	r0, [pc, #56]	; (10011c38 <gapc_param_update_cfm_handler+0x40>)
10011c00:	7004      	strb	r4, [r0, #0]
10011c02:	3c02      	subs	r4, #2
10011c04:	7044      	strb	r4, [r0, #1]
10011c06:	7084      	strb	r4, [r0, #2]
10011c08:	4c0c      	ldr	r4, [pc, #48]	; (10011c3c <gapc_param_update_cfm_handler+0x44>)
10011c0a:	70c5      	strb	r5, [r0, #3]
10011c0c:	8825      	ldrh	r5, [r4, #0]
10011c0e:	8824      	ldrh	r4, [r4, #0]
10011c10:	72c3      	strb	r3, [r0, #11]
10011c12:	0a1b      	lsrs	r3, r3, #8
10011c14:	0a24      	lsrs	r4, r4, #8
10011c16:	7303      	strb	r3, [r0, #12]
10011c18:	2305      	movs	r3, #5
10011c1a:	7144      	strb	r4, [r0, #5]
10011c1c:	2400      	movs	r4, #0
10011c1e:	7201      	strb	r1, [r0, #8]
10011c20:	7242      	strb	r2, [r0, #9]
10011c22:	7183      	strb	r3, [r0, #6]
10011c24:	0a12      	lsrs	r2, r2, #8
10011c26:	210d      	movs	r1, #13
10011c28:	4b05      	ldr	r3, [pc, #20]	; (10011c40 <gapc_param_update_cfm_handler+0x48>)
10011c2a:	7105      	strb	r5, [r0, #4]
10011c2c:	7282      	strb	r2, [r0, #10]
10011c2e:	71c4      	strb	r4, [r0, #7]
10011c30:	4798      	blx	r3
10011c32:	1c20      	adds	r0, r4, #0
10011c34:	bd38      	pop	{r3, r4, r5, pc}
10011c36:	46c0      	nop			; (mov r8, r8)
10011c38:	1001aa24 	.word	0x1001aa24
10011c3c:	1001a6b4 	.word	0x1001a6b4
10011c40:	10011261 	.word	0x10011261

10011c44 <gapc_param_updated_ind>:
10011c44:	2300      	movs	r3, #0
10011c46:	0a00      	lsrs	r0, r0, #8
10011c48:	8010      	strh	r0, [r2, #0]
10011c4a:	7093      	strb	r3, [r2, #2]
10011c4c:	784b      	ldrb	r3, [r1, #1]
10011c4e:	7808      	ldrb	r0, [r1, #0]
10011c50:	021b      	lsls	r3, r3, #8
10011c52:	4303      	orrs	r3, r0
10011c54:	8093      	strh	r3, [r2, #4]
10011c56:	78cb      	ldrb	r3, [r1, #3]
10011c58:	7888      	ldrb	r0, [r1, #2]
10011c5a:	021b      	lsls	r3, r3, #8
10011c5c:	4303      	orrs	r3, r0
10011c5e:	80d3      	strh	r3, [r2, #6]
10011c60:	794b      	ldrb	r3, [r1, #5]
10011c62:	7909      	ldrb	r1, [r1, #4]
10011c64:	021b      	lsls	r3, r3, #8
10011c66:	430b      	orrs	r3, r1
10011c68:	2007      	movs	r0, #7
10011c6a:	8113      	strh	r3, [r2, #8]
10011c6c:	4770      	bx	lr

10011c6e <gapc_param_updated_req_ind>:
10011c6e:	0a00      	lsrs	r0, r0, #8
10011c70:	8010      	strh	r0, [r2, #0]
10011c72:	784b      	ldrb	r3, [r1, #1]
10011c74:	7808      	ldrb	r0, [r1, #0]
10011c76:	021b      	lsls	r3, r3, #8
10011c78:	4303      	orrs	r3, r0
10011c7a:	8053      	strh	r3, [r2, #2]
10011c7c:	78cb      	ldrb	r3, [r1, #3]
10011c7e:	7888      	ldrb	r0, [r1, #2]
10011c80:	021b      	lsls	r3, r3, #8
10011c82:	4303      	orrs	r3, r0
10011c84:	8093      	strh	r3, [r2, #4]
10011c86:	794b      	ldrb	r3, [r1, #5]
10011c88:	7908      	ldrb	r0, [r1, #4]
10011c8a:	021b      	lsls	r3, r3, #8
10011c8c:	4303      	orrs	r3, r0
10011c8e:	80d3      	strh	r3, [r2, #6]
10011c90:	79cb      	ldrb	r3, [r1, #7]
10011c92:	7989      	ldrb	r1, [r1, #6]
10011c94:	021b      	lsls	r3, r3, #8
10011c96:	430b      	orrs	r3, r1
10011c98:	2008      	movs	r0, #8
10011c9a:	8113      	strh	r3, [r2, #8]
10011c9c:	4770      	bx	lr
	...

10011ca0 <gapc_dev_info_req_ind_handler>:
10011ca0:	b508      	push	{r3, lr}
10011ca2:	1c0b      	adds	r3, r1, #0
10011ca4:	0a01      	lsrs	r1, r0, #8
10011ca6:	8011      	strh	r1, [r2, #0]
10011ca8:	7818      	ldrb	r0, [r3, #0]
10011caa:	7090      	strb	r0, [r2, #2]
10011cac:	2800      	cmp	r0, #0
10011cae:	d104      	bne.n	10011cba <gapc_dev_info_req_ind_handler+0x1a>
10011cb0:	4b03      	ldr	r3, [pc, #12]	; (10011cc0 <gapc_dev_info_req_ind_handler+0x20>)
10011cb2:	33aa      	adds	r3, #170	; 0xaa
10011cb4:	881b      	ldrh	r3, [r3, #0]
10011cb6:	2b00      	cmp	r3, #0
10011cb8:	d001      	beq.n	10011cbe <gapc_dev_info_req_ind_handler+0x1e>
10011cba:	4b02      	ldr	r3, [pc, #8]	; (10011cc4 <gapc_dev_info_req_ind_handler+0x24>)
10011cbc:	4798      	blx	r3
10011cbe:	bd08      	pop	{r3, pc}
10011cc0:	1001a746 	.word	0x1001a746
10011cc4:	10011371 	.word	0x10011371

10011cc8 <gapc_sec_req_ind>:
10011cc8:	0a00      	lsrs	r0, r0, #8
10011cca:	8010      	strh	r0, [r2, #0]
10011ccc:	7809      	ldrb	r1, [r1, #0]
10011cce:	2301      	movs	r3, #1
10011cd0:	1c08      	adds	r0, r1, #0
10011cd2:	0889      	lsrs	r1, r1, #2
10011cd4:	4018      	ands	r0, r3
10011cd6:	400b      	ands	r3, r1
10011cd8:	70d0      	strb	r0, [r2, #3]
10011cda:	7113      	strb	r3, [r2, #4]
10011cdc:	4770      	bx	lr

10011cde <gapc_sign_counter_ind_handler>:
10011cde:	0a00      	lsrs	r0, r0, #8
10011ce0:	8010      	strh	r0, [r2, #0]
10011ce2:	784b      	ldrb	r3, [r1, #1]
10011ce4:	0218      	lsls	r0, r3, #8
10011ce6:	788b      	ldrb	r3, [r1, #2]
10011ce8:	041b      	lsls	r3, r3, #16
10011cea:	4303      	orrs	r3, r0
10011cec:	7808      	ldrb	r0, [r1, #0]
10011cee:	4303      	orrs	r3, r0
10011cf0:	78c8      	ldrb	r0, [r1, #3]
10011cf2:	0600      	lsls	r0, r0, #24
10011cf4:	4303      	orrs	r3, r0
10011cf6:	6053      	str	r3, [r2, #4]
10011cf8:	794b      	ldrb	r3, [r1, #5]
10011cfa:	0218      	lsls	r0, r3, #8
10011cfc:	798b      	ldrb	r3, [r1, #6]
10011cfe:	041b      	lsls	r3, r3, #16
10011d00:	4303      	orrs	r3, r0
10011d02:	7908      	ldrb	r0, [r1, #4]
10011d04:	79c9      	ldrb	r1, [r1, #7]
10011d06:	4303      	orrs	r3, r0
10011d08:	0609      	lsls	r1, r1, #24
10011d0a:	430b      	orrs	r3, r1
10011d0c:	2000      	movs	r0, #0
10011d0e:	6093      	str	r3, [r2, #8]
10011d10:	4770      	bx	lr
	...

10011d14 <gapc_peer_att_info_ind_handler>:
10011d14:	b510      	push	{r4, lr}
10011d16:	0a00      	lsrs	r0, r0, #8
10011d18:	8010      	strh	r0, [r2, #0]
10011d1a:	7808      	ldrb	r0, [r1, #0]
10011d1c:	7090      	strb	r0, [r2, #2]
10011d1e:	788b      	ldrb	r3, [r1, #2]
10011d20:	784c      	ldrb	r4, [r1, #1]
10011d22:	021b      	lsls	r3, r3, #8
10011d24:	4323      	orrs	r3, r4
10011d26:	8093      	strh	r3, [r2, #4]
10011d28:	2801      	cmp	r0, #1
10011d2a:	d027      	beq.n	10011d7c <gapc_peer_att_info_ind_handler+0x68>
10011d2c:	2800      	cmp	r0, #0
10011d2e:	d017      	beq.n	10011d60 <gapc_peer_att_info_ind_handler+0x4c>
10011d30:	2802      	cmp	r0, #2
10011d32:	d12a      	bne.n	10011d8a <gapc_peer_att_info_ind_handler+0x76>
10011d34:	790b      	ldrb	r3, [r1, #4]
10011d36:	78c8      	ldrb	r0, [r1, #3]
10011d38:	021b      	lsls	r3, r3, #8
10011d3a:	4303      	orrs	r3, r0
10011d3c:	8113      	strh	r3, [r2, #8]
10011d3e:	798b      	ldrb	r3, [r1, #6]
10011d40:	7948      	ldrb	r0, [r1, #5]
10011d42:	021b      	lsls	r3, r3, #8
10011d44:	4303      	orrs	r3, r0
10011d46:	80d3      	strh	r3, [r2, #6]
10011d48:	7a0b      	ldrb	r3, [r1, #8]
10011d4a:	79c8      	ldrb	r0, [r1, #7]
10011d4c:	021b      	lsls	r3, r3, #8
10011d4e:	4303      	orrs	r3, r0
10011d50:	8193      	strh	r3, [r2, #12]
10011d52:	7a8b      	ldrb	r3, [r1, #10]
10011d54:	7a49      	ldrb	r1, [r1, #9]
10011d56:	021b      	lsls	r3, r3, #8
10011d58:	430b      	orrs	r3, r1
10011d5a:	8153      	strh	r3, [r2, #10]
10011d5c:	2306      	movs	r3, #6
10011d5e:	e013      	b.n	10011d88 <gapc_peer_att_info_ind_handler+0x74>
10011d60:	1c14      	adds	r4, r2, #0
10011d62:	1c20      	adds	r0, r4, #0
10011d64:	790a      	ldrb	r2, [r1, #4]
10011d66:	78cb      	ldrb	r3, [r1, #3]
10011d68:	0212      	lsls	r2, r2, #8
10011d6a:	431a      	orrs	r2, r3
10011d6c:	80e2      	strh	r2, [r4, #6]
10011d6e:	4b07      	ldr	r3, [pc, #28]	; (10011d8c <gapc_peer_att_info_ind_handler+0x78>)
10011d70:	3008      	adds	r0, #8
10011d72:	3105      	adds	r1, #5
10011d74:	4798      	blx	r3
10011d76:	2302      	movs	r3, #2
10011d78:	70a3      	strb	r3, [r4, #2]
10011d7a:	e006      	b.n	10011d8a <gapc_peer_att_info_ind_handler+0x76>
10011d7c:	790b      	ldrb	r3, [r1, #4]
10011d7e:	78c9      	ldrb	r1, [r1, #3]
10011d80:	021b      	lsls	r3, r3, #8
10011d82:	430b      	orrs	r3, r1
10011d84:	80d3      	strh	r3, [r2, #6]
10011d86:	2305      	movs	r3, #5
10011d88:	7093      	strb	r3, [r2, #2]
10011d8a:	bd10      	pop	{r4, pc}
10011d8c:	1001497b 	.word	0x1001497b

10011d90 <gapc_con_channel_map_ind_handler>:
10011d90:	b508      	push	{r3, lr}
10011d92:	2300      	movs	r3, #0
10011d94:	0a00      	lsrs	r0, r0, #8
10011d96:	7013      	strb	r3, [r2, #0]
10011d98:	8050      	strh	r0, [r2, #2]
10011d9a:	4b02      	ldr	r3, [pc, #8]	; (10011da4 <gapc_con_channel_map_ind_handler+0x14>)
10011d9c:	1d10      	adds	r0, r2, #4
10011d9e:	2205      	movs	r2, #5
10011da0:	4798      	blx	r3
10011da2:	bd08      	pop	{r3, pc}
10011da4:	1001497b 	.word	0x1001497b

10011da8 <gapc_lecb_connected>:
10011da8:	7843      	ldrb	r3, [r0, #1]
10011daa:	7802      	ldrb	r2, [r0, #0]
10011dac:	021b      	lsls	r3, r3, #8
10011dae:	4313      	orrs	r3, r2
10011db0:	800b      	strh	r3, [r1, #0]
10011db2:	78c3      	ldrb	r3, [r0, #3]
10011db4:	7882      	ldrb	r2, [r0, #2]
10011db6:	021b      	lsls	r3, r3, #8
10011db8:	4313      	orrs	r3, r2
10011dba:	804b      	strh	r3, [r1, #2]
10011dbc:	7943      	ldrb	r3, [r0, #5]
10011dbe:	7902      	ldrb	r2, [r0, #4]
10011dc0:	021b      	lsls	r3, r3, #8
10011dc2:	4313      	orrs	r3, r2
10011dc4:	808b      	strh	r3, [r1, #4]
10011dc6:	79c3      	ldrb	r3, [r0, #7]
10011dc8:	7982      	ldrb	r2, [r0, #6]
10011dca:	021b      	lsls	r3, r3, #8
10011dcc:	4313      	orrs	r3, r2
10011dce:	80cb      	strh	r3, [r1, #6]
10011dd0:	2300      	movs	r3, #0
10011dd2:	720b      	strb	r3, [r1, #8]
10011dd4:	4770      	bx	lr

10011dd6 <gapc_lecb_disconnected>:
10011dd6:	7843      	ldrb	r3, [r0, #1]
10011dd8:	7802      	ldrb	r2, [r0, #0]
10011dda:	021b      	lsls	r3, r3, #8
10011ddc:	4313      	orrs	r3, r2
10011dde:	800b      	strh	r3, [r1, #0]
10011de0:	78c3      	ldrb	r3, [r0, #3]
10011de2:	7882      	ldrb	r2, [r0, #2]
10011de4:	021b      	lsls	r3, r3, #8
10011de6:	4313      	orrs	r3, r2
10011de8:	804b      	strh	r3, [r1, #2]
10011dea:	4770      	bx	lr

10011dec <gapc_lecb_connect_req_ind>:
10011dec:	7843      	ldrb	r3, [r0, #1]
10011dee:	7802      	ldrb	r2, [r0, #0]
10011df0:	021b      	lsls	r3, r3, #8
10011df2:	4313      	orrs	r3, r2
10011df4:	800b      	strh	r3, [r1, #0]
10011df6:	78c3      	ldrb	r3, [r0, #3]
10011df8:	7882      	ldrb	r2, [r0, #2]
10011dfa:	021b      	lsls	r3, r3, #8
10011dfc:	4313      	orrs	r3, r2
10011dfe:	804b      	strh	r3, [r1, #2]
10011e00:	7943      	ldrb	r3, [r0, #5]
10011e02:	7902      	ldrb	r2, [r0, #4]
10011e04:	021b      	lsls	r3, r3, #8
10011e06:	4313      	orrs	r3, r2
10011e08:	808b      	strh	r3, [r1, #4]
10011e0a:	79c3      	ldrb	r3, [r0, #7]
10011e0c:	7982      	ldrb	r2, [r0, #6]
10011e0e:	021b      	lsls	r3, r3, #8
10011e10:	4313      	orrs	r3, r2
10011e12:	80cb      	strh	r3, [r1, #6]
10011e14:	4770      	bx	lr

10011e16 <gapc_lecb_add_credit_resp_handler>:
10011e16:	7843      	ldrb	r3, [r0, #1]
10011e18:	7802      	ldrb	r2, [r0, #0]
10011e1a:	021b      	lsls	r3, r3, #8
10011e1c:	4313      	orrs	r3, r2
10011e1e:	800b      	strh	r3, [r1, #0]
10011e20:	78c3      	ldrb	r3, [r0, #3]
10011e22:	7882      	ldrb	r2, [r0, #2]
10011e24:	021b      	lsls	r3, r3, #8
10011e26:	4313      	orrs	r3, r2
10011e28:	804b      	strh	r3, [r1, #2]
10011e2a:	7943      	ldrb	r3, [r0, #5]
10011e2c:	7902      	ldrb	r2, [r0, #4]
10011e2e:	021b      	lsls	r3, r3, #8
10011e30:	4313      	orrs	r3, r2
10011e32:	808b      	strh	r3, [r1, #4]
10011e34:	4770      	bx	lr
	...

10011e38 <gapm_reset_req_handler>:
10011e38:	b573      	push	{r0, r1, r4, r5, r6, lr}
10011e3a:	466b      	mov	r3, sp
10011e3c:	4915      	ldr	r1, [pc, #84]	; (10011e94 <gapm_reset_req_handler+0x5c>)
10011e3e:	4816      	ldr	r0, [pc, #88]	; (10011e98 <gapm_reset_req_handler+0x60>)
10011e40:	880c      	ldrh	r4, [r1, #0]
10011e42:	8809      	ldrh	r1, [r1, #0]
10011e44:	1ddd      	adds	r5, r3, #7
10011e46:	0a09      	lsrs	r1, r1, #8
10011e48:	2300      	movs	r3, #0
10011e4a:	2202      	movs	r2, #2
10011e4c:	7141      	strb	r1, [r0, #5]
10011e4e:	26d0      	movs	r6, #208	; 0xd0
10011e50:	2101      	movs	r1, #1
10011e52:	7104      	strb	r4, [r0, #4]
10011e54:	4c11      	ldr	r4, [pc, #68]	; (10011e9c <gapm_reset_req_handler+0x64>)
10011e56:	702b      	strb	r3, [r5, #0]
10011e58:	7002      	strb	r2, [r0, #0]
10011e5a:	70c3      	strb	r3, [r0, #3]
10011e5c:	320b      	adds	r2, #11
10011e5e:	7201      	strb	r1, [r0, #8]
10011e60:	7181      	strb	r1, [r0, #6]
10011e62:	71c3      	strb	r3, [r0, #7]
10011e64:	3108      	adds	r1, #8
10011e66:	4b0e      	ldr	r3, [pc, #56]	; (10011ea0 <gapm_reset_req_handler+0x68>)
10011e68:	0136      	lsls	r6, r6, #4
10011e6a:	7042      	strb	r2, [r0, #1]
10011e6c:	7082      	strb	r2, [r0, #2]
10011e6e:	80a2      	strh	r2, [r4, #4]
10011e70:	8026      	strh	r6, [r4, #0]
10011e72:	4798      	blx	r3
10011e74:	1c28      	adds	r0, r5, #0
10011e76:	4b0b      	ldr	r3, [pc, #44]	; (10011ea4 <gapm_reset_req_handler+0x6c>)
10011e78:	4798      	blx	r3
10011e7a:	782b      	ldrb	r3, [r5, #0]
10011e7c:	20e2      	movs	r0, #226	; 0xe2
10011e7e:	2b00      	cmp	r3, #0
10011e80:	d106      	bne.n	10011e90 <gapm_reset_req_handler+0x58>
10011e82:	68a3      	ldr	r3, [r4, #8]
10011e84:	20e2      	movs	r0, #226	; 0xe2
10011e86:	781a      	ldrb	r2, [r3, #0]
10011e88:	785b      	ldrb	r3, [r3, #1]
10011e8a:	2a01      	cmp	r2, #1
10011e8c:	d100      	bne.n	10011e90 <gapm_reset_req_handler+0x58>
10011e8e:	1c18      	adds	r0, r3, #0
10011e90:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
10011e92:	46c0      	nop			; (mov r8, r8)
10011e94:	1001a6b4 	.word	0x1001a6b4
10011e98:	1001aa24 	.word	0x1001aa24
10011e9c:	1001a6a8 	.word	0x1001a6a8
10011ea0:	10011261 	.word	0x10011261
10011ea4:	100112c5 	.word	0x100112c5

10011ea8 <gapm_set_dev_config_cmd_handler>:
10011ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
10011eaa:	b089      	sub	sp, #36	; 0x24
10011eac:	9303      	str	r3, [sp, #12]
10011eae:	ab0e      	add	r3, sp, #56	; 0x38
10011eb0:	781b      	ldrb	r3, [r3, #0]
10011eb2:	4c37      	ldr	r4, [pc, #220]	; (10011f90 <gapm_set_dev_config_cmd_handler+0xe8>)
10011eb4:	9304      	str	r3, [sp, #16]
10011eb6:	ab0f      	add	r3, sp, #60	; 0x3c
10011eb8:	781b      	ldrb	r3, [r3, #0]
10011eba:	270d      	movs	r7, #13
10011ebc:	9305      	str	r3, [sp, #20]
10011ebe:	ab10      	add	r3, sp, #64	; 0x40
10011ec0:	881b      	ldrh	r3, [r3, #0]
10011ec2:	72a1      	strb	r1, [r4, #10]
10011ec4:	9300      	str	r3, [sp, #0]
10011ec6:	ab11      	add	r3, sp, #68	; 0x44
10011ec8:	881b      	ldrh	r3, [r3, #0]
10011eca:	0a09      	lsrs	r1, r1, #8
10011ecc:	9301      	str	r3, [sp, #4]
10011ece:	ab12      	add	r3, sp, #72	; 0x48
10011ed0:	881b      	ldrh	r3, [r3, #0]
10011ed2:	7260      	strb	r0, [r4, #9]
10011ed4:	9302      	str	r3, [sp, #8]
10011ed6:	ab06      	add	r3, sp, #24
10011ed8:	1dde      	adds	r6, r3, #7
10011eda:	2300      	movs	r3, #0
10011edc:	7033      	strb	r3, [r6, #0]
10011ede:	2304      	movs	r3, #4
10011ee0:	7023      	strb	r3, [r4, #0]
10011ee2:	2300      	movs	r3, #0
10011ee4:	70e3      	strb	r3, [r4, #3]
10011ee6:	4b2b      	ldr	r3, [pc, #172]	; (10011f94 <gapm_set_dev_config_cmd_handler+0xec>)
10011ee8:	72e1      	strb	r1, [r4, #11]
10011eea:	881d      	ldrh	r5, [r3, #0]
10011eec:	881b      	ldrh	r3, [r3, #0]
10011eee:	1c11      	adds	r1, r2, #0
10011ef0:	0a1b      	lsrs	r3, r3, #8
10011ef2:	7163      	strb	r3, [r4, #5]
10011ef4:	2303      	movs	r3, #3
10011ef6:	7125      	strb	r5, [r4, #4]
10011ef8:	2206      	movs	r2, #6
10011efa:	4d27      	ldr	r5, [pc, #156]	; (10011f98 <gapm_set_dev_config_cmd_handler+0xf0>)
10011efc:	4827      	ldr	r0, [pc, #156]	; (10011f9c <gapm_set_dev_config_cmd_handler+0xf4>)
10011efe:	7223      	strb	r3, [r4, #8]
10011f00:	7067      	strb	r7, [r4, #1]
10011f02:	70a7      	strb	r7, [r4, #2]
10011f04:	47a8      	blx	r5
10011f06:	9903      	ldr	r1, [sp, #12]
10011f08:	2210      	movs	r2, #16
10011f0a:	4825      	ldr	r0, [pc, #148]	; (10011fa0 <gapm_set_dev_config_cmd_handler+0xf8>)
10011f0c:	47a8      	blx	r5
10011f0e:	466a      	mov	r2, sp
10011f10:	7c12      	ldrb	r2, [r2, #16]
10011f12:	1ce3      	adds	r3, r4, #3
10011f14:	77da      	strb	r2, [r3, #31]
10011f16:	466a      	mov	r2, sp
10011f18:	7d12      	ldrb	r2, [r2, #20]
10011f1a:	1d23      	adds	r3, r4, #4
10011f1c:	77da      	strb	r2, [r3, #31]
10011f1e:	466a      	mov	r2, sp
10011f20:	7812      	ldrb	r2, [r2, #0]
10011f22:	1d63      	adds	r3, r4, #5
10011f24:	77da      	strb	r2, [r3, #31]
10011f26:	9b00      	ldr	r3, [sp, #0]
10011f28:	1da2      	adds	r2, r4, #6
10011f2a:	0a1b      	lsrs	r3, r3, #8
10011f2c:	77d3      	strb	r3, [r2, #31]
10011f2e:	466a      	mov	r2, sp
10011f30:	7912      	ldrb	r2, [r2, #4]
10011f32:	1de3      	adds	r3, r4, #7
10011f34:	77da      	strb	r2, [r3, #31]
10011f36:	1c22      	adds	r2, r4, #0
10011f38:	9b01      	ldr	r3, [sp, #4]
10011f3a:	3208      	adds	r2, #8
10011f3c:	0a1b      	lsrs	r3, r3, #8
10011f3e:	77d3      	strb	r3, [r2, #31]
10011f40:	466a      	mov	r2, sp
10011f42:	1c23      	adds	r3, r4, #0
10011f44:	7a12      	ldrb	r2, [r2, #8]
10011f46:	3328      	adds	r3, #40	; 0x28
10011f48:	701a      	strb	r2, [r3, #0]
10011f4a:	1c22      	adds	r2, r4, #0
10011f4c:	9b02      	ldr	r3, [sp, #8]
10011f4e:	3229      	adds	r2, #41	; 0x29
10011f50:	0a1b      	lsrs	r3, r3, #8
10011f52:	7013      	strb	r3, [r2, #0]
10011f54:	23d0      	movs	r3, #208	; 0xd0
10011f56:	4d13      	ldr	r5, [pc, #76]	; (10011fa4 <gapm_set_dev_config_cmd_handler+0xfc>)
10011f58:	011b      	lsls	r3, r3, #4
10011f5a:	802b      	strh	r3, [r5, #0]
10011f5c:	2322      	movs	r3, #34	; 0x22
10011f5e:	71a3      	strb	r3, [r4, #6]
10011f60:	2300      	movs	r3, #0
10011f62:	212a      	movs	r1, #42	; 0x2a
10011f64:	71e3      	strb	r3, [r4, #7]
10011f66:	1c20      	adds	r0, r4, #0
10011f68:	4b0f      	ldr	r3, [pc, #60]	; (10011fa8 <gapm_set_dev_config_cmd_handler+0x100>)
10011f6a:	80af      	strh	r7, [r5, #4]
10011f6c:	4798      	blx	r3
10011f6e:	1c30      	adds	r0, r6, #0
10011f70:	4b0e      	ldr	r3, [pc, #56]	; (10011fac <gapm_set_dev_config_cmd_handler+0x104>)
10011f72:	4798      	blx	r3
10011f74:	7833      	ldrb	r3, [r6, #0]
10011f76:	20e2      	movs	r0, #226	; 0xe2
10011f78:	2b00      	cmp	r3, #0
10011f7a:	d106      	bne.n	10011f8a <gapm_set_dev_config_cmd_handler+0xe2>
10011f7c:	68ab      	ldr	r3, [r5, #8]
10011f7e:	20e2      	movs	r0, #226	; 0xe2
10011f80:	781a      	ldrb	r2, [r3, #0]
10011f82:	785b      	ldrb	r3, [r3, #1]
10011f84:	2a03      	cmp	r2, #3
10011f86:	d100      	bne.n	10011f8a <gapm_set_dev_config_cmd_handler+0xe2>
10011f88:	1c18      	adds	r0, r3, #0
10011f8a:	b009      	add	sp, #36	; 0x24
10011f8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
10011f8e:	46c0      	nop			; (mov r8, r8)
10011f90:	1001aa24 	.word	0x1001aa24
10011f94:	1001a6b4 	.word	0x1001a6b4
10011f98:	1001497b 	.word	0x1001497b
10011f9c:	1001aa30 	.word	0x1001aa30
10011fa0:	1001aa36 	.word	0x1001aa36
10011fa4:	1001a6a8 	.word	0x1001a6a8
10011fa8:	10011261 	.word	0x10011261
10011fac:	100112c5 	.word	0x100112c5

10011fb0 <gapm_get_dev_config_cmd_handler>:
10011fb0:	4684      	mov	ip, r0
10011fb2:	4663      	mov	r3, ip
10011fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
10011fb6:	b085      	sub	sp, #20
10011fb8:	9100      	str	r1, [sp, #0]
10011fba:	20cf      	movs	r0, #207	; 0xcf
10011fbc:	2b01      	cmp	r3, #1
10011fbe:	d854      	bhi.n	1001206a <gapm_get_dev_config_cmd_handler+0xba>
10011fc0:	2900      	cmp	r1, #0
10011fc2:	d052      	beq.n	1001206a <gapm_get_dev_config_cmd_handler+0xba>
10011fc4:	2200      	movs	r2, #0
10011fc6:	492a      	ldr	r1, [pc, #168]	; (10012070 <gapm_get_dev_config_cmd_handler+0xc0>)
10011fc8:	ab02      	add	r3, sp, #8
10011fca:	880c      	ldrh	r4, [r1, #0]
10011fcc:	8809      	ldrh	r1, [r1, #0]
10011fce:	1d9f      	adds	r7, r3, #6
10011fd0:	719a      	strb	r2, [r3, #6]
10011fd2:	4b28      	ldr	r3, [pc, #160]	; (10012074 <gapm_get_dev_config_cmd_handler+0xc4>)
10011fd4:	0a09      	lsrs	r1, r1, #8
10011fd6:	250d      	movs	r5, #13
10011fd8:	2606      	movs	r6, #6
10011fda:	7159      	strb	r1, [r3, #5]
10011fdc:	4661      	mov	r1, ip
10011fde:	701e      	strb	r6, [r3, #0]
10011fe0:	705d      	strb	r5, [r3, #1]
10011fe2:	709d      	strb	r5, [r3, #2]
10011fe4:	70da      	strb	r2, [r3, #3]
10011fe6:	711c      	strb	r4, [r3, #4]
10011fe8:	2901      	cmp	r1, #1
10011fea:	d13e      	bne.n	1001206a <gapm_get_dev_config_cmd_handler+0xba>
10011fec:	21d0      	movs	r1, #208	; 0xd0
10011fee:	4c22      	ldr	r4, [pc, #136]	; (10012078 <gapm_get_dev_config_cmd_handler+0xc8>)
10011ff0:	0109      	lsls	r1, r1, #4
10011ff2:	8061      	strh	r1, [r4, #2]
10011ff4:	4921      	ldr	r1, [pc, #132]	; (1001207c <gapm_get_dev_config_cmd_handler+0xcc>)
10011ff6:	71da      	strb	r2, [r3, #7]
10011ff8:	8021      	strh	r1, [r4, #0]
10011ffa:	4661      	mov	r1, ip
10011ffc:	721e      	strb	r6, [r3, #8]
10011ffe:	7199      	strb	r1, [r3, #6]
10012000:	1c18      	adds	r0, r3, #0
10012002:	2109      	movs	r1, #9
10012004:	4b1e      	ldr	r3, [pc, #120]	; (10012080 <gapm_get_dev_config_cmd_handler+0xd0>)
10012006:	80a5      	strh	r5, [r4, #4]
10012008:	4798      	blx	r3
1001200a:	1c38      	adds	r0, r7, #0
1001200c:	4b1d      	ldr	r3, [pc, #116]	; (10012084 <gapm_get_dev_config_cmd_handler+0xd4>)
1001200e:	4798      	blx	r3
10012010:	783b      	ldrb	r3, [r7, #0]
10012012:	20e2      	movs	r0, #226	; 0xe2
10012014:	9301      	str	r3, [sp, #4]
10012016:	2b00      	cmp	r3, #0
10012018:	d127      	bne.n	1001206a <gapm_get_dev_config_cmd_handler+0xba>
1001201a:	8821      	ldrh	r1, [r4, #0]
1001201c:	4a1a      	ldr	r2, [pc, #104]	; (10012088 <gapm_get_dev_config_cmd_handler+0xd8>)
1001201e:	68a7      	ldr	r7, [r4, #8]
10012020:	3b01      	subs	r3, #1
10012022:	4291      	cmp	r1, r2
10012024:	d001      	beq.n	1001202a <gapm_get_dev_config_cmd_handler+0x7a>
10012026:	8023      	strh	r3, [r4, #0]
10012028:	e01a      	b.n	10012060 <gapm_get_dev_config_cmd_handler+0xb0>
1001202a:	8063      	strh	r3, [r4, #2]
1001202c:	9b00      	ldr	r3, [sp, #0]
1001202e:	1c39      	adds	r1, r7, #0
10012030:	1c58      	adds	r0, r3, #1
10012032:	1c32      	adds	r2, r6, #0
10012034:	4b15      	ldr	r3, [pc, #84]	; (1001208c <gapm_get_dev_config_cmd_handler+0xdc>)
10012036:	4798      	blx	r3
10012038:	79bb      	ldrb	r3, [r7, #6]
1001203a:	9a00      	ldr	r2, [sp, #0]
1001203c:	7013      	strb	r3, [r2, #0]
1001203e:	23d0      	movs	r3, #208	; 0xd0
10012040:	011b      	lsls	r3, r3, #4
10012042:	8023      	strh	r3, [r4, #0]
10012044:	ab02      	add	r3, sp, #8
10012046:	80a5      	strh	r5, [r4, #4]
10012048:	1ddd      	adds	r5, r3, #7
1001204a:	466b      	mov	r3, sp
1001204c:	791b      	ldrb	r3, [r3, #4]
1001204e:	1c28      	adds	r0, r5, #0
10012050:	702b      	strb	r3, [r5, #0]
10012052:	4b0c      	ldr	r3, [pc, #48]	; (10012084 <gapm_get_dev_config_cmd_handler+0xd4>)
10012054:	4798      	blx	r3
10012056:	782b      	ldrb	r3, [r5, #0]
10012058:	20d0      	movs	r0, #208	; 0xd0
1001205a:	2b00      	cmp	r3, #0
1001205c:	d105      	bne.n	1001206a <gapm_get_dev_config_cmd_handler+0xba>
1001205e:	68a7      	ldr	r7, [r4, #8]
10012060:	783b      	ldrb	r3, [r7, #0]
10012062:	7878      	ldrb	r0, [r7, #1]
10012064:	2b06      	cmp	r3, #6
10012066:	d000      	beq.n	1001206a <gapm_get_dev_config_cmd_handler+0xba>
10012068:	20e2      	movs	r0, #226	; 0xe2
1001206a:	b005      	add	sp, #20
1001206c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001206e:	46c0      	nop			; (mov r8, r8)
10012070:	1001a6b4 	.word	0x1001a6b4
10012074:	1001aa24 	.word	0x1001aa24
10012078:	1001a6a8 	.word	0x1001a6a8
1001207c:	00000d08 	.word	0x00000d08
10012080:	10011261 	.word	0x10011261
10012084:	100112c5 	.word	0x100112c5
10012088:	0000ffff 	.word	0x0000ffff
1001208c:	1001497b 	.word	0x1001497b

10012090 <gapm_cancel_cmd_handler>:
10012090:	b537      	push	{r0, r1, r2, r4, r5, lr}
10012092:	4916      	ldr	r1, [pc, #88]	; (100120ec <gapm_cancel_cmd_handler+0x5c>)
10012094:	4816      	ldr	r0, [pc, #88]	; (100120f0 <gapm_cancel_cmd_handler+0x60>)
10012096:	880c      	ldrh	r4, [r1, #0]
10012098:	8809      	ldrh	r1, [r1, #0]
1001209a:	466b      	mov	r3, sp
1001209c:	0a09      	lsrs	r1, r1, #8
1001209e:	7141      	strb	r1, [r0, #5]
100120a0:	2102      	movs	r1, #2
100120a2:	2203      	movs	r2, #3
100120a4:	7201      	strb	r1, [r0, #8]
100120a6:	21d0      	movs	r1, #208	; 0xd0
100120a8:	1ddd      	adds	r5, r3, #7
100120aa:	2300      	movs	r3, #0
100120ac:	7104      	strb	r4, [r0, #4]
100120ae:	4c11      	ldr	r4, [pc, #68]	; (100120f4 <gapm_cancel_cmd_handler+0x64>)
100120b0:	7002      	strb	r2, [r0, #0]
100120b2:	0109      	lsls	r1, r1, #4
100120b4:	320a      	adds	r2, #10
100120b6:	702b      	strb	r3, [r5, #0]
100120b8:	7042      	strb	r2, [r0, #1]
100120ba:	7082      	strb	r2, [r0, #2]
100120bc:	70c3      	strb	r3, [r0, #3]
100120be:	8021      	strh	r1, [r4, #0]
100120c0:	80a2      	strh	r2, [r4, #4]
100120c2:	71c3      	strb	r3, [r0, #7]
100120c4:	3a0c      	subs	r2, #12
100120c6:	2109      	movs	r1, #9
100120c8:	4b0b      	ldr	r3, [pc, #44]	; (100120f8 <gapm_cancel_cmd_handler+0x68>)
100120ca:	7182      	strb	r2, [r0, #6]
100120cc:	4798      	blx	r3
100120ce:	1c28      	adds	r0, r5, #0
100120d0:	4b0a      	ldr	r3, [pc, #40]	; (100120fc <gapm_cancel_cmd_handler+0x6c>)
100120d2:	4798      	blx	r3
100120d4:	7828      	ldrb	r0, [r5, #0]
100120d6:	2800      	cmp	r0, #0
100120d8:	d001      	beq.n	100120de <gapm_cancel_cmd_handler+0x4e>
100120da:	20e2      	movs	r0, #226	; 0xe2
100120dc:	e004      	b.n	100120e8 <gapm_cancel_cmd_handler+0x58>
100120de:	68a3      	ldr	r3, [r4, #8]
100120e0:	785b      	ldrb	r3, [r3, #1]
100120e2:	2b44      	cmp	r3, #68	; 0x44
100120e4:	d000      	beq.n	100120e8 <gapm_cancel_cmd_handler+0x58>
100120e6:	1c18      	adds	r0, r3, #0
100120e8:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
100120ea:	46c0      	nop			; (mov r8, r8)
100120ec:	1001a6b4 	.word	0x1001a6b4
100120f0:	1001aa24 	.word	0x1001aa24
100120f4:	1001a6a8 	.word	0x1001a6a8
100120f8:	10011261 	.word	0x10011261
100120fc:	100112c5 	.word	0x100112c5

10012100 <gapm_dev_bdaddr_ind_handler>:
10012100:	b538      	push	{r3, r4, r5, lr}
10012102:	1c05      	adds	r5, r0, #0
10012104:	1c0c      	adds	r4, r1, #0
10012106:	1c48      	adds	r0, r1, #1
10012108:	2206      	movs	r2, #6
1001210a:	1c29      	adds	r1, r5, #0
1001210c:	4b02      	ldr	r3, [pc, #8]	; (10012118 <gapm_dev_bdaddr_ind_handler+0x18>)
1001210e:	4798      	blx	r3
10012110:	79ab      	ldrb	r3, [r5, #6]
10012112:	2000      	movs	r0, #0
10012114:	7023      	strb	r3, [r4, #0]
10012116:	bd38      	pop	{r3, r4, r5, pc}
10012118:	1001497b 	.word	0x1001497b

1001211c <gapm_cmp_evt>:
1001211c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001211e:	7803      	ldrb	r3, [r0, #0]
10012120:	7845      	ldrb	r5, [r0, #1]
10012122:	3b0c      	subs	r3, #12
10012124:	1e18      	subs	r0, r3, #0
10012126:	280b      	cmp	r0, #11
10012128:	d900      	bls.n	1001212c <gapm_cmp_evt+0x10>
1001212a:	e08d      	b.n	10012248 <gapm_cmp_evt+0x12c>
1001212c:	1c0c      	adds	r4, r1, #0
1001212e:	f000 fd5f 	bl	10012bf0 <__gnu_thumb1_case_uqi>
10012132:	1952      	.short	0x1952
10012134:	068b1919 	.word	0x068b1919
10012138:	8b595906 	.word	0x8b595906
1001213c:	0d8b      	.short	0x0d8b
1001213e:	2300      	movs	r3, #0
10012140:	2d45      	cmp	r5, #69	; 0x45
10012142:	d000      	beq.n	10012146 <gapm_cmp_evt+0x2a>
10012144:	1c2b      	adds	r3, r5, #0
10012146:	7023      	strb	r3, [r4, #0]
10012148:	2002      	movs	r0, #2
1001214a:	e07e      	b.n	1001224a <gapm_cmp_evt+0x12e>
1001214c:	203b      	movs	r0, #59	; 0x3b
1001214e:	2d00      	cmp	r5, #0
10012150:	d100      	bne.n	10012154 <gapm_cmp_evt+0x38>
10012152:	e07a      	b.n	1001224a <gapm_cmp_evt+0x12e>
10012154:	700d      	strb	r5, [r1, #0]
10012156:	1c48      	adds	r0, r1, #1
10012158:	2210      	movs	r2, #16
1001215a:	2100      	movs	r1, #0
1001215c:	4b3b      	ldr	r3, [pc, #236]	; (1001224c <gapm_cmp_evt+0x130>)
1001215e:	4798      	blx	r3
10012160:	200f      	movs	r0, #15
10012162:	e072      	b.n	1001224a <gapm_cmp_evt+0x12e>
10012164:	2d00      	cmp	r5, #0
10012166:	d134      	bne.n	100121d2 <gapm_cmp_evt+0xb6>
10012168:	4b39      	ldr	r3, [pc, #228]	; (10012250 <gapm_cmp_evt+0x134>)
1001216a:	4798      	blx	r3
1001216c:	1e43      	subs	r3, r0, #1
1001216e:	b2db      	uxtb	r3, r3
10012170:	1c28      	adds	r0, r5, #0
10012172:	2b06      	cmp	r3, #6
10012174:	d869      	bhi.n	1001224a <gapm_cmp_evt+0x12e>
10012176:	466b      	mov	r3, sp
10012178:	4e36      	ldr	r6, [pc, #216]	; (10012254 <gapm_cmp_evt+0x138>)
1001217a:	1dd9      	adds	r1, r3, #7
1001217c:	8db0      	ldrh	r0, [r6, #44]	; 0x2c
1001217e:	4b36      	ldr	r3, [pc, #216]	; (10012258 <gapm_cmp_evt+0x13c>)
10012180:	4798      	blx	r3
10012182:	2312      	movs	r3, #18
10012184:	4358      	muls	r0, r3
10012186:	4935      	ldr	r1, [pc, #212]	; (1001225c <gapm_cmp_evt+0x140>)
10012188:	1809      	adds	r1, r1, r0
1001218a:	1c0b      	adds	r3, r1, #0
1001218c:	894a      	ldrh	r2, [r1, #10]
1001218e:	3308      	adds	r3, #8
10012190:	8122      	strh	r2, [r4, #8]
10012192:	784f      	ldrb	r7, [r1, #1]
10012194:	72a5      	strb	r5, [r4, #10]
10012196:	7027      	strb	r7, [r4, #0]
10012198:	898a      	ldrh	r2, [r1, #12]
1001219a:	1c60      	adds	r0, r4, #1
1001219c:	81a2      	strh	r2, [r4, #12]
1001219e:	88db      	ldrh	r3, [r3, #6]
100121a0:	3102      	adds	r1, #2
100121a2:	81e3      	strh	r3, [r4, #14]
100121a4:	89cb      	ldrh	r3, [r1, #14]
100121a6:	2206      	movs	r2, #6
100121a8:	8223      	strh	r3, [r4, #16]
100121aa:	4b2d      	ldr	r3, [pc, #180]	; (10012260 <gapm_cmp_evt+0x144>)
100121ac:	4798      	blx	r3
100121ae:	2f00      	cmp	r7, #0
100121b0:	d00a      	beq.n	100121c8 <gapm_cmp_evt+0xac>
100121b2:	79a3      	ldrb	r3, [r4, #6]
100121b4:	223f      	movs	r2, #63	; 0x3f
100121b6:	1c19      	adds	r1, r3, #0
100121b8:	3501      	adds	r5, #1
100121ba:	4391      	bics	r1, r2
100121bc:	29c0      	cmp	r1, #192	; 0xc0
100121be:	d003      	beq.n	100121c8 <gapm_cmp_evt+0xac>
100121c0:	065b      	lsls	r3, r3, #25
100121c2:	0fdb      	lsrs	r3, r3, #31
100121c4:	3502      	adds	r5, #2
100121c6:	1aed      	subs	r5, r5, r3
100121c8:	2301      	movs	r3, #1
100121ca:	425b      	negs	r3, r3
100121cc:	7025      	strb	r5, [r4, #0]
100121ce:	85b3      	strh	r3, [r6, #44]	; 0x2c
100121d0:	e038      	b.n	10012244 <gapm_cmp_evt+0x128>
100121d2:	700d      	strb	r5, [r1, #0]
100121d4:	e004      	b.n	100121e0 <gapm_cmp_evt+0xc4>
100121d6:	2300      	movs	r3, #0
100121d8:	2d45      	cmp	r5, #69	; 0x45
100121da:	d000      	beq.n	100121de <gapm_cmp_evt+0xc2>
100121dc:	1c2b      	adds	r3, r5, #0
100121de:	7023      	strb	r3, [r4, #0]
100121e0:	2003      	movs	r0, #3
100121e2:	e032      	b.n	1001224a <gapm_cmp_evt+0x12e>
100121e4:	4e1b      	ldr	r6, [pc, #108]	; (10012254 <gapm_cmp_evt+0x138>)
100121e6:	2100      	movs	r1, #0
100121e8:	8db0      	ldrh	r0, [r6, #44]	; 0x2c
100121ea:	4b1b      	ldr	r3, [pc, #108]	; (10012258 <gapm_cmp_evt+0x13c>)
100121ec:	4798      	blx	r3
100121ee:	2807      	cmp	r0, #7
100121f0:	d818      	bhi.n	10012224 <gapm_cmp_evt+0x108>
100121f2:	2301      	movs	r3, #1
100121f4:	425b      	negs	r3, r3
100121f6:	85b3      	strh	r3, [r6, #44]	; 0x2c
100121f8:	3313      	adds	r3, #19
100121fa:	4358      	muls	r0, r3
100121fc:	4917      	ldr	r1, [pc, #92]	; (1001225c <gapm_cmp_evt+0x140>)
100121fe:	1809      	adds	r1, r1, r0
10012200:	1c0b      	adds	r3, r1, #0
10012202:	894a      	ldrh	r2, [r1, #10]
10012204:	3308      	adds	r3, #8
10012206:	8122      	strh	r2, [r4, #8]
10012208:	784a      	ldrb	r2, [r1, #1]
1001220a:	72a5      	strb	r5, [r4, #10]
1001220c:	7022      	strb	r2, [r4, #0]
1001220e:	898a      	ldrh	r2, [r1, #12]
10012210:	1c60      	adds	r0, r4, #1
10012212:	81a2      	strh	r2, [r4, #12]
10012214:	88db      	ldrh	r3, [r3, #6]
10012216:	3102      	adds	r1, #2
10012218:	81e3      	strh	r3, [r4, #14]
1001221a:	89cb      	ldrh	r3, [r1, #14]
1001221c:	2206      	movs	r2, #6
1001221e:	8223      	strh	r3, [r4, #16]
10012220:	4b0f      	ldr	r3, [pc, #60]	; (10012260 <gapm_cmp_evt+0x144>)
10012222:	4798      	blx	r3
10012224:	2200      	movs	r2, #0
10012226:	7823      	ldrb	r3, [r4, #0]
10012228:	4293      	cmp	r3, r2
1001222a:	d00a      	beq.n	10012242 <gapm_cmp_evt+0x126>
1001222c:	79a3      	ldrb	r3, [r4, #6]
1001222e:	323f      	adds	r2, #63	; 0x3f
10012230:	1c19      	adds	r1, r3, #0
10012232:	4391      	bics	r1, r2
10012234:	3a3e      	subs	r2, #62	; 0x3e
10012236:	29c0      	cmp	r1, #192	; 0xc0
10012238:	d003      	beq.n	10012242 <gapm_cmp_evt+0x126>
1001223a:	065b      	lsls	r3, r3, #25
1001223c:	0fdb      	lsrs	r3, r3, #31
1001223e:	3202      	adds	r2, #2
10012240:	1ad2      	subs	r2, r2, r3
10012242:	7022      	strb	r2, [r4, #0]
10012244:	2005      	movs	r0, #5
10012246:	e000      	b.n	1001224a <gapm_cmp_evt+0x12e>
10012248:	2000      	movs	r0, #0
1001224a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
1001224c:	1001498d 	.word	0x1001498d
10012250:	1001146d 	.word	0x1001146d
10012254:	1001a746 	.word	0x1001a746
10012258:	10011431 	.word	0x10011431
1001225c:	1001a6b6 	.word	0x1001a6b6
10012260:	1001497b 	.word	0x1001497b

10012264 <gapm_start_adv_cmd_handler>:
10012264:	b5f0      	push	{r4, r5, r6, r7, lr}
10012266:	b089      	sub	sp, #36	; 0x24
10012268:	9303      	str	r3, [sp, #12]
1001226a:	ab0e      	add	r3, sp, #56	; 0x38
1001226c:	9102      	str	r1, [sp, #8]
1001226e:	cb02      	ldmia	r3!, {r1}
10012270:	aa08      	add	r2, sp, #32
10012272:	881b      	ldrh	r3, [r3, #0]
10012274:	4e3c      	ldr	r6, [pc, #240]	; (10012368 <gapm_start_adv_cmd_handler+0x104>)
10012276:	9300      	str	r3, [sp, #0]
10012278:	ab10      	add	r3, sp, #64	; 0x40
1001227a:	881b      	ldrh	r3, [r3, #0]
1001227c:	240d      	movs	r4, #13
1001227e:	469c      	mov	ip, r3
10012280:	ab11      	add	r3, sp, #68	; 0x44
10012282:	781b      	ldrb	r3, [r3, #0]
10012284:	9304      	str	r3, [sp, #16]
10012286:	ab12      	add	r3, sp, #72	; 0x48
10012288:	781b      	ldrb	r3, [r3, #0]
1001228a:	9305      	str	r3, [sp, #20]
1001228c:	ab13      	add	r3, sp, #76	; 0x4c
1001228e:	781b      	ldrb	r3, [r3, #0]
10012290:	9306      	str	r3, [sp, #24]
10012292:	ab14      	add	r3, sp, #80	; 0x50
10012294:	781b      	ldrb	r3, [r3, #0]
10012296:	9301      	str	r3, [sp, #4]
10012298:	2319      	movs	r3, #25
1001229a:	189b      	adds	r3, r3, r2
1001229c:	7fdd      	ldrb	r5, [r3, #31]
1001229e:	ab18      	add	r3, sp, #96	; 0x60
100122a0:	881f      	ldrh	r7, [r3, #0]
100122a2:	ab19      	add	r3, sp, #100	; 0x64
100122a4:	781b      	ldrb	r3, [r3, #0]
100122a6:	8832      	ldrh	r2, [r6, #0]
100122a8:	9307      	str	r3, [sp, #28]
100122aa:	4b30      	ldr	r3, [pc, #192]	; (1001236c <gapm_start_adv_cmd_handler+0x108>)
100122ac:	8836      	ldrh	r6, [r6, #0]
100122ae:	711a      	strb	r2, [r3, #4]
100122b0:	466a      	mov	r2, sp
100122b2:	7a12      	ldrb	r2, [r2, #8]
100122b4:	701c      	strb	r4, [r3, #0]
100122b6:	705c      	strb	r4, [r3, #1]
100122b8:	709c      	strb	r4, [r3, #2]
100122ba:	725a      	strb	r2, [r3, #9]
100122bc:	2400      	movs	r4, #0
100122be:	466a      	mov	r2, sp
100122c0:	0a36      	lsrs	r6, r6, #8
100122c2:	70dc      	strb	r4, [r3, #3]
100122c4:	7218      	strb	r0, [r3, #8]
100122c6:	729c      	strb	r4, [r3, #10]
100122c8:	715e      	strb	r6, [r3, #5]
100122ca:	72dc      	strb	r4, [r3, #11]
100122cc:	7812      	ldrb	r2, [r2, #0]
100122ce:	380e      	subs	r0, #14
100122d0:	731a      	strb	r2, [r3, #12]
100122d2:	9a00      	ldr	r2, [sp, #0]
100122d4:	0a14      	lsrs	r4, r2, #8
100122d6:	4662      	mov	r2, ip
100122d8:	739a      	strb	r2, [r3, #14]
100122da:	4662      	mov	r2, ip
100122dc:	735c      	strb	r4, [r3, #13]
100122de:	0a14      	lsrs	r4, r2, #8
100122e0:	466a      	mov	r2, sp
100122e2:	7c12      	ldrb	r2, [r2, #16]
100122e4:	73dc      	strb	r4, [r3, #15]
100122e6:	741a      	strb	r2, [r3, #16]
100122e8:	1c1c      	adds	r4, r3, #0
100122ea:	2801      	cmp	r0, #1
100122ec:	d809      	bhi.n	10012302 <gapm_start_adv_cmd_handler+0x9e>
100122ee:	2900      	cmp	r1, #0
100122f0:	d003      	beq.n	100122fa <gapm_start_adv_cmd_handler+0x96>
100122f2:	481f      	ldr	r0, [pc, #124]	; (10012370 <gapm_start_adv_cmd_handler+0x10c>)
100122f4:	2206      	movs	r2, #6
100122f6:	4b1f      	ldr	r3, [pc, #124]	; (10012374 <gapm_start_adv_cmd_handler+0x110>)
100122f8:	4798      	blx	r3
100122fa:	466b      	mov	r3, sp
100122fc:	7b1b      	ldrb	r3, [r3, #12]
100122fe:	75e3      	strb	r3, [r4, #23]
10012300:	e014      	b.n	1001232c <gapm_start_adv_cmd_handler+0xc8>
10012302:	466b      	mov	r3, sp
10012304:	7d1b      	ldrb	r3, [r3, #20]
10012306:	9915      	ldr	r1, [sp, #84]	; 0x54
10012308:	7463      	strb	r3, [r4, #17]
1001230a:	466b      	mov	r3, sp
1001230c:	7e1b      	ldrb	r3, [r3, #24]
1001230e:	9a01      	ldr	r2, [sp, #4]
10012310:	74a3      	strb	r3, [r4, #18]
10012312:	466b      	mov	r3, sp
10012314:	791b      	ldrb	r3, [r3, #4]
10012316:	4818      	ldr	r0, [pc, #96]	; (10012378 <gapm_start_adv_cmd_handler+0x114>)
10012318:	4e16      	ldr	r6, [pc, #88]	; (10012374 <gapm_start_adv_cmd_handler+0x110>)
1001231a:	74e3      	strb	r3, [r4, #19]
1001231c:	47b0      	blx	r6
1001231e:	1c23      	adds	r3, r4, #0
10012320:	4816      	ldr	r0, [pc, #88]	; (1001237c <gapm_start_adv_cmd_handler+0x118>)
10012322:	3330      	adds	r3, #48	; 0x30
10012324:	9917      	ldr	r1, [sp, #92]	; 0x5c
10012326:	1c2a      	adds	r2, r5, #0
10012328:	701d      	strb	r5, [r3, #0]
1001232a:	47b0      	blx	r6
1001232c:	1c22      	adds	r2, r4, #0
1001232e:	23a5      	movs	r3, #165	; 0xa5
10012330:	3250      	adds	r2, #80	; 0x50
10012332:	7013      	strb	r3, [r2, #0]
10012334:	1c22      	adds	r2, r4, #0
10012336:	3251      	adds	r2, #81	; 0x51
10012338:	7013      	strb	r3, [r2, #0]
1001233a:	1c23      	adds	r3, r4, #0
1001233c:	1c22      	adds	r2, r4, #0
1001233e:	3352      	adds	r3, #82	; 0x52
10012340:	701f      	strb	r7, [r3, #0]
10012342:	3253      	adds	r2, #83	; 0x53
10012344:	0a3b      	lsrs	r3, r7, #8
10012346:	7013      	strb	r3, [r2, #0]
10012348:	466a      	mov	r2, sp
1001234a:	1c23      	adds	r3, r4, #0
1001234c:	7f12      	ldrb	r2, [r2, #28]
1001234e:	3354      	adds	r3, #84	; 0x54
10012350:	701a      	strb	r2, [r3, #0]
10012352:	234d      	movs	r3, #77	; 0x4d
10012354:	2500      	movs	r5, #0
10012356:	71a3      	strb	r3, [r4, #6]
10012358:	1c20      	adds	r0, r4, #0
1001235a:	2155      	movs	r1, #85	; 0x55
1001235c:	4b08      	ldr	r3, [pc, #32]	; (10012380 <gapm_start_adv_cmd_handler+0x11c>)
1001235e:	71e5      	strb	r5, [r4, #7]
10012360:	4798      	blx	r3
10012362:	1c28      	adds	r0, r5, #0
10012364:	b009      	add	sp, #36	; 0x24
10012366:	bdf0      	pop	{r4, r5, r6, r7, pc}
10012368:	1001a6b4 	.word	0x1001a6b4
1001236c:	1001aa24 	.word	0x1001aa24
10012370:	1001aa35 	.word	0x1001aa35
10012374:	1001497b 	.word	0x1001497b
10012378:	1001aa38 	.word	0x1001aa38
1001237c:	1001aa55 	.word	0x1001aa55
10012380:	10011261 	.word	0x10011261

10012384 <get_gap_local_addr_type>:
10012384:	4b04      	ldr	r3, [pc, #16]	; (10012398 <get_gap_local_addr_type+0x14>)
10012386:	2001      	movs	r0, #1
10012388:	791b      	ldrb	r3, [r3, #4]
1001238a:	2b02      	cmp	r3, #2
1001238c:	d003      	beq.n	10012396 <get_gap_local_addr_type+0x12>
1001238e:	3b03      	subs	r3, #3
10012390:	4258      	negs	r0, r3
10012392:	4158      	adcs	r0, r3
10012394:	0040      	lsls	r0, r0, #1
10012396:	4770      	bx	lr
10012398:	1001a746 	.word	0x1001a746

1001239c <gapm_adv_report_evt_handler>:
1001239c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1001239e:	7843      	ldrb	r3, [r0, #1]
100123a0:	1c05      	adds	r5, r0, #0
100123a2:	9301      	str	r3, [sp, #4]
100123a4:	466b      	mov	r3, sp
100123a6:	1c0c      	adds	r4, r1, #0
100123a8:	791b      	ldrb	r3, [r3, #4]
100123aa:	7806      	ldrb	r6, [r0, #0]
100123ac:	2206      	movs	r2, #6
100123ae:	704b      	strb	r3, [r1, #1]
100123b0:	1c88      	adds	r0, r1, #2
100123b2:	4f1b      	ldr	r7, [pc, #108]	; (10012420 <gapm_adv_report_evt_handler+0x84>)
100123b4:	1ca9      	adds	r1, r5, #2
100123b6:	47b8      	blx	r7
100123b8:	1c20      	adds	r0, r4, #0
100123ba:	1c29      	adds	r1, r5, #0
100123bc:	7a2a      	ldrb	r2, [r5, #8]
100123be:	3008      	adds	r0, #8
100123c0:	77c2      	strb	r2, [r0, #31]
100123c2:	3109      	adds	r1, #9
100123c4:	3528      	adds	r5, #40	; 0x28
100123c6:	47b8      	blx	r7
100123c8:	782b      	ldrb	r3, [r5, #0]
100123ca:	b25a      	sxtb	r2, r3
100123cc:	2a00      	cmp	r2, #0
100123ce:	da01      	bge.n	100123d4 <gapm_adv_report_evt_handler+0x38>
100123d0:	3301      	adds	r3, #1
100123d2:	b2db      	uxtb	r3, r3
100123d4:	1c22      	adds	r2, r4, #0
100123d6:	3228      	adds	r2, #40	; 0x28
100123d8:	7013      	strb	r3, [r2, #0]
100123da:	2200      	movs	r2, #0
100123dc:	9b01      	ldr	r3, [sp, #4]
100123de:	4293      	cmp	r3, r2
100123e0:	d00a      	beq.n	100123f8 <gapm_adv_report_evt_handler+0x5c>
100123e2:	79e3      	ldrb	r3, [r4, #7]
100123e4:	323f      	adds	r2, #63	; 0x3f
100123e6:	1c19      	adds	r1, r3, #0
100123e8:	4391      	bics	r1, r2
100123ea:	3a3e      	subs	r2, #62	; 0x3e
100123ec:	29c0      	cmp	r1, #192	; 0xc0
100123ee:	d003      	beq.n	100123f8 <gapm_adv_report_evt_handler+0x5c>
100123f0:	065b      	lsls	r3, r3, #25
100123f2:	0fdb      	lsrs	r3, r3, #31
100123f4:	3202      	adds	r2, #2
100123f6:	1ad2      	subs	r2, r2, r3
100123f8:	7062      	strb	r2, [r4, #1]
100123fa:	2e04      	cmp	r6, #4
100123fc:	d80f      	bhi.n	1001241e <gapm_adv_report_evt_handler+0x82>
100123fe:	1c30      	adds	r0, r6, #0
10012400:	f000 fbf6 	bl	10012bf0 <__gnu_thumb1_case_uqi>
10012404:	09070503 	.word	0x09070503
10012408:	0b          	.byte	0x0b
10012409:	00          	.byte	0x00
1001240a:	2300      	movs	r3, #0
1001240c:	e006      	b.n	1001241c <gapm_adv_report_evt_handler+0x80>
1001240e:	2301      	movs	r3, #1
10012410:	e004      	b.n	1001241c <gapm_adv_report_evt_handler+0x80>
10012412:	2302      	movs	r3, #2
10012414:	e002      	b.n	1001241c <gapm_adv_report_evt_handler+0x80>
10012416:	2303      	movs	r3, #3
10012418:	e000      	b.n	1001241c <gapm_adv_report_evt_handler+0x80>
1001241a:	2305      	movs	r3, #5
1001241c:	7023      	strb	r3, [r4, #0]
1001241e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10012420:	1001497b 	.word	0x1001497b

10012424 <gapm_resolv_addr_cmd_handler>:
10012424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10012426:	2314      	movs	r3, #20
10012428:	4c12      	ldr	r4, [pc, #72]	; (10012474 <gapm_resolv_addr_cmd_handler+0x50>)
1001242a:	1c17      	adds	r7, r2, #0
1001242c:	7023      	strb	r3, [r4, #0]
1001242e:	3b07      	subs	r3, #7
10012430:	7063      	strb	r3, [r4, #1]
10012432:	70a3      	strb	r3, [r4, #2]
10012434:	2300      	movs	r3, #0
10012436:	70e3      	strb	r3, [r4, #3]
10012438:	4b0f      	ldr	r3, [pc, #60]	; (10012478 <gapm_resolv_addr_cmd_handler+0x54>)
1001243a:	1c05      	adds	r5, r0, #0
1001243c:	881a      	ldrh	r2, [r3, #0]
1001243e:	881b      	ldrh	r3, [r3, #0]
10012440:	4e0e      	ldr	r6, [pc, #56]	; (1001247c <gapm_resolv_addr_cmd_handler+0x58>)
10012442:	0a1b      	lsrs	r3, r3, #8
10012444:	7163      	strb	r3, [r4, #5]
10012446:	2317      	movs	r3, #23
10012448:	012d      	lsls	r5, r5, #4
1001244a:	7122      	strb	r2, [r4, #4]
1001244c:	7260      	strb	r0, [r4, #9]
1001244e:	2206      	movs	r2, #6
10012450:	480b      	ldr	r0, [pc, #44]	; (10012480 <gapm_resolv_addr_cmd_handler+0x5c>)
10012452:	7223      	strb	r3, [r4, #8]
10012454:	47b0      	blx	r6
10012456:	1c39      	adds	r1, r7, #0
10012458:	1c2a      	adds	r2, r5, #0
1001245a:	480a      	ldr	r0, [pc, #40]	; (10012484 <gapm_resolv_addr_cmd_handler+0x60>)
1001245c:	47b0      	blx	r6
1001245e:	1c29      	adds	r1, r5, #0
10012460:	3110      	adds	r1, #16
10012462:	1c0b      	adds	r3, r1, #0
10012464:	3b08      	subs	r3, #8
10012466:	71a3      	strb	r3, [r4, #6]
10012468:	121b      	asrs	r3, r3, #8
1001246a:	71e3      	strb	r3, [r4, #7]
1001246c:	1c20      	adds	r0, r4, #0
1001246e:	4b06      	ldr	r3, [pc, #24]	; (10012488 <gapm_resolv_addr_cmd_handler+0x64>)
10012470:	4798      	blx	r3
10012472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10012474:	1001aa24 	.word	0x1001aa24
10012478:	1001a6b4 	.word	0x1001a6b4
1001247c:	1001497b 	.word	0x1001497b
10012480:	1001aa2e 	.word	0x1001aa2e
10012484:	1001aa34 	.word	0x1001aa34
10012488:	10011261 	.word	0x10011261

1001248c <gapm_addr_solved_ind_handler>:
1001248c:	b570      	push	{r4, r5, r6, lr}
1001248e:	1c04      	adds	r4, r0, #0
10012490:	1c08      	adds	r0, r1, #0
10012492:	1c0d      	adds	r5, r1, #0
10012494:	4e05      	ldr	r6, [pc, #20]	; (100124ac <gapm_addr_solved_ind_handler+0x20>)
10012496:	1c21      	adds	r1, r4, #0
10012498:	2206      	movs	r2, #6
1001249a:	3011      	adds	r0, #17
1001249c:	47b0      	blx	r6
1001249e:	1c68      	adds	r0, r5, #1
100124a0:	1da1      	adds	r1, r4, #6
100124a2:	2210      	movs	r2, #16
100124a4:	47b0      	blx	r6
100124a6:	2300      	movs	r3, #0
100124a8:	702b      	strb	r3, [r5, #0]
100124aa:	bd70      	pop	{r4, r5, r6, pc}
100124ac:	1001497b 	.word	0x1001497b

100124b0 <gapm_profile_added_ind_handler>:
100124b0:	b510      	push	{r4, lr}
100124b2:	7843      	ldrb	r3, [r0, #1]
100124b4:	7902      	ldrb	r2, [r0, #4]
100124b6:	7944      	ldrb	r4, [r0, #5]
100124b8:	7800      	ldrb	r0, [r0, #0]
100124ba:	021b      	lsls	r3, r3, #8
100124bc:	4303      	orrs	r3, r0
100124be:	2b1b      	cmp	r3, #27
100124c0:	d104      	bne.n	100124cc <gapm_profile_added_ind_handler+0x1c>
100124c2:	2300      	movs	r3, #0
100124c4:	700b      	strb	r3, [r1, #0]
100124c6:	0223      	lsls	r3, r4, #8
100124c8:	4313      	orrs	r3, r2
100124ca:	804b      	strh	r3, [r1, #2]
100124cc:	203b      	movs	r0, #59	; 0x3b
100124ce:	bd10      	pop	{r4, pc}

100124d0 <gattc_read_req_ind_parser>:
100124d0:	7843      	ldrb	r3, [r0, #1]
100124d2:	7802      	ldrb	r2, [r0, #0]
100124d4:	021b      	lsls	r3, r3, #8
100124d6:	4313      	orrs	r3, r2
100124d8:	804b      	strh	r3, [r1, #2]
100124da:	4770      	bx	lr

100124dc <gattc_write_req_ind_parser>:
100124dc:	b508      	push	{r3, lr}
100124de:	1c13      	adds	r3, r2, #0
100124e0:	0a00      	lsrs	r0, r0, #8
100124e2:	8010      	strh	r0, [r2, #0]
100124e4:	784a      	ldrb	r2, [r1, #1]
100124e6:	7808      	ldrb	r0, [r1, #0]
100124e8:	0212      	lsls	r2, r2, #8
100124ea:	4302      	orrs	r2, r0
100124ec:	805a      	strh	r2, [r3, #2]
100124ee:	78ca      	ldrb	r2, [r1, #3]
100124f0:	7888      	ldrb	r0, [r1, #2]
100124f2:	0212      	lsls	r2, r2, #8
100124f4:	4302      	orrs	r2, r0
100124f6:	809a      	strh	r2, [r3, #4]
100124f8:	794a      	ldrb	r2, [r1, #5]
100124fa:	7908      	ldrb	r0, [r1, #4]
100124fc:	0212      	lsls	r2, r2, #8
100124fe:	4302      	orrs	r2, r0
10012500:	80da      	strh	r2, [r3, #6]
10012502:	3308      	adds	r3, #8
10012504:	1c18      	adds	r0, r3, #0
10012506:	3106      	adds	r1, #6
10012508:	4b01      	ldr	r3, [pc, #4]	; (10012510 <gattc_write_req_ind_parser+0x34>)
1001250a:	4798      	blx	r3
1001250c:	bd08      	pop	{r3, pc}
1001250e:	46c0      	nop			; (mov r8, r8)
10012510:	1001497b 	.word	0x1001497b

10012514 <gattc_att_info_req_parser>:
10012514:	7843      	ldrb	r3, [r0, #1]
10012516:	7802      	ldrb	r2, [r0, #0]
10012518:	021b      	lsls	r3, r3, #8
1001251a:	4313      	orrs	r3, r2
1001251c:	800b      	strh	r3, [r1, #0]
1001251e:	4770      	bx	lr

10012520 <gattc_read_cfm>:
10012520:	b538      	push	{r3, r4, r5, lr}
10012522:	2514      	movs	r5, #20
10012524:	1c1c      	adds	r4, r3, #0
10012526:	4b14      	ldr	r3, [pc, #80]	; (10012578 <gattc_read_cfm+0x58>)
10012528:	70d9      	strb	r1, [r3, #3]
1001252a:	4914      	ldr	r1, [pc, #80]	; (1001257c <gattc_read_cfm+0x5c>)
1001252c:	701d      	strb	r5, [r3, #0]
1001252e:	3d08      	subs	r5, #8
10012530:	705d      	strb	r5, [r3, #1]
10012532:	709d      	strb	r5, [r3, #2]
10012534:	880d      	ldrh	r5, [r1, #0]
10012536:	8809      	ldrh	r1, [r1, #0]
10012538:	7218      	strb	r0, [r3, #8]
1001253a:	0a09      	lsrs	r1, r1, #8
1001253c:	7159      	strb	r1, [r3, #5]
1001253e:	0a00      	lsrs	r0, r0, #8
10012540:	0a21      	lsrs	r1, r4, #8
10012542:	711d      	strb	r5, [r3, #4]
10012544:	7258      	strb	r0, [r3, #9]
10012546:	729c      	strb	r4, [r3, #10]
10012548:	72d9      	strb	r1, [r3, #11]
1001254a:	731a      	strb	r2, [r3, #12]
1001254c:	1c1d      	adds	r5, r3, #0
1001254e:	2c00      	cmp	r4, #0
10012550:	d007      	beq.n	10012562 <gattc_read_cfm+0x42>
10012552:	9904      	ldr	r1, [sp, #16]
10012554:	1c22      	adds	r2, r4, #0
10012556:	480a      	ldr	r0, [pc, #40]	; (10012580 <gattc_read_cfm+0x60>)
10012558:	4b0a      	ldr	r3, [pc, #40]	; (10012584 <gattc_read_cfm+0x64>)
1001255a:	340d      	adds	r4, #13
1001255c:	4798      	blx	r3
1001255e:	b2a1      	uxth	r1, r4
10012560:	e001      	b.n	10012566 <gattc_read_cfm+0x46>
10012562:	210e      	movs	r1, #14
10012564:	735c      	strb	r4, [r3, #13]
10012566:	1c0b      	adds	r3, r1, #0
10012568:	3b08      	subs	r3, #8
1001256a:	71ab      	strb	r3, [r5, #6]
1001256c:	121b      	asrs	r3, r3, #8
1001256e:	71eb      	strb	r3, [r5, #7]
10012570:	1c28      	adds	r0, r5, #0
10012572:	4b05      	ldr	r3, [pc, #20]	; (10012588 <gattc_read_cfm+0x68>)
10012574:	4798      	blx	r3
10012576:	bd38      	pop	{r3, r4, r5, pc}
10012578:	1001aa24 	.word	0x1001aa24
1001257c:	1001a6b4 	.word	0x1001a6b4
10012580:	1001aa31 	.word	0x1001aa31
10012584:	1001497b 	.word	0x1001497b
10012588:	10011261 	.word	0x10011261

1001258c <gattc_write_cfm>:
1001258c:	4b0d      	ldr	r3, [pc, #52]	; (100125c4 <gattc_write_cfm+0x38>)
1001258e:	b510      	push	{r4, lr}
10012590:	729a      	strb	r2, [r3, #10]
10012592:	2203      	movs	r2, #3
10012594:	2416      	movs	r4, #22
10012596:	719a      	strb	r2, [r3, #6]
10012598:	2200      	movs	r2, #0
1001259a:	70d9      	strb	r1, [r3, #3]
1001259c:	490a      	ldr	r1, [pc, #40]	; (100125c8 <gattc_write_cfm+0x3c>)
1001259e:	701c      	strb	r4, [r3, #0]
100125a0:	3c0a      	subs	r4, #10
100125a2:	705c      	strb	r4, [r3, #1]
100125a4:	709c      	strb	r4, [r3, #2]
100125a6:	880c      	ldrh	r4, [r1, #0]
100125a8:	8809      	ldrh	r1, [r1, #0]
100125aa:	7218      	strb	r0, [r3, #8]
100125ac:	0a09      	lsrs	r1, r1, #8
100125ae:	0a00      	lsrs	r0, r0, #8
100125b0:	711c      	strb	r4, [r3, #4]
100125b2:	7159      	strb	r1, [r3, #5]
100125b4:	7258      	strb	r0, [r3, #9]
100125b6:	71da      	strb	r2, [r3, #7]
100125b8:	1c18      	adds	r0, r3, #0
100125ba:	210b      	movs	r1, #11
100125bc:	4b03      	ldr	r3, [pc, #12]	; (100125cc <gattc_write_cfm+0x40>)
100125be:	4798      	blx	r3
100125c0:	bd10      	pop	{r4, pc}
100125c2:	46c0      	nop			; (mov r8, r8)
100125c4:	1001aa24 	.word	0x1001aa24
100125c8:	1001a6b4 	.word	0x1001a6b4
100125cc:	10011261 	.word	0x10011261

100125d0 <gattc_att_info_cfm>:
100125d0:	b538      	push	{r3, r4, r5, lr}
100125d2:	4c0e      	ldr	r4, [pc, #56]	; (1001260c <gattc_att_info_cfm+0x3c>)
100125d4:	2518      	movs	r5, #24
100125d6:	7323      	strb	r3, [r4, #12]
100125d8:	2305      	movs	r3, #5
100125da:	71a3      	strb	r3, [r4, #6]
100125dc:	2300      	movs	r3, #0
100125de:	70e1      	strb	r1, [r4, #3]
100125e0:	490b      	ldr	r1, [pc, #44]	; (10012610 <gattc_att_info_cfm+0x40>)
100125e2:	7025      	strb	r5, [r4, #0]
100125e4:	3d0c      	subs	r5, #12
100125e6:	7065      	strb	r5, [r4, #1]
100125e8:	70a5      	strb	r5, [r4, #2]
100125ea:	880d      	ldrh	r5, [r1, #0]
100125ec:	8809      	ldrh	r1, [r1, #0]
100125ee:	7220      	strb	r0, [r4, #8]
100125f0:	0a09      	lsrs	r1, r1, #8
100125f2:	0a00      	lsrs	r0, r0, #8
100125f4:	7161      	strb	r1, [r4, #5]
100125f6:	7260      	strb	r0, [r4, #9]
100125f8:	72a2      	strb	r2, [r4, #10]
100125fa:	71e3      	strb	r3, [r4, #7]
100125fc:	0a12      	lsrs	r2, r2, #8
100125fe:	1c20      	adds	r0, r4, #0
10012600:	210d      	movs	r1, #13
10012602:	4b04      	ldr	r3, [pc, #16]	; (10012614 <gattc_att_info_cfm+0x44>)
10012604:	7125      	strb	r5, [r4, #4]
10012606:	72e2      	strb	r2, [r4, #11]
10012608:	4798      	blx	r3
1001260a:	bd38      	pop	{r3, r4, r5, pc}
1001260c:	1001aa24 	.word	0x1001aa24
10012610:	1001a6b4 	.word	0x1001a6b4
10012614:	10011261 	.word	0x10011261

10012618 <gattc_send_evt_cmd_handler>:
10012618:	b570      	push	{r4, r5, r6, lr}
1001261a:	2610      	movs	r6, #16
1001261c:	ac04      	add	r4, sp, #16
1001261e:	8825      	ldrh	r5, [r4, #0]
10012620:	4c15      	ldr	r4, [pc, #84]	; (10012678 <gattc_send_evt_cmd_handler+0x60>)
10012622:	70e2      	strb	r2, [r4, #3]
10012624:	4a15      	ldr	r2, [pc, #84]	; (1001267c <gattc_send_evt_cmd_handler+0x64>)
10012626:	7026      	strb	r6, [r4, #0]
10012628:	3e04      	subs	r6, #4
1001262a:	7066      	strb	r6, [r4, #1]
1001262c:	70a6      	strb	r6, [r4, #2]
1001262e:	8816      	ldrh	r6, [r2, #0]
10012630:	8812      	ldrh	r2, [r2, #0]
10012632:	7220      	strb	r0, [r4, #8]
10012634:	0a12      	lsrs	r2, r2, #8
10012636:	7162      	strb	r2, [r4, #5]
10012638:	4a11      	ldr	r2, [pc, #68]	; (10012680 <gattc_send_evt_cmd_handler+0x68>)
1001263a:	7321      	strb	r1, [r4, #12]
1001263c:	8812      	ldrh	r2, [r2, #0]
1001263e:	73a5      	strb	r5, [r4, #14]
10012640:	3201      	adds	r2, #1
10012642:	7262      	strb	r2, [r4, #9]
10012644:	1212      	asrs	r2, r2, #8
10012646:	72a2      	strb	r2, [r4, #10]
10012648:	2200      	movs	r2, #0
1001264a:	72e2      	strb	r2, [r4, #11]
1001264c:	0a0a      	lsrs	r2, r1, #8
1001264e:	7362      	strb	r2, [r4, #13]
10012650:	0a2a      	lsrs	r2, r5, #8
10012652:	73e2      	strb	r2, [r4, #15]
10012654:	1c19      	adds	r1, r3, #0
10012656:	1c2a      	adds	r2, r5, #0
10012658:	4b0a      	ldr	r3, [pc, #40]	; (10012684 <gattc_send_evt_cmd_handler+0x6c>)
1001265a:	3510      	adds	r5, #16
1001265c:	480a      	ldr	r0, [pc, #40]	; (10012688 <gattc_send_evt_cmd_handler+0x70>)
1001265e:	7126      	strb	r6, [r4, #4]
10012660:	4798      	blx	r3
10012662:	b2a9      	uxth	r1, r5
10012664:	1c0b      	adds	r3, r1, #0
10012666:	3b08      	subs	r3, #8
10012668:	71a3      	strb	r3, [r4, #6]
1001266a:	121b      	asrs	r3, r3, #8
1001266c:	71e3      	strb	r3, [r4, #7]
1001266e:	1c20      	adds	r0, r4, #0
10012670:	4b06      	ldr	r3, [pc, #24]	; (1001268c <gattc_send_evt_cmd_handler+0x74>)
10012672:	4798      	blx	r3
10012674:	bd70      	pop	{r4, r5, r6, pc}
10012676:	46c0      	nop			; (mov r8, r8)
10012678:	1001aa24 	.word	0x1001aa24
1001267c:	1001a6b4 	.word	0x1001a6b4
10012680:	10019860 	.word	0x10019860
10012684:	1001497b 	.word	0x1001497b
10012688:	1001aa34 	.word	0x1001aa34
1001268c:	10011261 	.word	0x10011261

10012690 <gattc_event_cfm_handler>:
10012690:	220e      	movs	r2, #14
10012692:	b508      	push	{r3, lr}
10012694:	4b0b      	ldr	r3, [pc, #44]	; (100126c4 <gattc_event_cfm_handler+0x34>)
10012696:	701a      	strb	r2, [r3, #0]
10012698:	3a02      	subs	r2, #2
1001269a:	705a      	strb	r2, [r3, #1]
1001269c:	709a      	strb	r2, [r3, #2]
1001269e:	4a0a      	ldr	r2, [pc, #40]	; (100126c8 <gattc_event_cfm_handler+0x38>)
100126a0:	70d8      	strb	r0, [r3, #3]
100126a2:	8810      	ldrh	r0, [r2, #0]
100126a4:	8812      	ldrh	r2, [r2, #0]
100126a6:	7219      	strb	r1, [r3, #8]
100126a8:	0a12      	lsrs	r2, r2, #8
100126aa:	715a      	strb	r2, [r3, #5]
100126ac:	2202      	movs	r2, #2
100126ae:	719a      	strb	r2, [r3, #6]
100126b0:	2200      	movs	r2, #0
100126b2:	0a09      	lsrs	r1, r1, #8
100126b4:	7118      	strb	r0, [r3, #4]
100126b6:	7259      	strb	r1, [r3, #9]
100126b8:	71da      	strb	r2, [r3, #7]
100126ba:	1c18      	adds	r0, r3, #0
100126bc:	210a      	movs	r1, #10
100126be:	4b03      	ldr	r3, [pc, #12]	; (100126cc <gattc_event_cfm_handler+0x3c>)
100126c0:	4798      	blx	r3
100126c2:	bd08      	pop	{r3, pc}
100126c4:	1001aa24 	.word	0x1001aa24
100126c8:	1001a6b4 	.word	0x1001a6b4
100126cc:	10011261 	.word	0x10011261

100126d0 <gattc_disc_svc_ind_parser>:
100126d0:	b570      	push	{r4, r5, r6, lr}
100126d2:	1c15      	adds	r5, r2, #0
100126d4:	0a00      	lsrs	r0, r0, #8
100126d6:	8010      	strh	r0, [r2, #0]
100126d8:	784b      	ldrb	r3, [r1, #1]
100126da:	780a      	ldrb	r2, [r1, #0]
100126dc:	021b      	lsls	r3, r3, #8
100126de:	4313      	orrs	r3, r2
100126e0:	806b      	strh	r3, [r5, #2]
100126e2:	78cb      	ldrb	r3, [r1, #3]
100126e4:	788a      	ldrb	r2, [r1, #2]
100126e6:	021b      	lsls	r3, r3, #8
100126e8:	4313      	orrs	r3, r2
100126ea:	80ab      	strh	r3, [r5, #4]
100126ec:	790e      	ldrb	r6, [r1, #4]
100126ee:	4b05      	ldr	r3, [pc, #20]	; (10012704 <gattc_disc_svc_ind_parser+0x34>)
100126f0:	1c30      	adds	r0, r6, #0
100126f2:	1c0c      	adds	r4, r1, #0
100126f4:	4798      	blx	r3
100126f6:	1c32      	adds	r2, r6, #0
100126f8:	71a8      	strb	r0, [r5, #6]
100126fa:	1d61      	adds	r1, r4, #5
100126fc:	1de8      	adds	r0, r5, #7
100126fe:	4b02      	ldr	r3, [pc, #8]	; (10012708 <gattc_disc_svc_ind_parser+0x38>)
10012700:	4798      	blx	r3
10012702:	bd70      	pop	{r4, r5, r6, pc}
10012704:	100105a1 	.word	0x100105a1
10012708:	1001497b 	.word	0x1001497b

1001270c <gattc_disc_svc_incl_ind_parser>:
1001270c:	b570      	push	{r4, r5, r6, lr}
1001270e:	1c15      	adds	r5, r2, #0
10012710:	0a00      	lsrs	r0, r0, #8
10012712:	8010      	strh	r0, [r2, #0]
10012714:	784b      	ldrb	r3, [r1, #1]
10012716:	780a      	ldrb	r2, [r1, #0]
10012718:	021b      	lsls	r3, r3, #8
1001271a:	4313      	orrs	r3, r2
1001271c:	806b      	strh	r3, [r5, #2]
1001271e:	78cb      	ldrb	r3, [r1, #3]
10012720:	788a      	ldrb	r2, [r1, #2]
10012722:	021b      	lsls	r3, r3, #8
10012724:	4313      	orrs	r3, r2
10012726:	80ab      	strh	r3, [r5, #4]
10012728:	794b      	ldrb	r3, [r1, #5]
1001272a:	790a      	ldrb	r2, [r1, #4]
1001272c:	021b      	lsls	r3, r3, #8
1001272e:	4313      	orrs	r3, r2
10012730:	80eb      	strh	r3, [r5, #6]
10012732:	798e      	ldrb	r6, [r1, #6]
10012734:	4b05      	ldr	r3, [pc, #20]	; (1001274c <gattc_disc_svc_incl_ind_parser+0x40>)
10012736:	1c30      	adds	r0, r6, #0
10012738:	1c0c      	adds	r4, r1, #0
1001273a:	4798      	blx	r3
1001273c:	7228      	strb	r0, [r5, #8]
1001273e:	1c28      	adds	r0, r5, #0
10012740:	1c32      	adds	r2, r6, #0
10012742:	1de1      	adds	r1, r4, #7
10012744:	4b02      	ldr	r3, [pc, #8]	; (10012750 <gattc_disc_svc_incl_ind_parser+0x44>)
10012746:	3009      	adds	r0, #9
10012748:	4798      	blx	r3
1001274a:	bd70      	pop	{r4, r5, r6, pc}
1001274c:	100105a1 	.word	0x100105a1
10012750:	1001497b 	.word	0x1001497b

10012754 <gattc_disc_char_ind_parser>:
10012754:	b570      	push	{r4, r5, r6, lr}
10012756:	1c15      	adds	r5, r2, #0
10012758:	0a00      	lsrs	r0, r0, #8
1001275a:	8010      	strh	r0, [r2, #0]
1001275c:	784b      	ldrb	r3, [r1, #1]
1001275e:	780a      	ldrb	r2, [r1, #0]
10012760:	021b      	lsls	r3, r3, #8
10012762:	4313      	orrs	r3, r2
10012764:	806b      	strh	r3, [r5, #2]
10012766:	78cb      	ldrb	r3, [r1, #3]
10012768:	788a      	ldrb	r2, [r1, #2]
1001276a:	021b      	lsls	r3, r3, #8
1001276c:	4313      	orrs	r3, r2
1001276e:	80ab      	strh	r3, [r5, #4]
10012770:	790b      	ldrb	r3, [r1, #4]
10012772:	1c0c      	adds	r4, r1, #0
10012774:	71ab      	strb	r3, [r5, #6]
10012776:	794e      	ldrb	r6, [r1, #5]
10012778:	4b05      	ldr	r3, [pc, #20]	; (10012790 <gattc_disc_char_ind_parser+0x3c>)
1001277a:	1c30      	adds	r0, r6, #0
1001277c:	4798      	blx	r3
1001277e:	71e8      	strb	r0, [r5, #7]
10012780:	1c28      	adds	r0, r5, #0
10012782:	1c32      	adds	r2, r6, #0
10012784:	1da1      	adds	r1, r4, #6
10012786:	4b03      	ldr	r3, [pc, #12]	; (10012794 <gattc_disc_char_ind_parser+0x40>)
10012788:	3008      	adds	r0, #8
1001278a:	4798      	blx	r3
1001278c:	bd70      	pop	{r4, r5, r6, pc}
1001278e:	46c0      	nop			; (mov r8, r8)
10012790:	100105a1 	.word	0x100105a1
10012794:	1001497b 	.word	0x1001497b

10012798 <gattc_disc_char_desc_ind_parser>:
10012798:	b570      	push	{r4, r5, r6, lr}
1001279a:	1c15      	adds	r5, r2, #0
1001279c:	0a00      	lsrs	r0, r0, #8
1001279e:	8010      	strh	r0, [r2, #0]
100127a0:	784b      	ldrb	r3, [r1, #1]
100127a2:	780a      	ldrb	r2, [r1, #0]
100127a4:	021b      	lsls	r3, r3, #8
100127a6:	4313      	orrs	r3, r2
100127a8:	806b      	strh	r3, [r5, #2]
100127aa:	788e      	ldrb	r6, [r1, #2]
100127ac:	4b05      	ldr	r3, [pc, #20]	; (100127c4 <gattc_disc_char_desc_ind_parser+0x2c>)
100127ae:	1c30      	adds	r0, r6, #0
100127b0:	1c0c      	adds	r4, r1, #0
100127b2:	4798      	blx	r3
100127b4:	1c32      	adds	r2, r6, #0
100127b6:	7128      	strb	r0, [r5, #4]
100127b8:	1ce1      	adds	r1, r4, #3
100127ba:	1d68      	adds	r0, r5, #5
100127bc:	4b02      	ldr	r3, [pc, #8]	; (100127c8 <gattc_disc_char_desc_ind_parser+0x30>)
100127be:	4798      	blx	r3
100127c0:	bd70      	pop	{r4, r5, r6, pc}
100127c2:	46c0      	nop			; (mov r8, r8)
100127c4:	100105a1 	.word	0x100105a1
100127c8:	1001497b 	.word	0x1001497b

100127cc <gattc_event_ind_and_notification_parser>:
100127cc:	b510      	push	{r4, lr}
100127ce:	780c      	ldrb	r4, [r1, #0]
100127d0:	1c13      	adds	r3, r2, #0
100127d2:	2c12      	cmp	r4, #18
100127d4:	d10e      	bne.n	100127f4 <gattc_event_ind_and_notification_parser+0x28>
100127d6:	0a00      	lsrs	r0, r0, #8
100127d8:	8010      	strh	r0, [r2, #0]
100127da:	788a      	ldrb	r2, [r1, #2]
100127dc:	709a      	strb	r2, [r3, #2]
100127de:	7948      	ldrb	r0, [r1, #5]
100127e0:	790c      	ldrb	r4, [r1, #4]
100127e2:	0200      	lsls	r0, r0, #8
100127e4:	4320      	orrs	r0, r4
100127e6:	8098      	strh	r0, [r3, #4]
100127e8:	3106      	adds	r1, #6
100127ea:	1d98      	adds	r0, r3, #6
100127ec:	4b0b      	ldr	r3, [pc, #44]	; (1001281c <gattc_event_ind_and_notification_parser+0x50>)
100127ee:	4798      	blx	r3
100127f0:	221b      	movs	r2, #27
100127f2:	e010      	b.n	10012816 <gattc_event_ind_and_notification_parser+0x4a>
100127f4:	2200      	movs	r2, #0
100127f6:	2c13      	cmp	r4, #19
100127f8:	d10d      	bne.n	10012816 <gattc_event_ind_and_notification_parser+0x4a>
100127fa:	0a00      	lsrs	r0, r0, #8
100127fc:	8018      	strh	r0, [r3, #0]
100127fe:	788a      	ldrb	r2, [r1, #2]
10012800:	709a      	strb	r2, [r3, #2]
10012802:	7908      	ldrb	r0, [r1, #4]
10012804:	78cc      	ldrb	r4, [r1, #3]
10012806:	0200      	lsls	r0, r0, #8
10012808:	4320      	orrs	r0, r4
1001280a:	8098      	strh	r0, [r3, #4]
1001280c:	3106      	adds	r1, #6
1001280e:	1d98      	adds	r0, r3, #6
10012810:	4b02      	ldr	r3, [pc, #8]	; (1001281c <gattc_event_ind_and_notification_parser+0x50>)
10012812:	4798      	blx	r3
10012814:	221c      	movs	r2, #28
10012816:	1c10      	adds	r0, r2, #0
10012818:	bd10      	pop	{r4, pc}
1001281a:	46c0      	nop			; (mov r8, r8)
1001281c:	1001497b 	.word	0x1001497b

10012820 <gattc_complete_evt_handler>:
10012820:	b500      	push	{lr}
10012822:	0a00      	lsrs	r0, r0, #8
10012824:	8010      	strh	r0, [r2, #0]
10012826:	7808      	ldrb	r0, [r1, #0]
10012828:	7090      	strb	r0, [r2, #2]
1001282a:	784b      	ldrb	r3, [r1, #1]
1001282c:	3801      	subs	r0, #1
1001282e:	70d3      	strb	r3, [r2, #3]
10012830:	2813      	cmp	r0, #19
10012832:	d82c      	bhi.n	1001288e <gattc_complete_evt_handler+0x6e>
10012834:	f000 f9dc 	bl	10012bf0 <__gnu_thumb1_case_uqi>
10012838:	0a0a0a0c 	.word	0x0a0a0a0c
1001283c:	210a0a0a 	.word	0x210a0a0a
10012840:	111f2121 	.word	0x111f2121
10012844:	2b111111 	.word	0x2b111111
10012848:	2919132b 	.word	0x2919132b
1001284c:	2017      	movs	r0, #23
1001284e:	e01f      	b.n	10012890 <gattc_complete_evt_handler+0x70>
10012850:	2024      	movs	r0, #36	; 0x24
10012852:	2b00      	cmp	r3, #0
10012854:	d11c      	bne.n	10012890 <gattc_complete_evt_handler+0x70>
10012856:	3017      	adds	r0, #23
10012858:	e01a      	b.n	10012890 <gattc_complete_evt_handler+0x70>
1001285a:	2025      	movs	r0, #37	; 0x25
1001285c:	e018      	b.n	10012890 <gattc_complete_evt_handler+0x70>
1001285e:	4a0d      	ldr	r2, [pc, #52]	; (10012894 <gattc_complete_evt_handler+0x74>)
10012860:	201d      	movs	r0, #29
10012862:	6813      	ldr	r3, [r2, #0]
10012864:	3b01      	subs	r3, #1
10012866:	6013      	str	r3, [r2, #0]
10012868:	e012      	b.n	10012890 <gattc_complete_evt_handler+0x70>
1001286a:	4a0a      	ldr	r2, [pc, #40]	; (10012894 <gattc_complete_evt_handler+0x74>)
1001286c:	201e      	movs	r0, #30
1001286e:	6813      	ldr	r3, [r2, #0]
10012870:	3b01      	subs	r3, #1
10012872:	6013      	str	r3, [r2, #0]
10012874:	e00c      	b.n	10012890 <gattc_complete_evt_handler+0x70>
10012876:	2019      	movs	r0, #25
10012878:	e00a      	b.n	10012890 <gattc_complete_evt_handler+0x70>
1001287a:	203b      	movs	r0, #59	; 0x3b
1001287c:	2b00      	cmp	r3, #0
1001287e:	d007      	beq.n	10012890 <gattc_complete_evt_handler+0x70>
10012880:	2182      	movs	r1, #130	; 0x82
10012882:	0089      	lsls	r1, r1, #2
10012884:	5453      	strb	r3, [r2, r1]
10012886:	3823      	subs	r0, #35	; 0x23
10012888:	e002      	b.n	10012890 <gattc_complete_evt_handler+0x70>
1001288a:	2021      	movs	r0, #33	; 0x21
1001288c:	e000      	b.n	10012890 <gattc_complete_evt_handler+0x70>
1001288e:	2000      	movs	r0, #0
10012890:	bd00      	pop	{pc}
10012892:	46c0      	nop			; (mov r8, r8)
10012894:	10019864 	.word	0x10019864

10012898 <gattc_event_mtu_changed_ind_parser>:
10012898:	0a00      	lsrs	r0, r0, #8
1001289a:	8010      	strh	r0, [r2, #0]
1001289c:	784b      	ldrb	r3, [r1, #1]
1001289e:	7809      	ldrb	r1, [r1, #0]
100128a0:	021b      	lsls	r3, r3, #8
100128a2:	430b      	orrs	r3, r1
100128a4:	8053      	strh	r3, [r2, #2]
100128a6:	4770      	bx	lr

100128a8 <gattc_read_ind_parser>:
100128a8:	0a00      	lsrs	r0, r0, #8
100128aa:	b508      	push	{r3, lr}
100128ac:	8010      	strh	r0, [r2, #0]
100128ae:	1c13      	adds	r3, r2, #0
100128b0:	2282      	movs	r2, #130	; 0x82
100128b2:	2000      	movs	r0, #0
100128b4:	0092      	lsls	r2, r2, #2
100128b6:	5498      	strb	r0, [r3, r2]
100128b8:	784a      	ldrb	r2, [r1, #1]
100128ba:	7808      	ldrb	r0, [r1, #0]
100128bc:	0212      	lsls	r2, r2, #8
100128be:	4302      	orrs	r2, r0
100128c0:	805a      	strh	r2, [r3, #2]
100128c2:	78ca      	ldrb	r2, [r1, #3]
100128c4:	7888      	ldrb	r0, [r1, #2]
100128c6:	0212      	lsls	r2, r2, #8
100128c8:	4302      	orrs	r2, r0
100128ca:	80da      	strh	r2, [r3, #6]
100128cc:	794a      	ldrb	r2, [r1, #5]
100128ce:	7908      	ldrb	r0, [r1, #4]
100128d0:	0212      	lsls	r2, r2, #8
100128d2:	4302      	orrs	r2, r0
100128d4:	809a      	strh	r2, [r3, #4]
100128d6:	3308      	adds	r3, #8
100128d8:	1c18      	adds	r0, r3, #0
100128da:	3106      	adds	r1, #6
100128dc:	4b01      	ldr	r3, [pc, #4]	; (100128e4 <gattc_read_ind_parser+0x3c>)
100128de:	4798      	blx	r3
100128e0:	bd08      	pop	{r3, pc}
100128e2:	46c0      	nop			; (mov r8, r8)
100128e4:	1001497b 	.word	0x1001497b

100128e8 <gattc_svc_changed_cfg_ind_parser>:
100128e8:	0a00      	lsrs	r0, r0, #8
100128ea:	8010      	strh	r0, [r2, #0]
100128ec:	784b      	ldrb	r3, [r1, #1]
100128ee:	7809      	ldrb	r1, [r1, #0]
100128f0:	021b      	lsls	r3, r3, #8
100128f2:	430b      	orrs	r3, r1
100128f4:	8053      	strh	r3, [r2, #2]
100128f6:	4770      	bx	lr

100128f8 <init_gattc_task_module>:
100128f8:	2300      	movs	r3, #0
100128fa:	4a02      	ldr	r2, [pc, #8]	; (10012904 <init_gattc_task_module+0xc>)
100128fc:	8013      	strh	r3, [r2, #0]
100128fe:	4a02      	ldr	r2, [pc, #8]	; (10012908 <init_gattc_task_module+0x10>)
10012900:	8013      	strh	r3, [r2, #0]
10012902:	4770      	bx	lr
10012904:	1001985e 	.word	0x1001985e
10012908:	10019860 	.word	0x10019860

1001290c <gattm_add_svc_req_handler>:
1001290c:	2200      	movs	r2, #0
1001290e:	210b      	movs	r1, #11
10012910:	b5f0      	push	{r4, r5, r6, r7, lr}
10012912:	1c04      	adds	r4, r0, #0
10012914:	7943      	ldrb	r3, [r0, #5]
10012916:	b085      	sub	sp, #20
10012918:	9301      	str	r3, [sp, #4]
1001291a:	ab02      	add	r3, sp, #8
1001291c:	71da      	strb	r2, [r3, #7]
1001291e:	4b37      	ldr	r3, [pc, #220]	; (100129fc <gattm_add_svc_req_handler+0xf0>)
10012920:	7059      	strb	r1, [r3, #1]
10012922:	7099      	strb	r1, [r3, #2]
10012924:	4936      	ldr	r1, [pc, #216]	; (10012a00 <gattm_add_svc_req_handler+0xf4>)
10012926:	701a      	strb	r2, [r3, #0]
10012928:	8808      	ldrh	r0, [r1, #0]
1001292a:	8809      	ldrh	r1, [r1, #0]
1001292c:	70da      	strb	r2, [r3, #3]
1001292e:	0a09      	lsrs	r1, r1, #8
10012930:	7118      	strb	r0, [r3, #4]
10012932:	7159      	strb	r1, [r3, #5]
10012934:	8821      	ldrh	r1, [r4, #0]
10012936:	7219      	strb	r1, [r3, #8]
10012938:	8821      	ldrh	r1, [r4, #0]
1001293a:	0a09      	lsrs	r1, r1, #8
1001293c:	7259      	strb	r1, [r3, #9]
1001293e:	8861      	ldrh	r1, [r4, #2]
10012940:	7299      	strb	r1, [r3, #10]
10012942:	8861      	ldrh	r1, [r4, #2]
10012944:	0a09      	lsrs	r1, r1, #8
10012946:	72d9      	strb	r1, [r3, #11]
10012948:	7921      	ldrb	r1, [r4, #4]
1001294a:	7319      	strb	r1, [r3, #12]
1001294c:	4669      	mov	r1, sp
1001294e:	7909      	ldrb	r1, [r1, #4]
10012950:	7359      	strb	r1, [r3, #13]
10012952:	18a1      	adds	r1, r4, r2
10012954:	7988      	ldrb	r0, [r1, #6]
10012956:	1899      	adds	r1, r3, r2
10012958:	3201      	adds	r2, #1
1001295a:	7388      	strb	r0, [r1, #14]
1001295c:	2a10      	cmp	r2, #16
1001295e:	d1f8      	bne.n	10012952 <gattm_add_svc_req_handler+0x46>
10012960:	1c27      	adds	r7, r4, #0
10012962:	2300      	movs	r3, #0
10012964:	251e      	movs	r5, #30
10012966:	3716      	adds	r7, #22
10012968:	9300      	str	r3, [sp, #0]
1001296a:	9b00      	ldr	r3, [sp, #0]
1001296c:	9a01      	ldr	r2, [sp, #4]
1001296e:	4e23      	ldr	r6, [pc, #140]	; (100129fc <gattm_add_svc_req_handler+0xf0>)
10012970:	4293      	cmp	r3, r2
10012972:	da21      	bge.n	100129b8 <gattm_add_svc_req_handler+0xac>
10012974:	1c39      	adds	r1, r7, #0
10012976:	1970      	adds	r0, r6, r5
10012978:	2210      	movs	r2, #16
1001297a:	4b22      	ldr	r3, [pc, #136]	; (10012a04 <gattm_add_svc_req_handler+0xf8>)
1001297c:	4798      	blx	r3
1001297e:	1c2b      	adds	r3, r5, #0
10012980:	8a3a      	ldrh	r2, [r7, #16]
10012982:	3310      	adds	r3, #16
10012984:	b29b      	uxth	r3, r3
10012986:	54f2      	strb	r2, [r6, r3]
10012988:	1c2b      	adds	r3, r5, #0
1001298a:	8a3a      	ldrh	r2, [r7, #16]
1001298c:	3311      	adds	r3, #17
1001298e:	b29b      	uxth	r3, r3
10012990:	0a12      	lsrs	r2, r2, #8
10012992:	54f2      	strb	r2, [r6, r3]
10012994:	1c2a      	adds	r2, r5, #0
10012996:	1c2b      	adds	r3, r5, #0
10012998:	8a79      	ldrh	r1, [r7, #18]
1001299a:	3212      	adds	r2, #18
1001299c:	b292      	uxth	r2, r2
1001299e:	54b1      	strb	r1, [r6, r2]
100129a0:	8a7a      	ldrh	r2, [r7, #18]
100129a2:	3313      	adds	r3, #19
100129a4:	b29b      	uxth	r3, r3
100129a6:	0a12      	lsrs	r2, r2, #8
100129a8:	54f2      	strb	r2, [r6, r3]
100129aa:	9b00      	ldr	r3, [sp, #0]
100129ac:	3514      	adds	r5, #20
100129ae:	3301      	adds	r3, #1
100129b0:	b2ad      	uxth	r5, r5
100129b2:	9300      	str	r3, [sp, #0]
100129b4:	3714      	adds	r7, #20
100129b6:	e7d8      	b.n	1001296a <gattm_add_svc_req_handler+0x5e>
100129b8:	2114      	movs	r1, #20
100129ba:	4d13      	ldr	r5, [pc, #76]	; (10012a08 <gattm_add_svc_req_handler+0xfc>)
100129bc:	4b13      	ldr	r3, [pc, #76]	; (10012a0c <gattm_add_svc_req_handler+0x100>)
100129be:	4351      	muls	r1, r2
100129c0:	802b      	strh	r3, [r5, #0]
100129c2:	230b      	movs	r3, #11
100129c4:	311e      	adds	r1, #30
100129c6:	80ab      	strh	r3, [r5, #4]
100129c8:	1c0b      	adds	r3, r1, #0
100129ca:	3b08      	subs	r3, #8
100129cc:	71b3      	strb	r3, [r6, #6]
100129ce:	121b      	asrs	r3, r3, #8
100129d0:	71f3      	strb	r3, [r6, #7]
100129d2:	1c30      	adds	r0, r6, #0
100129d4:	4b0e      	ldr	r3, [pc, #56]	; (10012a10 <gattm_add_svc_req_handler+0x104>)
100129d6:	4798      	blx	r3
100129d8:	ab02      	add	r3, sp, #8
100129da:	1dde      	adds	r6, r3, #7
100129dc:	1c30      	adds	r0, r6, #0
100129de:	4b0d      	ldr	r3, [pc, #52]	; (10012a14 <gattm_add_svc_req_handler+0x108>)
100129e0:	4798      	blx	r3
100129e2:	7833      	ldrb	r3, [r6, #0]
100129e4:	20e2      	movs	r0, #226	; 0xe2
100129e6:	2b00      	cmp	r3, #0
100129e8:	d106      	bne.n	100129f8 <gattm_add_svc_req_handler+0xec>
100129ea:	68aa      	ldr	r2, [r5, #8]
100129ec:	7853      	ldrb	r3, [r2, #1]
100129ee:	7811      	ldrb	r1, [r2, #0]
100129f0:	021b      	lsls	r3, r3, #8
100129f2:	430b      	orrs	r3, r1
100129f4:	8023      	strh	r3, [r4, #0]
100129f6:	7890      	ldrb	r0, [r2, #2]
100129f8:	b005      	add	sp, #20
100129fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
100129fc:	1001aa24 	.word	0x1001aa24
10012a00:	1001a6b4 	.word	0x1001a6b4
10012a04:	1001497b 	.word	0x1001497b
10012a08:	1001a6a8 	.word	0x1001a6a8
10012a0c:	00000b01 	.word	0x00000b01
10012a10:	10011261 	.word	0x10011261
10012a14:	100112c5 	.word	0x100112c5

10012a18 <gattm_add_attribute_req_handler>:
10012a18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10012a1a:	1c1f      	adds	r7, r3, #0
10012a1c:	4b16      	ldr	r3, [pc, #88]	; (10012a78 <gattm_add_attribute_req_handler+0x60>)
10012a1e:	9100      	str	r1, [sp, #0]
10012a20:	9201      	str	r2, [sp, #4]
10012a22:	1c05      	adds	r5, r0, #0
10012a24:	7946      	ldrb	r6, [r0, #5]
10012a26:	6818      	ldr	r0, [r3, #0]
10012a28:	2114      	movs	r1, #20
10012a2a:	4b14      	ldr	r3, [pc, #80]	; (10012a7c <gattm_add_attribute_req_handler+0x64>)
10012a2c:	382a      	subs	r0, #42	; 0x2a
10012a2e:	4798      	blx	r3
10012a30:	2311      	movs	r3, #17
10012a32:	4286      	cmp	r6, r0
10012a34:	d21e      	bcs.n	10012a74 <gattm_add_attribute_req_handler+0x5c>
10012a36:	2414      	movs	r4, #20
10012a38:	4366      	muls	r6, r4
10012a3a:	19a8      	adds	r0, r5, r6
10012a3c:	2100      	movs	r1, #0
10012a3e:	2210      	movs	r2, #16
10012a40:	4b0f      	ldr	r3, [pc, #60]	; (10012a80 <gattm_add_attribute_req_handler+0x68>)
10012a42:	3016      	adds	r0, #22
10012a44:	4798      	blx	r3
10012a46:	7968      	ldrb	r0, [r5, #5]
10012a48:	1c3a      	adds	r2, r7, #0
10012a4a:	4360      	muls	r0, r4
10012a4c:	1828      	adds	r0, r5, r0
10012a4e:	4b0d      	ldr	r3, [pc, #52]	; (10012a84 <gattm_add_attribute_req_handler+0x6c>)
10012a50:	3016      	adds	r0, #22
10012a52:	9908      	ldr	r1, [sp, #32]
10012a54:	4798      	blx	r3
10012a56:	466a      	mov	r2, sp
10012a58:	796b      	ldrb	r3, [r5, #5]
10012a5a:	8812      	ldrh	r2, [r2, #0]
10012a5c:	435c      	muls	r4, r3
10012a5e:	192c      	adds	r4, r5, r4
10012a60:	8522      	strh	r2, [r4, #40]	; 0x28
10012a62:	466a      	mov	r2, sp
10012a64:	8892      	ldrh	r2, [r2, #4]
10012a66:	84e2      	strh	r2, [r4, #38]	; 0x26
10012a68:	9a09      	ldr	r2, [sp, #36]	; 0x24
10012a6a:	8013      	strh	r3, [r2, #0]
10012a6c:	796b      	ldrb	r3, [r5, #5]
10012a6e:	3301      	adds	r3, #1
10012a70:	716b      	strb	r3, [r5, #5]
10012a72:	2300      	movs	r3, #0
10012a74:	1c18      	adds	r0, r3, #0
10012a76:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10012a78:	100197d4 	.word	0x100197d4
10012a7c:	10012c05 	.word	0x10012c05
10012a80:	1001498d 	.word	0x1001498d
10012a84:	1001497b 	.word	0x1001497b

10012a88 <gattm_att_set_value_req_handler>:
10012a88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10012a8a:	466b      	mov	r3, sp
10012a8c:	1dde      	adds	r6, r3, #7
10012a8e:	2300      	movs	r3, #0
10012a90:	1c0d      	adds	r5, r1, #0
10012a92:	210c      	movs	r1, #12
10012a94:	270b      	movs	r7, #11
10012a96:	4c17      	ldr	r4, [pc, #92]	; (10012af4 <gattm_att_set_value_req_handler+0x6c>)
10012a98:	7033      	strb	r3, [r6, #0]
10012a9a:	70e3      	strb	r3, [r4, #3]
10012a9c:	4b16      	ldr	r3, [pc, #88]	; (10012af8 <gattm_att_set_value_req_handler+0x70>)
10012a9e:	7021      	strb	r1, [r4, #0]
10012aa0:	8819      	ldrh	r1, [r3, #0]
10012aa2:	881b      	ldrh	r3, [r3, #0]
10012aa4:	7220      	strb	r0, [r4, #8]
10012aa6:	0a1b      	lsrs	r3, r3, #8
10012aa8:	7163      	strb	r3, [r4, #5]
10012aaa:	0a00      	lsrs	r0, r0, #8
10012aac:	0a2b      	lsrs	r3, r5, #8
10012aae:	7121      	strb	r1, [r4, #4]
10012ab0:	7260      	strb	r0, [r4, #9]
10012ab2:	1c11      	adds	r1, r2, #0
10012ab4:	72a5      	strb	r5, [r4, #10]
10012ab6:	1c2a      	adds	r2, r5, #0
10012ab8:	72e3      	strb	r3, [r4, #11]
10012aba:	350c      	adds	r5, #12
10012abc:	4b0f      	ldr	r3, [pc, #60]	; (10012afc <gattm_att_set_value_req_handler+0x74>)
10012abe:	4810      	ldr	r0, [pc, #64]	; (10012b00 <gattm_att_set_value_req_handler+0x78>)
10012ac0:	7067      	strb	r7, [r4, #1]
10012ac2:	70a7      	strb	r7, [r4, #2]
10012ac4:	4798      	blx	r3
10012ac6:	b2a9      	uxth	r1, r5
10012ac8:	4b0e      	ldr	r3, [pc, #56]	; (10012b04 <gattm_att_set_value_req_handler+0x7c>)
10012aca:	4d0f      	ldr	r5, [pc, #60]	; (10012b08 <gattm_att_set_value_req_handler+0x80>)
10012acc:	1c20      	adds	r0, r4, #0
10012ace:	802b      	strh	r3, [r5, #0]
10012ad0:	1c0b      	adds	r3, r1, #0
10012ad2:	3b08      	subs	r3, #8
10012ad4:	71a3      	strb	r3, [r4, #6]
10012ad6:	121b      	asrs	r3, r3, #8
10012ad8:	71e3      	strb	r3, [r4, #7]
10012ada:	4b0c      	ldr	r3, [pc, #48]	; (10012b0c <gattm_att_set_value_req_handler+0x84>)
10012adc:	80af      	strh	r7, [r5, #4]
10012ade:	4798      	blx	r3
10012ae0:	1c30      	adds	r0, r6, #0
10012ae2:	4b0b      	ldr	r3, [pc, #44]	; (10012b10 <gattm_att_set_value_req_handler+0x88>)
10012ae4:	4798      	blx	r3
10012ae6:	7833      	ldrb	r3, [r6, #0]
10012ae8:	20e2      	movs	r0, #226	; 0xe2
10012aea:	2b00      	cmp	r3, #0
10012aec:	d101      	bne.n	10012af2 <gattm_att_set_value_req_handler+0x6a>
10012aee:	68ab      	ldr	r3, [r5, #8]
10012af0:	7898      	ldrb	r0, [r3, #2]
10012af2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
10012af4:	1001aa24 	.word	0x1001aa24
10012af8:	1001a6b4 	.word	0x1001a6b4
10012afc:	1001497b 	.word	0x1001497b
10012b00:	1001aa30 	.word	0x1001aa30
10012b04:	00000b0d 	.word	0x00000b0d
10012b08:	1001a6a8 	.word	0x1001a6a8
10012b0c:	10011261 	.word	0x10011261
10012b10:	100112c5 	.word	0x100112c5

10012b14 <gattm_att_get_value_req_handler>:
10012b14:	b5f0      	push	{r4, r5, r6, r7, lr}
10012b16:	b085      	sub	sp, #20
10012b18:	9201      	str	r2, [sp, #4]
10012b1a:	220a      	movs	r2, #10
10012b1c:	1c04      	adds	r4, r0, #0
10012b1e:	481d      	ldr	r0, [pc, #116]	; (10012b94 <gattm_att_get_value_req_handler+0x80>)
10012b20:	ab02      	add	r3, sp, #8
10012b22:	1dde      	adds	r6, r3, #7
10012b24:	7002      	strb	r2, [r0, #0]
10012b26:	2300      	movs	r3, #0
10012b28:	220b      	movs	r2, #11
10012b2a:	4d1b      	ldr	r5, [pc, #108]	; (10012b98 <gattm_att_get_value_req_handler+0x84>)
10012b2c:	1c0f      	adds	r7, r1, #0
10012b2e:	8829      	ldrh	r1, [r5, #0]
10012b30:	882d      	ldrh	r5, [r5, #0]
10012b32:	7101      	strb	r1, [r0, #4]
10012b34:	0a2d      	lsrs	r5, r5, #8
10012b36:	7145      	strb	r5, [r0, #5]
10012b38:	0a25      	lsrs	r5, r4, #8
10012b3a:	7245      	strb	r5, [r0, #9]
10012b3c:	4917      	ldr	r1, [pc, #92]	; (10012b9c <gattm_att_get_value_req_handler+0x88>)
10012b3e:	4d18      	ldr	r5, [pc, #96]	; (10012ba0 <gattm_att_get_value_req_handler+0x8c>)
10012b40:	7033      	strb	r3, [r6, #0]
10012b42:	7042      	strb	r2, [r0, #1]
10012b44:	7082      	strb	r2, [r0, #2]
10012b46:	70c3      	strb	r3, [r0, #3]
10012b48:	8029      	strh	r1, [r5, #0]
10012b4a:	80aa      	strh	r2, [r5, #4]
10012b4c:	71c3      	strb	r3, [r0, #7]
10012b4e:	3a09      	subs	r2, #9
10012b50:	210a      	movs	r1, #10
10012b52:	4b14      	ldr	r3, [pc, #80]	; (10012ba4 <gattm_att_get_value_req_handler+0x90>)
10012b54:	7182      	strb	r2, [r0, #6]
10012b56:	7204      	strb	r4, [r0, #8]
10012b58:	4798      	blx	r3
10012b5a:	1c30      	adds	r0, r6, #0
10012b5c:	4b12      	ldr	r3, [pc, #72]	; (10012ba8 <gattm_att_get_value_req_handler+0x94>)
10012b5e:	4798      	blx	r3
10012b60:	7833      	ldrb	r3, [r6, #0]
10012b62:	20e2      	movs	r0, #226	; 0xe2
10012b64:	2b00      	cmp	r3, #0
10012b66:	d112      	bne.n	10012b8e <gattm_att_get_value_req_handler+0x7a>
10012b68:	68a9      	ldr	r1, [r5, #8]
10012b6a:	9801      	ldr	r0, [sp, #4]
10012b6c:	784d      	ldrb	r5, [r1, #1]
10012b6e:	780b      	ldrb	r3, [r1, #0]
10012b70:	78ca      	ldrb	r2, [r1, #3]
10012b72:	022d      	lsls	r5, r5, #8
10012b74:	431d      	orrs	r5, r3
10012b76:	788b      	ldrb	r3, [r1, #2]
10012b78:	0212      	lsls	r2, r2, #8
10012b7a:	431a      	orrs	r2, r3
10012b7c:	803a      	strh	r2, [r7, #0]
10012b7e:	790e      	ldrb	r6, [r1, #4]
10012b80:	4b0a      	ldr	r3, [pc, #40]	; (10012bac <gattm_att_get_value_req_handler+0x98>)
10012b82:	3105      	adds	r1, #5
10012b84:	4798      	blx	r3
10012b86:	20e2      	movs	r0, #226	; 0xe2
10012b88:	42ac      	cmp	r4, r5
10012b8a:	d100      	bne.n	10012b8e <gattm_att_get_value_req_handler+0x7a>
10012b8c:	1c30      	adds	r0, r6, #0
10012b8e:	b005      	add	sp, #20
10012b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
10012b92:	46c0      	nop			; (mov r8, r8)
10012b94:	1001aa24 	.word	0x1001aa24
10012b98:	1001a6b4 	.word	0x1001a6b4
10012b9c:	00000b0b 	.word	0x00000b0b
10012ba0:	1001a6a8 	.word	0x1001a6a8
10012ba4:	10011261 	.word	0x10011261
10012ba8:	100112c5 	.word	0x100112c5
10012bac:	1001497b 	.word	0x1001497b

10012bb0 <htpt_enable_rsp_handler>:
10012bb0:	780b      	ldrb	r3, [r1, #0]
10012bb2:	7013      	strb	r3, [r2, #0]
10012bb4:	784b      	ldrb	r3, [r1, #1]
10012bb6:	7053      	strb	r3, [r2, #1]
10012bb8:	4770      	bx	lr

10012bba <htpt_temp_send_rsp_handler>:
10012bba:	780b      	ldrb	r3, [r1, #0]
10012bbc:	7013      	strb	r3, [r2, #0]
10012bbe:	4770      	bx	lr

10012bc0 <htpt_meas_intv_upd_rsp_handler>:
10012bc0:	780b      	ldrb	r3, [r1, #0]
10012bc2:	7013      	strb	r3, [r2, #0]
10012bc4:	4770      	bx	lr

10012bc6 <htpt_meas_intv_chg_req_ind_handler>:
10012bc6:	78cb      	ldrb	r3, [r1, #3]
10012bc8:	7889      	ldrb	r1, [r1, #2]
10012bca:	021b      	lsls	r3, r3, #8
10012bcc:	430b      	orrs	r3, r1
10012bce:	8013      	strh	r3, [r2, #0]
10012bd0:	4770      	bx	lr

10012bd2 <htpt_cfg_indntf_ind_handler>:
10012bd2:	780b      	ldrb	r3, [r1, #0]
10012bd4:	7013      	strb	r3, [r2, #0]
10012bd6:	784b      	ldrb	r3, [r1, #1]
10012bd8:	7053      	strb	r3, [r2, #1]
10012bda:	4770      	bx	lr

10012bdc <__gnu_thumb1_case_sqi>:
10012bdc:	b402      	push	{r1}
10012bde:	4671      	mov	r1, lr
10012be0:	0849      	lsrs	r1, r1, #1
10012be2:	0049      	lsls	r1, r1, #1
10012be4:	5609      	ldrsb	r1, [r1, r0]
10012be6:	0049      	lsls	r1, r1, #1
10012be8:	448e      	add	lr, r1
10012bea:	bc02      	pop	{r1}
10012bec:	4770      	bx	lr
10012bee:	46c0      	nop			; (mov r8, r8)

10012bf0 <__gnu_thumb1_case_uqi>:
10012bf0:	b402      	push	{r1}
10012bf2:	4671      	mov	r1, lr
10012bf4:	0849      	lsrs	r1, r1, #1
10012bf6:	0049      	lsls	r1, r1, #1
10012bf8:	5c09      	ldrb	r1, [r1, r0]
10012bfa:	0049      	lsls	r1, r1, #1
10012bfc:	448e      	add	lr, r1
10012bfe:	bc02      	pop	{r1}
10012c00:	4770      	bx	lr
10012c02:	46c0      	nop			; (mov r8, r8)

10012c04 <__aeabi_uidiv>:
10012c04:	2200      	movs	r2, #0
10012c06:	0843      	lsrs	r3, r0, #1
10012c08:	428b      	cmp	r3, r1
10012c0a:	d374      	bcc.n	10012cf6 <__aeabi_uidiv+0xf2>
10012c0c:	0903      	lsrs	r3, r0, #4
10012c0e:	428b      	cmp	r3, r1
10012c10:	d35f      	bcc.n	10012cd2 <__aeabi_uidiv+0xce>
10012c12:	0a03      	lsrs	r3, r0, #8
10012c14:	428b      	cmp	r3, r1
10012c16:	d344      	bcc.n	10012ca2 <__aeabi_uidiv+0x9e>
10012c18:	0b03      	lsrs	r3, r0, #12
10012c1a:	428b      	cmp	r3, r1
10012c1c:	d328      	bcc.n	10012c70 <__aeabi_uidiv+0x6c>
10012c1e:	0c03      	lsrs	r3, r0, #16
10012c20:	428b      	cmp	r3, r1
10012c22:	d30d      	bcc.n	10012c40 <__aeabi_uidiv+0x3c>
10012c24:	22ff      	movs	r2, #255	; 0xff
10012c26:	0209      	lsls	r1, r1, #8
10012c28:	ba12      	rev	r2, r2
10012c2a:	0c03      	lsrs	r3, r0, #16
10012c2c:	428b      	cmp	r3, r1
10012c2e:	d302      	bcc.n	10012c36 <__aeabi_uidiv+0x32>
10012c30:	1212      	asrs	r2, r2, #8
10012c32:	0209      	lsls	r1, r1, #8
10012c34:	d065      	beq.n	10012d02 <__aeabi_uidiv+0xfe>
10012c36:	0b03      	lsrs	r3, r0, #12
10012c38:	428b      	cmp	r3, r1
10012c3a:	d319      	bcc.n	10012c70 <__aeabi_uidiv+0x6c>
10012c3c:	e000      	b.n	10012c40 <__aeabi_uidiv+0x3c>
10012c3e:	0a09      	lsrs	r1, r1, #8
10012c40:	0bc3      	lsrs	r3, r0, #15
10012c42:	428b      	cmp	r3, r1
10012c44:	d301      	bcc.n	10012c4a <__aeabi_uidiv+0x46>
10012c46:	03cb      	lsls	r3, r1, #15
10012c48:	1ac0      	subs	r0, r0, r3
10012c4a:	4152      	adcs	r2, r2
10012c4c:	0b83      	lsrs	r3, r0, #14
10012c4e:	428b      	cmp	r3, r1
10012c50:	d301      	bcc.n	10012c56 <__aeabi_uidiv+0x52>
10012c52:	038b      	lsls	r3, r1, #14
10012c54:	1ac0      	subs	r0, r0, r3
10012c56:	4152      	adcs	r2, r2
10012c58:	0b43      	lsrs	r3, r0, #13
10012c5a:	428b      	cmp	r3, r1
10012c5c:	d301      	bcc.n	10012c62 <__aeabi_uidiv+0x5e>
10012c5e:	034b      	lsls	r3, r1, #13
10012c60:	1ac0      	subs	r0, r0, r3
10012c62:	4152      	adcs	r2, r2
10012c64:	0b03      	lsrs	r3, r0, #12
10012c66:	428b      	cmp	r3, r1
10012c68:	d301      	bcc.n	10012c6e <__aeabi_uidiv+0x6a>
10012c6a:	030b      	lsls	r3, r1, #12
10012c6c:	1ac0      	subs	r0, r0, r3
10012c6e:	4152      	adcs	r2, r2
10012c70:	0ac3      	lsrs	r3, r0, #11
10012c72:	428b      	cmp	r3, r1
10012c74:	d301      	bcc.n	10012c7a <__aeabi_uidiv+0x76>
10012c76:	02cb      	lsls	r3, r1, #11
10012c78:	1ac0      	subs	r0, r0, r3
10012c7a:	4152      	adcs	r2, r2
10012c7c:	0a83      	lsrs	r3, r0, #10
10012c7e:	428b      	cmp	r3, r1
10012c80:	d301      	bcc.n	10012c86 <__aeabi_uidiv+0x82>
10012c82:	028b      	lsls	r3, r1, #10
10012c84:	1ac0      	subs	r0, r0, r3
10012c86:	4152      	adcs	r2, r2
10012c88:	0a43      	lsrs	r3, r0, #9
10012c8a:	428b      	cmp	r3, r1
10012c8c:	d301      	bcc.n	10012c92 <__aeabi_uidiv+0x8e>
10012c8e:	024b      	lsls	r3, r1, #9
10012c90:	1ac0      	subs	r0, r0, r3
10012c92:	4152      	adcs	r2, r2
10012c94:	0a03      	lsrs	r3, r0, #8
10012c96:	428b      	cmp	r3, r1
10012c98:	d301      	bcc.n	10012c9e <__aeabi_uidiv+0x9a>
10012c9a:	020b      	lsls	r3, r1, #8
10012c9c:	1ac0      	subs	r0, r0, r3
10012c9e:	4152      	adcs	r2, r2
10012ca0:	d2cd      	bcs.n	10012c3e <__aeabi_uidiv+0x3a>
10012ca2:	09c3      	lsrs	r3, r0, #7
10012ca4:	428b      	cmp	r3, r1
10012ca6:	d301      	bcc.n	10012cac <__aeabi_uidiv+0xa8>
10012ca8:	01cb      	lsls	r3, r1, #7
10012caa:	1ac0      	subs	r0, r0, r3
10012cac:	4152      	adcs	r2, r2
10012cae:	0983      	lsrs	r3, r0, #6
10012cb0:	428b      	cmp	r3, r1
10012cb2:	d301      	bcc.n	10012cb8 <__aeabi_uidiv+0xb4>
10012cb4:	018b      	lsls	r3, r1, #6
10012cb6:	1ac0      	subs	r0, r0, r3
10012cb8:	4152      	adcs	r2, r2
10012cba:	0943      	lsrs	r3, r0, #5
10012cbc:	428b      	cmp	r3, r1
10012cbe:	d301      	bcc.n	10012cc4 <__aeabi_uidiv+0xc0>
10012cc0:	014b      	lsls	r3, r1, #5
10012cc2:	1ac0      	subs	r0, r0, r3
10012cc4:	4152      	adcs	r2, r2
10012cc6:	0903      	lsrs	r3, r0, #4
10012cc8:	428b      	cmp	r3, r1
10012cca:	d301      	bcc.n	10012cd0 <__aeabi_uidiv+0xcc>
10012ccc:	010b      	lsls	r3, r1, #4
10012cce:	1ac0      	subs	r0, r0, r3
10012cd0:	4152      	adcs	r2, r2
10012cd2:	08c3      	lsrs	r3, r0, #3
10012cd4:	428b      	cmp	r3, r1
10012cd6:	d301      	bcc.n	10012cdc <__aeabi_uidiv+0xd8>
10012cd8:	00cb      	lsls	r3, r1, #3
10012cda:	1ac0      	subs	r0, r0, r3
10012cdc:	4152      	adcs	r2, r2
10012cde:	0883      	lsrs	r3, r0, #2
10012ce0:	428b      	cmp	r3, r1
10012ce2:	d301      	bcc.n	10012ce8 <__aeabi_uidiv+0xe4>
10012ce4:	008b      	lsls	r3, r1, #2
10012ce6:	1ac0      	subs	r0, r0, r3
10012ce8:	4152      	adcs	r2, r2
10012cea:	0843      	lsrs	r3, r0, #1
10012cec:	428b      	cmp	r3, r1
10012cee:	d301      	bcc.n	10012cf4 <__aeabi_uidiv+0xf0>
10012cf0:	004b      	lsls	r3, r1, #1
10012cf2:	1ac0      	subs	r0, r0, r3
10012cf4:	4152      	adcs	r2, r2
10012cf6:	1a41      	subs	r1, r0, r1
10012cf8:	d200      	bcs.n	10012cfc <__aeabi_uidiv+0xf8>
10012cfa:	4601      	mov	r1, r0
10012cfc:	4152      	adcs	r2, r2
10012cfe:	4610      	mov	r0, r2
10012d00:	4770      	bx	lr
10012d02:	e7ff      	b.n	10012d04 <__aeabi_uidiv+0x100>
10012d04:	b501      	push	{r0, lr}
10012d06:	2000      	movs	r0, #0
10012d08:	f000 f8f0 	bl	10012eec <__aeabi_idiv0>
10012d0c:	bd02      	pop	{r1, pc}
10012d0e:	46c0      	nop			; (mov r8, r8)

10012d10 <__aeabi_uidivmod>:
10012d10:	2900      	cmp	r1, #0
10012d12:	d0f7      	beq.n	10012d04 <__aeabi_uidiv+0x100>
10012d14:	e776      	b.n	10012c04 <__aeabi_uidiv>
10012d16:	4770      	bx	lr

10012d18 <__aeabi_idiv>:
10012d18:	4603      	mov	r3, r0
10012d1a:	430b      	orrs	r3, r1
10012d1c:	d47f      	bmi.n	10012e1e <__aeabi_idiv+0x106>
10012d1e:	2200      	movs	r2, #0
10012d20:	0843      	lsrs	r3, r0, #1
10012d22:	428b      	cmp	r3, r1
10012d24:	d374      	bcc.n	10012e10 <__aeabi_idiv+0xf8>
10012d26:	0903      	lsrs	r3, r0, #4
10012d28:	428b      	cmp	r3, r1
10012d2a:	d35f      	bcc.n	10012dec <__aeabi_idiv+0xd4>
10012d2c:	0a03      	lsrs	r3, r0, #8
10012d2e:	428b      	cmp	r3, r1
10012d30:	d344      	bcc.n	10012dbc <__aeabi_idiv+0xa4>
10012d32:	0b03      	lsrs	r3, r0, #12
10012d34:	428b      	cmp	r3, r1
10012d36:	d328      	bcc.n	10012d8a <__aeabi_idiv+0x72>
10012d38:	0c03      	lsrs	r3, r0, #16
10012d3a:	428b      	cmp	r3, r1
10012d3c:	d30d      	bcc.n	10012d5a <__aeabi_idiv+0x42>
10012d3e:	22ff      	movs	r2, #255	; 0xff
10012d40:	0209      	lsls	r1, r1, #8
10012d42:	ba12      	rev	r2, r2
10012d44:	0c03      	lsrs	r3, r0, #16
10012d46:	428b      	cmp	r3, r1
10012d48:	d302      	bcc.n	10012d50 <__aeabi_idiv+0x38>
10012d4a:	1212      	asrs	r2, r2, #8
10012d4c:	0209      	lsls	r1, r1, #8
10012d4e:	d065      	beq.n	10012e1c <__aeabi_idiv+0x104>
10012d50:	0b03      	lsrs	r3, r0, #12
10012d52:	428b      	cmp	r3, r1
10012d54:	d319      	bcc.n	10012d8a <__aeabi_idiv+0x72>
10012d56:	e000      	b.n	10012d5a <__aeabi_idiv+0x42>
10012d58:	0a09      	lsrs	r1, r1, #8
10012d5a:	0bc3      	lsrs	r3, r0, #15
10012d5c:	428b      	cmp	r3, r1
10012d5e:	d301      	bcc.n	10012d64 <__aeabi_idiv+0x4c>
10012d60:	03cb      	lsls	r3, r1, #15
10012d62:	1ac0      	subs	r0, r0, r3
10012d64:	4152      	adcs	r2, r2
10012d66:	0b83      	lsrs	r3, r0, #14
10012d68:	428b      	cmp	r3, r1
10012d6a:	d301      	bcc.n	10012d70 <__aeabi_idiv+0x58>
10012d6c:	038b      	lsls	r3, r1, #14
10012d6e:	1ac0      	subs	r0, r0, r3
10012d70:	4152      	adcs	r2, r2
10012d72:	0b43      	lsrs	r3, r0, #13
10012d74:	428b      	cmp	r3, r1
10012d76:	d301      	bcc.n	10012d7c <__aeabi_idiv+0x64>
10012d78:	034b      	lsls	r3, r1, #13
10012d7a:	1ac0      	subs	r0, r0, r3
10012d7c:	4152      	adcs	r2, r2
10012d7e:	0b03      	lsrs	r3, r0, #12
10012d80:	428b      	cmp	r3, r1
10012d82:	d301      	bcc.n	10012d88 <__aeabi_idiv+0x70>
10012d84:	030b      	lsls	r3, r1, #12
10012d86:	1ac0      	subs	r0, r0, r3
10012d88:	4152      	adcs	r2, r2
10012d8a:	0ac3      	lsrs	r3, r0, #11
10012d8c:	428b      	cmp	r3, r1
10012d8e:	d301      	bcc.n	10012d94 <__aeabi_idiv+0x7c>
10012d90:	02cb      	lsls	r3, r1, #11
10012d92:	1ac0      	subs	r0, r0, r3
10012d94:	4152      	adcs	r2, r2
10012d96:	0a83      	lsrs	r3, r0, #10
10012d98:	428b      	cmp	r3, r1
10012d9a:	d301      	bcc.n	10012da0 <__aeabi_idiv+0x88>
10012d9c:	028b      	lsls	r3, r1, #10
10012d9e:	1ac0      	subs	r0, r0, r3
10012da0:	4152      	adcs	r2, r2
10012da2:	0a43      	lsrs	r3, r0, #9
10012da4:	428b      	cmp	r3, r1
10012da6:	d301      	bcc.n	10012dac <__aeabi_idiv+0x94>
10012da8:	024b      	lsls	r3, r1, #9
10012daa:	1ac0      	subs	r0, r0, r3
10012dac:	4152      	adcs	r2, r2
10012dae:	0a03      	lsrs	r3, r0, #8
10012db0:	428b      	cmp	r3, r1
10012db2:	d301      	bcc.n	10012db8 <__aeabi_idiv+0xa0>
10012db4:	020b      	lsls	r3, r1, #8
10012db6:	1ac0      	subs	r0, r0, r3
10012db8:	4152      	adcs	r2, r2
10012dba:	d2cd      	bcs.n	10012d58 <__aeabi_idiv+0x40>
10012dbc:	09c3      	lsrs	r3, r0, #7
10012dbe:	428b      	cmp	r3, r1
10012dc0:	d301      	bcc.n	10012dc6 <__aeabi_idiv+0xae>
10012dc2:	01cb      	lsls	r3, r1, #7
10012dc4:	1ac0      	subs	r0, r0, r3
10012dc6:	4152      	adcs	r2, r2
10012dc8:	0983      	lsrs	r3, r0, #6
10012dca:	428b      	cmp	r3, r1
10012dcc:	d301      	bcc.n	10012dd2 <__aeabi_idiv+0xba>
10012dce:	018b      	lsls	r3, r1, #6
10012dd0:	1ac0      	subs	r0, r0, r3
10012dd2:	4152      	adcs	r2, r2
10012dd4:	0943      	lsrs	r3, r0, #5
10012dd6:	428b      	cmp	r3, r1
10012dd8:	d301      	bcc.n	10012dde <__aeabi_idiv+0xc6>
10012dda:	014b      	lsls	r3, r1, #5
10012ddc:	1ac0      	subs	r0, r0, r3
10012dde:	4152      	adcs	r2, r2
10012de0:	0903      	lsrs	r3, r0, #4
10012de2:	428b      	cmp	r3, r1
10012de4:	d301      	bcc.n	10012dea <__aeabi_idiv+0xd2>
10012de6:	010b      	lsls	r3, r1, #4
10012de8:	1ac0      	subs	r0, r0, r3
10012dea:	4152      	adcs	r2, r2
10012dec:	08c3      	lsrs	r3, r0, #3
10012dee:	428b      	cmp	r3, r1
10012df0:	d301      	bcc.n	10012df6 <__aeabi_idiv+0xde>
10012df2:	00cb      	lsls	r3, r1, #3
10012df4:	1ac0      	subs	r0, r0, r3
10012df6:	4152      	adcs	r2, r2
10012df8:	0883      	lsrs	r3, r0, #2
10012dfa:	428b      	cmp	r3, r1
10012dfc:	d301      	bcc.n	10012e02 <__aeabi_idiv+0xea>
10012dfe:	008b      	lsls	r3, r1, #2
10012e00:	1ac0      	subs	r0, r0, r3
10012e02:	4152      	adcs	r2, r2
10012e04:	0843      	lsrs	r3, r0, #1
10012e06:	428b      	cmp	r3, r1
10012e08:	d301      	bcc.n	10012e0e <__aeabi_idiv+0xf6>
10012e0a:	004b      	lsls	r3, r1, #1
10012e0c:	1ac0      	subs	r0, r0, r3
10012e0e:	4152      	adcs	r2, r2
10012e10:	1a41      	subs	r1, r0, r1
10012e12:	d200      	bcs.n	10012e16 <__aeabi_idiv+0xfe>
10012e14:	4601      	mov	r1, r0
10012e16:	4152      	adcs	r2, r2
10012e18:	4610      	mov	r0, r2
10012e1a:	4770      	bx	lr
10012e1c:	e05d      	b.n	10012eda <__aeabi_idiv+0x1c2>
10012e1e:	0fca      	lsrs	r2, r1, #31
10012e20:	d000      	beq.n	10012e24 <__aeabi_idiv+0x10c>
10012e22:	4249      	negs	r1, r1
10012e24:	1003      	asrs	r3, r0, #32
10012e26:	d300      	bcc.n	10012e2a <__aeabi_idiv+0x112>
10012e28:	4240      	negs	r0, r0
10012e2a:	4053      	eors	r3, r2
10012e2c:	2200      	movs	r2, #0
10012e2e:	469c      	mov	ip, r3
10012e30:	0903      	lsrs	r3, r0, #4
10012e32:	428b      	cmp	r3, r1
10012e34:	d32d      	bcc.n	10012e92 <__aeabi_idiv+0x17a>
10012e36:	0a03      	lsrs	r3, r0, #8
10012e38:	428b      	cmp	r3, r1
10012e3a:	d312      	bcc.n	10012e62 <__aeabi_idiv+0x14a>
10012e3c:	22fc      	movs	r2, #252	; 0xfc
10012e3e:	0189      	lsls	r1, r1, #6
10012e40:	ba12      	rev	r2, r2
10012e42:	0a03      	lsrs	r3, r0, #8
10012e44:	428b      	cmp	r3, r1
10012e46:	d30c      	bcc.n	10012e62 <__aeabi_idiv+0x14a>
10012e48:	0189      	lsls	r1, r1, #6
10012e4a:	1192      	asrs	r2, r2, #6
10012e4c:	428b      	cmp	r3, r1
10012e4e:	d308      	bcc.n	10012e62 <__aeabi_idiv+0x14a>
10012e50:	0189      	lsls	r1, r1, #6
10012e52:	1192      	asrs	r2, r2, #6
10012e54:	428b      	cmp	r3, r1
10012e56:	d304      	bcc.n	10012e62 <__aeabi_idiv+0x14a>
10012e58:	0189      	lsls	r1, r1, #6
10012e5a:	d03a      	beq.n	10012ed2 <__aeabi_idiv+0x1ba>
10012e5c:	1192      	asrs	r2, r2, #6
10012e5e:	e000      	b.n	10012e62 <__aeabi_idiv+0x14a>
10012e60:	0989      	lsrs	r1, r1, #6
10012e62:	09c3      	lsrs	r3, r0, #7
10012e64:	428b      	cmp	r3, r1
10012e66:	d301      	bcc.n	10012e6c <__aeabi_idiv+0x154>
10012e68:	01cb      	lsls	r3, r1, #7
10012e6a:	1ac0      	subs	r0, r0, r3
10012e6c:	4152      	adcs	r2, r2
10012e6e:	0983      	lsrs	r3, r0, #6
10012e70:	428b      	cmp	r3, r1
10012e72:	d301      	bcc.n	10012e78 <__aeabi_idiv+0x160>
10012e74:	018b      	lsls	r3, r1, #6
10012e76:	1ac0      	subs	r0, r0, r3
10012e78:	4152      	adcs	r2, r2
10012e7a:	0943      	lsrs	r3, r0, #5
10012e7c:	428b      	cmp	r3, r1
10012e7e:	d301      	bcc.n	10012e84 <__aeabi_idiv+0x16c>
10012e80:	014b      	lsls	r3, r1, #5
10012e82:	1ac0      	subs	r0, r0, r3
10012e84:	4152      	adcs	r2, r2
10012e86:	0903      	lsrs	r3, r0, #4
10012e88:	428b      	cmp	r3, r1
10012e8a:	d301      	bcc.n	10012e90 <__aeabi_idiv+0x178>
10012e8c:	010b      	lsls	r3, r1, #4
10012e8e:	1ac0      	subs	r0, r0, r3
10012e90:	4152      	adcs	r2, r2
10012e92:	08c3      	lsrs	r3, r0, #3
10012e94:	428b      	cmp	r3, r1
10012e96:	d301      	bcc.n	10012e9c <__aeabi_idiv+0x184>
10012e98:	00cb      	lsls	r3, r1, #3
10012e9a:	1ac0      	subs	r0, r0, r3
10012e9c:	4152      	adcs	r2, r2
10012e9e:	0883      	lsrs	r3, r0, #2
10012ea0:	428b      	cmp	r3, r1
10012ea2:	d301      	bcc.n	10012ea8 <__aeabi_idiv+0x190>
10012ea4:	008b      	lsls	r3, r1, #2
10012ea6:	1ac0      	subs	r0, r0, r3
10012ea8:	4152      	adcs	r2, r2
10012eaa:	d2d9      	bcs.n	10012e60 <__aeabi_idiv+0x148>
10012eac:	0843      	lsrs	r3, r0, #1
10012eae:	428b      	cmp	r3, r1
10012eb0:	d301      	bcc.n	10012eb6 <__aeabi_idiv+0x19e>
10012eb2:	004b      	lsls	r3, r1, #1
10012eb4:	1ac0      	subs	r0, r0, r3
10012eb6:	4152      	adcs	r2, r2
10012eb8:	1a41      	subs	r1, r0, r1
10012eba:	d200      	bcs.n	10012ebe <__aeabi_idiv+0x1a6>
10012ebc:	4601      	mov	r1, r0
10012ebe:	4663      	mov	r3, ip
10012ec0:	4152      	adcs	r2, r2
10012ec2:	105b      	asrs	r3, r3, #1
10012ec4:	4610      	mov	r0, r2
10012ec6:	d301      	bcc.n	10012ecc <__aeabi_idiv+0x1b4>
10012ec8:	4240      	negs	r0, r0
10012eca:	2b00      	cmp	r3, #0
10012ecc:	d500      	bpl.n	10012ed0 <__aeabi_idiv+0x1b8>
10012ece:	4249      	negs	r1, r1
10012ed0:	4770      	bx	lr
10012ed2:	4663      	mov	r3, ip
10012ed4:	105b      	asrs	r3, r3, #1
10012ed6:	d300      	bcc.n	10012eda <__aeabi_idiv+0x1c2>
10012ed8:	4240      	negs	r0, r0
10012eda:	b501      	push	{r0, lr}
10012edc:	2000      	movs	r0, #0
10012ede:	f000 f805 	bl	10012eec <__aeabi_idiv0>
10012ee2:	bd02      	pop	{r1, pc}

10012ee4 <__aeabi_idivmod>:
10012ee4:	2900      	cmp	r1, #0
10012ee6:	d0f8      	beq.n	10012eda <__aeabi_idiv+0x1c2>
10012ee8:	e716      	b.n	10012d18 <__aeabi_idiv>
10012eea:	4770      	bx	lr

10012eec <__aeabi_idiv0>:
10012eec:	4770      	bx	lr
10012eee:	46c0      	nop			; (mov r8, r8)

10012ef0 <__aeabi_cdrcmple>:
10012ef0:	4684      	mov	ip, r0
10012ef2:	1c10      	adds	r0, r2, #0
10012ef4:	4662      	mov	r2, ip
10012ef6:	468c      	mov	ip, r1
10012ef8:	1c19      	adds	r1, r3, #0
10012efa:	4663      	mov	r3, ip
10012efc:	e000      	b.n	10012f00 <__aeabi_cdcmpeq>
10012efe:	46c0      	nop			; (mov r8, r8)

10012f00 <__aeabi_cdcmpeq>:
10012f00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10012f02:	f000 fe37 	bl	10013b74 <__ledf2>
10012f06:	2800      	cmp	r0, #0
10012f08:	d401      	bmi.n	10012f0e <__aeabi_cdcmpeq+0xe>
10012f0a:	2100      	movs	r1, #0
10012f0c:	42c8      	cmn	r0, r1
10012f0e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10012f10 <__aeabi_dcmpeq>:
10012f10:	b510      	push	{r4, lr}
10012f12:	f000 fd8b 	bl	10013a2c <__eqdf2>
10012f16:	4240      	negs	r0, r0
10012f18:	3001      	adds	r0, #1
10012f1a:	bd10      	pop	{r4, pc}

10012f1c <__aeabi_dcmplt>:
10012f1c:	b510      	push	{r4, lr}
10012f1e:	f000 fe29 	bl	10013b74 <__ledf2>
10012f22:	2800      	cmp	r0, #0
10012f24:	db01      	blt.n	10012f2a <__aeabi_dcmplt+0xe>
10012f26:	2000      	movs	r0, #0
10012f28:	bd10      	pop	{r4, pc}
10012f2a:	2001      	movs	r0, #1
10012f2c:	bd10      	pop	{r4, pc}
10012f2e:	46c0      	nop			; (mov r8, r8)

10012f30 <__aeabi_dcmple>:
10012f30:	b510      	push	{r4, lr}
10012f32:	f000 fe1f 	bl	10013b74 <__ledf2>
10012f36:	2800      	cmp	r0, #0
10012f38:	dd01      	ble.n	10012f3e <__aeabi_dcmple+0xe>
10012f3a:	2000      	movs	r0, #0
10012f3c:	bd10      	pop	{r4, pc}
10012f3e:	2001      	movs	r0, #1
10012f40:	bd10      	pop	{r4, pc}
10012f42:	46c0      	nop			; (mov r8, r8)

10012f44 <__aeabi_dcmpgt>:
10012f44:	b510      	push	{r4, lr}
10012f46:	f000 fdb1 	bl	10013aac <__gedf2>
10012f4a:	2800      	cmp	r0, #0
10012f4c:	dc01      	bgt.n	10012f52 <__aeabi_dcmpgt+0xe>
10012f4e:	2000      	movs	r0, #0
10012f50:	bd10      	pop	{r4, pc}
10012f52:	2001      	movs	r0, #1
10012f54:	bd10      	pop	{r4, pc}
10012f56:	46c0      	nop			; (mov r8, r8)

10012f58 <__aeabi_dcmpge>:
10012f58:	b510      	push	{r4, lr}
10012f5a:	f000 fda7 	bl	10013aac <__gedf2>
10012f5e:	2800      	cmp	r0, #0
10012f60:	da01      	bge.n	10012f66 <__aeabi_dcmpge+0xe>
10012f62:	2000      	movs	r0, #0
10012f64:	bd10      	pop	{r4, pc}
10012f66:	2001      	movs	r0, #1
10012f68:	bd10      	pop	{r4, pc}
10012f6a:	46c0      	nop			; (mov r8, r8)

10012f6c <__aeabi_cfrcmple>:
10012f6c:	4684      	mov	ip, r0
10012f6e:	1c08      	adds	r0, r1, #0
10012f70:	4661      	mov	r1, ip
10012f72:	e7ff      	b.n	10012f74 <__aeabi_cfcmpeq>

10012f74 <__aeabi_cfcmpeq>:
10012f74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10012f76:	f000 fa1b 	bl	100133b0 <__lesf2>
10012f7a:	2800      	cmp	r0, #0
10012f7c:	d401      	bmi.n	10012f82 <__aeabi_cfcmpeq+0xe>
10012f7e:	2100      	movs	r1, #0
10012f80:	42c8      	cmn	r0, r1
10012f82:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10012f84 <__aeabi_fcmpeq>:
10012f84:	b510      	push	{r4, lr}
10012f86:	f000 f9a7 	bl	100132d8 <__eqsf2>
10012f8a:	4240      	negs	r0, r0
10012f8c:	3001      	adds	r0, #1
10012f8e:	bd10      	pop	{r4, pc}

10012f90 <__aeabi_fcmplt>:
10012f90:	b510      	push	{r4, lr}
10012f92:	f000 fa0d 	bl	100133b0 <__lesf2>
10012f96:	2800      	cmp	r0, #0
10012f98:	db01      	blt.n	10012f9e <__aeabi_fcmplt+0xe>
10012f9a:	2000      	movs	r0, #0
10012f9c:	bd10      	pop	{r4, pc}
10012f9e:	2001      	movs	r0, #1
10012fa0:	bd10      	pop	{r4, pc}
10012fa2:	46c0      	nop			; (mov r8, r8)

10012fa4 <__aeabi_fcmple>:
10012fa4:	b510      	push	{r4, lr}
10012fa6:	f000 fa03 	bl	100133b0 <__lesf2>
10012faa:	2800      	cmp	r0, #0
10012fac:	dd01      	ble.n	10012fb2 <__aeabi_fcmple+0xe>
10012fae:	2000      	movs	r0, #0
10012fb0:	bd10      	pop	{r4, pc}
10012fb2:	2001      	movs	r0, #1
10012fb4:	bd10      	pop	{r4, pc}
10012fb6:	46c0      	nop			; (mov r8, r8)

10012fb8 <__aeabi_fcmpgt>:
10012fb8:	b510      	push	{r4, lr}
10012fba:	f000 f9b5 	bl	10013328 <__gesf2>
10012fbe:	2800      	cmp	r0, #0
10012fc0:	dc01      	bgt.n	10012fc6 <__aeabi_fcmpgt+0xe>
10012fc2:	2000      	movs	r0, #0
10012fc4:	bd10      	pop	{r4, pc}
10012fc6:	2001      	movs	r0, #1
10012fc8:	bd10      	pop	{r4, pc}
10012fca:	46c0      	nop			; (mov r8, r8)

10012fcc <__aeabi_fcmpge>:
10012fcc:	b510      	push	{r4, lr}
10012fce:	f000 f9ab 	bl	10013328 <__gesf2>
10012fd2:	2800      	cmp	r0, #0
10012fd4:	da01      	bge.n	10012fda <__aeabi_fcmpge+0xe>
10012fd6:	2000      	movs	r0, #0
10012fd8:	bd10      	pop	{r4, pc}
10012fda:	2001      	movs	r0, #1
10012fdc:	bd10      	pop	{r4, pc}
10012fde:	46c0      	nop			; (mov r8, r8)

10012fe0 <__aeabi_lmul>:
10012fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
10012fe2:	464f      	mov	r7, r9
10012fe4:	4646      	mov	r6, r8
10012fe6:	b4c0      	push	{r6, r7}
10012fe8:	0416      	lsls	r6, r2, #16
10012fea:	0c36      	lsrs	r6, r6, #16
10012fec:	4699      	mov	r9, r3
10012fee:	0033      	movs	r3, r6
10012ff0:	0405      	lsls	r5, r0, #16
10012ff2:	0c2c      	lsrs	r4, r5, #16
10012ff4:	0c07      	lsrs	r7, r0, #16
10012ff6:	0c15      	lsrs	r5, r2, #16
10012ff8:	4363      	muls	r3, r4
10012ffa:	437e      	muls	r6, r7
10012ffc:	436f      	muls	r7, r5
10012ffe:	4365      	muls	r5, r4
10013000:	0c1c      	lsrs	r4, r3, #16
10013002:	19ad      	adds	r5, r5, r6
10013004:	1964      	adds	r4, r4, r5
10013006:	469c      	mov	ip, r3
10013008:	42a6      	cmp	r6, r4
1001300a:	d903      	bls.n	10013014 <__aeabi_lmul+0x34>
1001300c:	2380      	movs	r3, #128	; 0x80
1001300e:	025b      	lsls	r3, r3, #9
10013010:	4698      	mov	r8, r3
10013012:	4447      	add	r7, r8
10013014:	4663      	mov	r3, ip
10013016:	0c25      	lsrs	r5, r4, #16
10013018:	19ef      	adds	r7, r5, r7
1001301a:	041d      	lsls	r5, r3, #16
1001301c:	464b      	mov	r3, r9
1001301e:	434a      	muls	r2, r1
10013020:	4343      	muls	r3, r0
10013022:	0c2d      	lsrs	r5, r5, #16
10013024:	0424      	lsls	r4, r4, #16
10013026:	1964      	adds	r4, r4, r5
10013028:	1899      	adds	r1, r3, r2
1001302a:	19c9      	adds	r1, r1, r7
1001302c:	0020      	movs	r0, r4
1001302e:	bc0c      	pop	{r2, r3}
10013030:	4690      	mov	r8, r2
10013032:	4699      	mov	r9, r3
10013034:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013036:	46c0      	nop			; (mov r8, r8)

10013038 <__aeabi_f2uiz>:
10013038:	219e      	movs	r1, #158	; 0x9e
1001303a:	b510      	push	{r4, lr}
1001303c:	05c9      	lsls	r1, r1, #23
1001303e:	1c04      	adds	r4, r0, #0
10013040:	f7ff ffc4 	bl	10012fcc <__aeabi_fcmpge>
10013044:	2800      	cmp	r0, #0
10013046:	d103      	bne.n	10013050 <__aeabi_f2uiz+0x18>
10013048:	1c20      	adds	r0, r4, #0
1001304a:	f000 fc8f 	bl	1001396c <__aeabi_f2iz>
1001304e:	bd10      	pop	{r4, pc}
10013050:	219e      	movs	r1, #158	; 0x9e
10013052:	1c20      	adds	r0, r4, #0
10013054:	05c9      	lsls	r1, r1, #23
10013056:	f000 fb03 	bl	10013660 <__aeabi_fsub>
1001305a:	f000 fc87 	bl	1001396c <__aeabi_f2iz>
1001305e:	2380      	movs	r3, #128	; 0x80
10013060:	061b      	lsls	r3, r3, #24
10013062:	469c      	mov	ip, r3
10013064:	4460      	add	r0, ip
10013066:	e7f2      	b.n	1001304e <__aeabi_f2uiz+0x16>

10013068 <__aeabi_d2uiz>:
10013068:	b570      	push	{r4, r5, r6, lr}
1001306a:	2200      	movs	r2, #0
1001306c:	4b0c      	ldr	r3, [pc, #48]	; (100130a0 <__aeabi_d2uiz+0x38>)
1001306e:	0004      	movs	r4, r0
10013070:	000d      	movs	r5, r1
10013072:	f7ff ff71 	bl	10012f58 <__aeabi_dcmpge>
10013076:	2800      	cmp	r0, #0
10013078:	d104      	bne.n	10013084 <__aeabi_d2uiz+0x1c>
1001307a:	0020      	movs	r0, r4
1001307c:	0029      	movs	r1, r5
1001307e:	f001 fbb1 	bl	100147e4 <__aeabi_d2iz>
10013082:	bd70      	pop	{r4, r5, r6, pc}
10013084:	4b06      	ldr	r3, [pc, #24]	; (100130a0 <__aeabi_d2uiz+0x38>)
10013086:	2200      	movs	r2, #0
10013088:	0020      	movs	r0, r4
1001308a:	0029      	movs	r1, r5
1001308c:	f001 f856 	bl	1001413c <__aeabi_dsub>
10013090:	f001 fba8 	bl	100147e4 <__aeabi_d2iz>
10013094:	2380      	movs	r3, #128	; 0x80
10013096:	061b      	lsls	r3, r3, #24
10013098:	469c      	mov	ip, r3
1001309a:	4460      	add	r0, ip
1001309c:	e7f1      	b.n	10013082 <__aeabi_d2uiz+0x1a>
1001309e:	46c0      	nop			; (mov r8, r8)
100130a0:	41e00000 	.word	0x41e00000

100130a4 <__aeabi_fdiv>:
100130a4:	b5f0      	push	{r4, r5, r6, r7, lr}
100130a6:	4656      	mov	r6, sl
100130a8:	4644      	mov	r4, r8
100130aa:	465f      	mov	r7, fp
100130ac:	464d      	mov	r5, r9
100130ae:	b4f0      	push	{r4, r5, r6, r7}
100130b0:	0244      	lsls	r4, r0, #9
100130b2:	0046      	lsls	r6, r0, #1
100130b4:	0fc7      	lsrs	r7, r0, #31
100130b6:	b083      	sub	sp, #12
100130b8:	4688      	mov	r8, r1
100130ba:	0a65      	lsrs	r5, r4, #9
100130bc:	0e36      	lsrs	r6, r6, #24
100130be:	46ba      	mov	sl, r7
100130c0:	d03d      	beq.n	1001313e <__aeabi_fdiv+0x9a>
100130c2:	2eff      	cmp	r6, #255	; 0xff
100130c4:	d022      	beq.n	1001310c <__aeabi_fdiv+0x68>
100130c6:	2300      	movs	r3, #0
100130c8:	00ec      	lsls	r4, r5, #3
100130ca:	2580      	movs	r5, #128	; 0x80
100130cc:	4699      	mov	r9, r3
100130ce:	469b      	mov	fp, r3
100130d0:	04ed      	lsls	r5, r5, #19
100130d2:	4325      	orrs	r5, r4
100130d4:	3e7f      	subs	r6, #127	; 0x7f
100130d6:	4643      	mov	r3, r8
100130d8:	025c      	lsls	r4, r3, #9
100130da:	0058      	lsls	r0, r3, #1
100130dc:	0fdb      	lsrs	r3, r3, #31
100130de:	0a64      	lsrs	r4, r4, #9
100130e0:	0e00      	lsrs	r0, r0, #24
100130e2:	4698      	mov	r8, r3
100130e4:	d036      	beq.n	10013154 <__aeabi_fdiv+0xb0>
100130e6:	28ff      	cmp	r0, #255	; 0xff
100130e8:	d030      	beq.n	1001314c <__aeabi_fdiv+0xa8>
100130ea:	2380      	movs	r3, #128	; 0x80
100130ec:	2100      	movs	r1, #0
100130ee:	00e4      	lsls	r4, r4, #3
100130f0:	04db      	lsls	r3, r3, #19
100130f2:	431c      	orrs	r4, r3
100130f4:	387f      	subs	r0, #127	; 0x7f
100130f6:	1a30      	subs	r0, r6, r0
100130f8:	9001      	str	r0, [sp, #4]
100130fa:	4648      	mov	r0, r9
100130fc:	4642      	mov	r2, r8
100130fe:	4308      	orrs	r0, r1
10013100:	4e72      	ldr	r6, [pc, #456]	; (100132cc <__aeabi_fdiv+0x228>)
10013102:	0080      	lsls	r0, r0, #2
10013104:	5830      	ldr	r0, [r6, r0]
10013106:	407a      	eors	r2, r7
10013108:	0013      	movs	r3, r2
1001310a:	4687      	mov	pc, r0
1001310c:	2d00      	cmp	r5, #0
1001310e:	d144      	bne.n	1001319a <__aeabi_fdiv+0xf6>
10013110:	2308      	movs	r3, #8
10013112:	4699      	mov	r9, r3
10013114:	3b06      	subs	r3, #6
10013116:	469b      	mov	fp, r3
10013118:	e7dd      	b.n	100130d6 <__aeabi_fdiv+0x32>
1001311a:	2201      	movs	r2, #1
1001311c:	20ff      	movs	r0, #255	; 0xff
1001311e:	2400      	movs	r4, #0
10013120:	401a      	ands	r2, r3
10013122:	0264      	lsls	r4, r4, #9
10013124:	05c3      	lsls	r3, r0, #23
10013126:	0a64      	lsrs	r4, r4, #9
10013128:	07d2      	lsls	r2, r2, #31
1001312a:	431c      	orrs	r4, r3
1001312c:	4314      	orrs	r4, r2
1001312e:	0020      	movs	r0, r4
10013130:	b003      	add	sp, #12
10013132:	bc3c      	pop	{r2, r3, r4, r5}
10013134:	4690      	mov	r8, r2
10013136:	4699      	mov	r9, r3
10013138:	46a2      	mov	sl, r4
1001313a:	46ab      	mov	fp, r5
1001313c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001313e:	2d00      	cmp	r5, #0
10013140:	d120      	bne.n	10013184 <__aeabi_fdiv+0xe0>
10013142:	2304      	movs	r3, #4
10013144:	4699      	mov	r9, r3
10013146:	3b03      	subs	r3, #3
10013148:	469b      	mov	fp, r3
1001314a:	e7c4      	b.n	100130d6 <__aeabi_fdiv+0x32>
1001314c:	2c00      	cmp	r4, #0
1001314e:	d117      	bne.n	10013180 <__aeabi_fdiv+0xdc>
10013150:	2102      	movs	r1, #2
10013152:	e002      	b.n	1001315a <__aeabi_fdiv+0xb6>
10013154:	2c00      	cmp	r4, #0
10013156:	d10a      	bne.n	1001316e <__aeabi_fdiv+0xca>
10013158:	2101      	movs	r1, #1
1001315a:	1a32      	subs	r2, r6, r0
1001315c:	9201      	str	r2, [sp, #4]
1001315e:	464a      	mov	r2, r9
10013160:	4643      	mov	r3, r8
10013162:	430a      	orrs	r2, r1
10013164:	485a      	ldr	r0, [pc, #360]	; (100132d0 <__aeabi_fdiv+0x22c>)
10013166:	0092      	lsls	r2, r2, #2
10013168:	5882      	ldr	r2, [r0, r2]
1001316a:	407b      	eors	r3, r7
1001316c:	4697      	mov	pc, r2
1001316e:	0020      	movs	r0, r4
10013170:	f001 fba6 	bl	100148c0 <__clzsi2>
10013174:	1f43      	subs	r3, r0, #5
10013176:	3076      	adds	r0, #118	; 0x76
10013178:	409c      	lsls	r4, r3
1001317a:	4240      	negs	r0, r0
1001317c:	2100      	movs	r1, #0
1001317e:	e7ba      	b.n	100130f6 <__aeabi_fdiv+0x52>
10013180:	2103      	movs	r1, #3
10013182:	e7b8      	b.n	100130f6 <__aeabi_fdiv+0x52>
10013184:	0028      	movs	r0, r5
10013186:	f001 fb9b 	bl	100148c0 <__clzsi2>
1001318a:	1f43      	subs	r3, r0, #5
1001318c:	409d      	lsls	r5, r3
1001318e:	2300      	movs	r3, #0
10013190:	3076      	adds	r0, #118	; 0x76
10013192:	4246      	negs	r6, r0
10013194:	4699      	mov	r9, r3
10013196:	469b      	mov	fp, r3
10013198:	e79d      	b.n	100130d6 <__aeabi_fdiv+0x32>
1001319a:	230c      	movs	r3, #12
1001319c:	4699      	mov	r9, r3
1001319e:	3b09      	subs	r3, #9
100131a0:	469b      	mov	fp, r3
100131a2:	e798      	b.n	100130d6 <__aeabi_fdiv+0x32>
100131a4:	2480      	movs	r4, #128	; 0x80
100131a6:	2200      	movs	r2, #0
100131a8:	03e4      	lsls	r4, r4, #15
100131aa:	20ff      	movs	r0, #255	; 0xff
100131ac:	e7b9      	b.n	10013122 <__aeabi_fdiv+0x7e>
100131ae:	2400      	movs	r4, #0
100131b0:	46c2      	mov	sl, r8
100131b2:	468b      	mov	fp, r1
100131b4:	465a      	mov	r2, fp
100131b6:	4653      	mov	r3, sl
100131b8:	2a02      	cmp	r2, #2
100131ba:	d0ae      	beq.n	1001311a <__aeabi_fdiv+0x76>
100131bc:	2a03      	cmp	r2, #3
100131be:	d07d      	beq.n	100132bc <__aeabi_fdiv+0x218>
100131c0:	2a01      	cmp	r2, #1
100131c2:	d131      	bne.n	10013228 <__aeabi_fdiv+0x184>
100131c4:	2201      	movs	r2, #1
100131c6:	2000      	movs	r0, #0
100131c8:	401a      	ands	r2, r3
100131ca:	2400      	movs	r4, #0
100131cc:	e7a9      	b.n	10013122 <__aeabi_fdiv+0x7e>
100131ce:	2201      	movs	r2, #1
100131d0:	1a10      	subs	r0, r2, r0
100131d2:	281b      	cmp	r0, #27
100131d4:	dd56      	ble.n	10013284 <__aeabi_fdiv+0x1e0>
100131d6:	401a      	ands	r2, r3
100131d8:	2000      	movs	r0, #0
100131da:	2400      	movs	r4, #0
100131dc:	e7a1      	b.n	10013122 <__aeabi_fdiv+0x7e>
100131de:	2380      	movs	r3, #128	; 0x80
100131e0:	03db      	lsls	r3, r3, #15
100131e2:	421d      	tst	r5, r3
100131e4:	d14b      	bne.n	1001327e <__aeabi_fdiv+0x1da>
100131e6:	2380      	movs	r3, #128	; 0x80
100131e8:	03db      	lsls	r3, r3, #15
100131ea:	432b      	orrs	r3, r5
100131ec:	025c      	lsls	r4, r3, #9
100131ee:	0a64      	lsrs	r4, r4, #9
100131f0:	003a      	movs	r2, r7
100131f2:	20ff      	movs	r0, #255	; 0xff
100131f4:	e795      	b.n	10013122 <__aeabi_fdiv+0x7e>
100131f6:	016d      	lsls	r5, r5, #5
100131f8:	0160      	lsls	r0, r4, #5
100131fa:	4285      	cmp	r5, r0
100131fc:	d230      	bcs.n	10013260 <__aeabi_fdiv+0x1bc>
100131fe:	9a01      	ldr	r2, [sp, #4]
10013200:	2400      	movs	r4, #0
10013202:	3a01      	subs	r2, #1
10013204:	9201      	str	r2, [sp, #4]
10013206:	221b      	movs	r2, #27
10013208:	2701      	movs	r7, #1
1001320a:	0029      	movs	r1, r5
1001320c:	0064      	lsls	r4, r4, #1
1001320e:	006d      	lsls	r5, r5, #1
10013210:	2900      	cmp	r1, #0
10013212:	db01      	blt.n	10013218 <__aeabi_fdiv+0x174>
10013214:	42a8      	cmp	r0, r5
10013216:	d801      	bhi.n	1001321c <__aeabi_fdiv+0x178>
10013218:	1a2d      	subs	r5, r5, r0
1001321a:	433c      	orrs	r4, r7
1001321c:	3a01      	subs	r2, #1
1001321e:	2a00      	cmp	r2, #0
10013220:	d1f3      	bne.n	1001320a <__aeabi_fdiv+0x166>
10013222:	1e6a      	subs	r2, r5, #1
10013224:	4195      	sbcs	r5, r2
10013226:	432c      	orrs	r4, r5
10013228:	9801      	ldr	r0, [sp, #4]
1001322a:	307f      	adds	r0, #127	; 0x7f
1001322c:	2800      	cmp	r0, #0
1001322e:	ddce      	ble.n	100131ce <__aeabi_fdiv+0x12a>
10013230:	0762      	lsls	r2, r4, #29
10013232:	d004      	beq.n	1001323e <__aeabi_fdiv+0x19a>
10013234:	220f      	movs	r2, #15
10013236:	4022      	ands	r2, r4
10013238:	2a04      	cmp	r2, #4
1001323a:	d000      	beq.n	1001323e <__aeabi_fdiv+0x19a>
1001323c:	3404      	adds	r4, #4
1001323e:	0122      	lsls	r2, r4, #4
10013240:	d503      	bpl.n	1001324a <__aeabi_fdiv+0x1a6>
10013242:	4a24      	ldr	r2, [pc, #144]	; (100132d4 <__aeabi_fdiv+0x230>)
10013244:	9801      	ldr	r0, [sp, #4]
10013246:	4014      	ands	r4, r2
10013248:	3080      	adds	r0, #128	; 0x80
1001324a:	28fe      	cmp	r0, #254	; 0xfe
1001324c:	dd00      	ble.n	10013250 <__aeabi_fdiv+0x1ac>
1001324e:	e764      	b.n	1001311a <__aeabi_fdiv+0x76>
10013250:	2201      	movs	r2, #1
10013252:	01a4      	lsls	r4, r4, #6
10013254:	0a64      	lsrs	r4, r4, #9
10013256:	b2c0      	uxtb	r0, r0
10013258:	401a      	ands	r2, r3
1001325a:	e762      	b.n	10013122 <__aeabi_fdiv+0x7e>
1001325c:	002c      	movs	r4, r5
1001325e:	e7a9      	b.n	100131b4 <__aeabi_fdiv+0x110>
10013260:	1a2d      	subs	r5, r5, r0
10013262:	221a      	movs	r2, #26
10013264:	2401      	movs	r4, #1
10013266:	e7cf      	b.n	10013208 <__aeabi_fdiv+0x164>
10013268:	026b      	lsls	r3, r5, #9
1001326a:	d5bc      	bpl.n	100131e6 <__aeabi_fdiv+0x142>
1001326c:	2400      	movs	r4, #0
1001326e:	2380      	movs	r3, #128	; 0x80
10013270:	03db      	lsls	r3, r3, #15
10013272:	431c      	orrs	r4, r3
10013274:	0264      	lsls	r4, r4, #9
10013276:	0a64      	lsrs	r4, r4, #9
10013278:	4642      	mov	r2, r8
1001327a:	20ff      	movs	r0, #255	; 0xff
1001327c:	e751      	b.n	10013122 <__aeabi_fdiv+0x7e>
1001327e:	421c      	tst	r4, r3
10013280:	d1b3      	bne.n	100131ea <__aeabi_fdiv+0x146>
10013282:	e7f4      	b.n	1001326e <__aeabi_fdiv+0x1ca>
10013284:	0021      	movs	r1, r4
10013286:	2220      	movs	r2, #32
10013288:	40c1      	lsrs	r1, r0
1001328a:	1a10      	subs	r0, r2, r0
1001328c:	4084      	lsls	r4, r0
1001328e:	1e62      	subs	r2, r4, #1
10013290:	4194      	sbcs	r4, r2
10013292:	430c      	orrs	r4, r1
10013294:	0762      	lsls	r2, r4, #29
10013296:	d004      	beq.n	100132a2 <__aeabi_fdiv+0x1fe>
10013298:	220f      	movs	r2, #15
1001329a:	4022      	ands	r2, r4
1001329c:	2a04      	cmp	r2, #4
1001329e:	d000      	beq.n	100132a2 <__aeabi_fdiv+0x1fe>
100132a0:	3404      	adds	r4, #4
100132a2:	0162      	lsls	r2, r4, #5
100132a4:	d504      	bpl.n	100132b0 <__aeabi_fdiv+0x20c>
100132a6:	2201      	movs	r2, #1
100132a8:	2001      	movs	r0, #1
100132aa:	401a      	ands	r2, r3
100132ac:	2400      	movs	r4, #0
100132ae:	e738      	b.n	10013122 <__aeabi_fdiv+0x7e>
100132b0:	2201      	movs	r2, #1
100132b2:	01a4      	lsls	r4, r4, #6
100132b4:	0a64      	lsrs	r4, r4, #9
100132b6:	401a      	ands	r2, r3
100132b8:	2000      	movs	r0, #0
100132ba:	e732      	b.n	10013122 <__aeabi_fdiv+0x7e>
100132bc:	2380      	movs	r3, #128	; 0x80
100132be:	03db      	lsls	r3, r3, #15
100132c0:	431c      	orrs	r4, r3
100132c2:	0264      	lsls	r4, r4, #9
100132c4:	0a64      	lsrs	r4, r4, #9
100132c6:	4652      	mov	r2, sl
100132c8:	20ff      	movs	r0, #255	; 0xff
100132ca:	e72a      	b.n	10013122 <__aeabi_fdiv+0x7e>
100132cc:	10017b34 	.word	0x10017b34
100132d0:	10017b74 	.word	0x10017b74
100132d4:	f7ffffff 	.word	0xf7ffffff

100132d8 <__eqsf2>:
100132d8:	0243      	lsls	r3, r0, #9
100132da:	b570      	push	{r4, r5, r6, lr}
100132dc:	0042      	lsls	r2, r0, #1
100132de:	004c      	lsls	r4, r1, #1
100132e0:	0a5d      	lsrs	r5, r3, #9
100132e2:	0fc3      	lsrs	r3, r0, #31
100132e4:	0248      	lsls	r0, r1, #9
100132e6:	0e12      	lsrs	r2, r2, #24
100132e8:	0a46      	lsrs	r6, r0, #9
100132ea:	0e24      	lsrs	r4, r4, #24
100132ec:	0fc9      	lsrs	r1, r1, #31
100132ee:	2aff      	cmp	r2, #255	; 0xff
100132f0:	d00f      	beq.n	10013312 <__eqsf2+0x3a>
100132f2:	2cff      	cmp	r4, #255	; 0xff
100132f4:	d011      	beq.n	1001331a <__eqsf2+0x42>
100132f6:	2001      	movs	r0, #1
100132f8:	42a2      	cmp	r2, r4
100132fa:	d000      	beq.n	100132fe <__eqsf2+0x26>
100132fc:	bd70      	pop	{r4, r5, r6, pc}
100132fe:	42b5      	cmp	r5, r6
10013300:	d1fc      	bne.n	100132fc <__eqsf2+0x24>
10013302:	428b      	cmp	r3, r1
10013304:	d00d      	beq.n	10013322 <__eqsf2+0x4a>
10013306:	2a00      	cmp	r2, #0
10013308:	d1f8      	bne.n	100132fc <__eqsf2+0x24>
1001330a:	0028      	movs	r0, r5
1001330c:	1e43      	subs	r3, r0, #1
1001330e:	4198      	sbcs	r0, r3
10013310:	e7f4      	b.n	100132fc <__eqsf2+0x24>
10013312:	2001      	movs	r0, #1
10013314:	2d00      	cmp	r5, #0
10013316:	d1f1      	bne.n	100132fc <__eqsf2+0x24>
10013318:	e7eb      	b.n	100132f2 <__eqsf2+0x1a>
1001331a:	2001      	movs	r0, #1
1001331c:	2e00      	cmp	r6, #0
1001331e:	d1ed      	bne.n	100132fc <__eqsf2+0x24>
10013320:	e7e9      	b.n	100132f6 <__eqsf2+0x1e>
10013322:	2000      	movs	r0, #0
10013324:	e7ea      	b.n	100132fc <__eqsf2+0x24>
10013326:	46c0      	nop			; (mov r8, r8)

10013328 <__gesf2>:
10013328:	0243      	lsls	r3, r0, #9
1001332a:	b5f0      	push	{r4, r5, r6, r7, lr}
1001332c:	0042      	lsls	r2, r0, #1
1001332e:	0a5d      	lsrs	r5, r3, #9
10013330:	0fc3      	lsrs	r3, r0, #31
10013332:	0248      	lsls	r0, r1, #9
10013334:	0a44      	lsrs	r4, r0, #9
10013336:	0048      	lsls	r0, r1, #1
10013338:	0e12      	lsrs	r2, r2, #24
1001333a:	0e00      	lsrs	r0, r0, #24
1001333c:	0fc9      	lsrs	r1, r1, #31
1001333e:	2aff      	cmp	r2, #255	; 0xff
10013340:	d01f      	beq.n	10013382 <__gesf2+0x5a>
10013342:	28ff      	cmp	r0, #255	; 0xff
10013344:	d022      	beq.n	1001338c <__gesf2+0x64>
10013346:	2a00      	cmp	r2, #0
10013348:	d109      	bne.n	1001335e <__gesf2+0x36>
1001334a:	426e      	negs	r6, r5
1001334c:	416e      	adcs	r6, r5
1001334e:	2800      	cmp	r0, #0
10013350:	d10f      	bne.n	10013372 <__gesf2+0x4a>
10013352:	2c00      	cmp	r4, #0
10013354:	d10d      	bne.n	10013372 <__gesf2+0x4a>
10013356:	2000      	movs	r0, #0
10013358:	2d00      	cmp	r5, #0
1001335a:	d009      	beq.n	10013370 <__gesf2+0x48>
1001335c:	e005      	b.n	1001336a <__gesf2+0x42>
1001335e:	2800      	cmp	r0, #0
10013360:	d101      	bne.n	10013366 <__gesf2+0x3e>
10013362:	2c00      	cmp	r4, #0
10013364:	d001      	beq.n	1001336a <__gesf2+0x42>
10013366:	428b      	cmp	r3, r1
10013368:	d013      	beq.n	10013392 <__gesf2+0x6a>
1001336a:	4258      	negs	r0, r3
1001336c:	2301      	movs	r3, #1
1001336e:	4318      	orrs	r0, r3
10013370:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013372:	2e00      	cmp	r6, #0
10013374:	d0f7      	beq.n	10013366 <__gesf2+0x3e>
10013376:	4248      	negs	r0, r1
10013378:	4141      	adcs	r1, r0
1001337a:	2001      	movs	r0, #1
1001337c:	4249      	negs	r1, r1
1001337e:	4308      	orrs	r0, r1
10013380:	e7f6      	b.n	10013370 <__gesf2+0x48>
10013382:	2d00      	cmp	r5, #0
10013384:	d0dd      	beq.n	10013342 <__gesf2+0x1a>
10013386:	2002      	movs	r0, #2
10013388:	4240      	negs	r0, r0
1001338a:	e7f1      	b.n	10013370 <__gesf2+0x48>
1001338c:	2c00      	cmp	r4, #0
1001338e:	d0da      	beq.n	10013346 <__gesf2+0x1e>
10013390:	e7f9      	b.n	10013386 <__gesf2+0x5e>
10013392:	4282      	cmp	r2, r0
10013394:	dce9      	bgt.n	1001336a <__gesf2+0x42>
10013396:	db04      	blt.n	100133a2 <__gesf2+0x7a>
10013398:	42a5      	cmp	r5, r4
1001339a:	d8e6      	bhi.n	1001336a <__gesf2+0x42>
1001339c:	2000      	movs	r0, #0
1001339e:	42a5      	cmp	r5, r4
100133a0:	d2e6      	bcs.n	10013370 <__gesf2+0x48>
100133a2:	4258      	negs	r0, r3
100133a4:	4143      	adcs	r3, r0
100133a6:	2001      	movs	r0, #1
100133a8:	425b      	negs	r3, r3
100133aa:	4318      	orrs	r0, r3
100133ac:	e7e0      	b.n	10013370 <__gesf2+0x48>
100133ae:	46c0      	nop			; (mov r8, r8)

100133b0 <__lesf2>:
100133b0:	0243      	lsls	r3, r0, #9
100133b2:	b5f0      	push	{r4, r5, r6, r7, lr}
100133b4:	0042      	lsls	r2, r0, #1
100133b6:	004c      	lsls	r4, r1, #1
100133b8:	0a5e      	lsrs	r6, r3, #9
100133ba:	0fc3      	lsrs	r3, r0, #31
100133bc:	0248      	lsls	r0, r1, #9
100133be:	0e12      	lsrs	r2, r2, #24
100133c0:	0a45      	lsrs	r5, r0, #9
100133c2:	0e24      	lsrs	r4, r4, #24
100133c4:	0fc9      	lsrs	r1, r1, #31
100133c6:	2aff      	cmp	r2, #255	; 0xff
100133c8:	d017      	beq.n	100133fa <__lesf2+0x4a>
100133ca:	2cff      	cmp	r4, #255	; 0xff
100133cc:	d019      	beq.n	10013402 <__lesf2+0x52>
100133ce:	2a00      	cmp	r2, #0
100133d0:	d10b      	bne.n	100133ea <__lesf2+0x3a>
100133d2:	4270      	negs	r0, r6
100133d4:	4170      	adcs	r0, r6
100133d6:	2c00      	cmp	r4, #0
100133d8:	d017      	beq.n	1001340a <__lesf2+0x5a>
100133da:	2800      	cmp	r0, #0
100133dc:	d007      	beq.n	100133ee <__lesf2+0x3e>
100133de:	4248      	negs	r0, r1
100133e0:	4141      	adcs	r1, r0
100133e2:	2001      	movs	r0, #1
100133e4:	4249      	negs	r1, r1
100133e6:	4308      	orrs	r0, r1
100133e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
100133ea:	2c00      	cmp	r4, #0
100133ec:	d013      	beq.n	10013416 <__lesf2+0x66>
100133ee:	428b      	cmp	r3, r1
100133f0:	d014      	beq.n	1001341c <__lesf2+0x6c>
100133f2:	4258      	negs	r0, r3
100133f4:	2301      	movs	r3, #1
100133f6:	4318      	orrs	r0, r3
100133f8:	e7f6      	b.n	100133e8 <__lesf2+0x38>
100133fa:	2002      	movs	r0, #2
100133fc:	2e00      	cmp	r6, #0
100133fe:	d1f3      	bne.n	100133e8 <__lesf2+0x38>
10013400:	e7e3      	b.n	100133ca <__lesf2+0x1a>
10013402:	2002      	movs	r0, #2
10013404:	2d00      	cmp	r5, #0
10013406:	d1ef      	bne.n	100133e8 <__lesf2+0x38>
10013408:	e7e1      	b.n	100133ce <__lesf2+0x1e>
1001340a:	2d00      	cmp	r5, #0
1001340c:	d1e5      	bne.n	100133da <__lesf2+0x2a>
1001340e:	2000      	movs	r0, #0
10013410:	2e00      	cmp	r6, #0
10013412:	d0e9      	beq.n	100133e8 <__lesf2+0x38>
10013414:	e7ed      	b.n	100133f2 <__lesf2+0x42>
10013416:	2d00      	cmp	r5, #0
10013418:	d1e9      	bne.n	100133ee <__lesf2+0x3e>
1001341a:	e7ea      	b.n	100133f2 <__lesf2+0x42>
1001341c:	42a2      	cmp	r2, r4
1001341e:	dce8      	bgt.n	100133f2 <__lesf2+0x42>
10013420:	db04      	blt.n	1001342c <__lesf2+0x7c>
10013422:	42ae      	cmp	r6, r5
10013424:	d8e5      	bhi.n	100133f2 <__lesf2+0x42>
10013426:	2000      	movs	r0, #0
10013428:	42ae      	cmp	r6, r5
1001342a:	d2dd      	bcs.n	100133e8 <__lesf2+0x38>
1001342c:	4258      	negs	r0, r3
1001342e:	4143      	adcs	r3, r0
10013430:	2001      	movs	r0, #1
10013432:	425b      	negs	r3, r3
10013434:	4318      	orrs	r0, r3
10013436:	e7d7      	b.n	100133e8 <__lesf2+0x38>

10013438 <__aeabi_fmul>:
10013438:	b5f0      	push	{r4, r5, r6, r7, lr}
1001343a:	4657      	mov	r7, sl
1001343c:	464e      	mov	r6, r9
1001343e:	4645      	mov	r5, r8
10013440:	0043      	lsls	r3, r0, #1
10013442:	b4e0      	push	{r5, r6, r7}
10013444:	0246      	lsls	r6, r0, #9
10013446:	4688      	mov	r8, r1
10013448:	0a76      	lsrs	r6, r6, #9
1001344a:	0e1f      	lsrs	r7, r3, #24
1001344c:	0fc4      	lsrs	r4, r0, #31
1001344e:	2f00      	cmp	r7, #0
10013450:	d047      	beq.n	100134e2 <__aeabi_fmul+0xaa>
10013452:	2fff      	cmp	r7, #255	; 0xff
10013454:	d025      	beq.n	100134a2 <__aeabi_fmul+0x6a>
10013456:	2300      	movs	r3, #0
10013458:	2580      	movs	r5, #128	; 0x80
1001345a:	469a      	mov	sl, r3
1001345c:	4699      	mov	r9, r3
1001345e:	00f6      	lsls	r6, r6, #3
10013460:	04ed      	lsls	r5, r5, #19
10013462:	432e      	orrs	r6, r5
10013464:	3f7f      	subs	r7, #127	; 0x7f
10013466:	4643      	mov	r3, r8
10013468:	4642      	mov	r2, r8
1001346a:	025d      	lsls	r5, r3, #9
1001346c:	0fd2      	lsrs	r2, r2, #31
1001346e:	005b      	lsls	r3, r3, #1
10013470:	0a6d      	lsrs	r5, r5, #9
10013472:	0e1b      	lsrs	r3, r3, #24
10013474:	4690      	mov	r8, r2
10013476:	d040      	beq.n	100134fa <__aeabi_fmul+0xc2>
10013478:	2bff      	cmp	r3, #255	; 0xff
1001347a:	d039      	beq.n	100134f0 <__aeabi_fmul+0xb8>
1001347c:	2280      	movs	r2, #128	; 0x80
1001347e:	2000      	movs	r0, #0
10013480:	00ed      	lsls	r5, r5, #3
10013482:	04d2      	lsls	r2, r2, #19
10013484:	4315      	orrs	r5, r2
10013486:	3b7f      	subs	r3, #127	; 0x7f
10013488:	18fb      	adds	r3, r7, r3
1001348a:	4642      	mov	r2, r8
1001348c:	4657      	mov	r7, sl
1001348e:	1c59      	adds	r1, r3, #1
10013490:	4062      	eors	r2, r4
10013492:	468c      	mov	ip, r1
10013494:	4307      	orrs	r7, r0
10013496:	2f0f      	cmp	r7, #15
10013498:	d85c      	bhi.n	10013554 <__aeabi_fmul+0x11c>
1001349a:	496f      	ldr	r1, [pc, #444]	; (10013658 <__aeabi_fmul+0x220>)
1001349c:	00bf      	lsls	r7, r7, #2
1001349e:	59c9      	ldr	r1, [r1, r7]
100134a0:	468f      	mov	pc, r1
100134a2:	2e00      	cmp	r6, #0
100134a4:	d145      	bne.n	10013532 <__aeabi_fmul+0xfa>
100134a6:	2308      	movs	r3, #8
100134a8:	469a      	mov	sl, r3
100134aa:	3b06      	subs	r3, #6
100134ac:	4699      	mov	r9, r3
100134ae:	e7da      	b.n	10013466 <__aeabi_fmul+0x2e>
100134b0:	4642      	mov	r2, r8
100134b2:	2802      	cmp	r0, #2
100134b4:	d02d      	beq.n	10013512 <__aeabi_fmul+0xda>
100134b6:	2803      	cmp	r0, #3
100134b8:	d100      	bne.n	100134bc <__aeabi_fmul+0x84>
100134ba:	e0c3      	b.n	10013644 <__aeabi_fmul+0x20c>
100134bc:	2801      	cmp	r0, #1
100134be:	d000      	beq.n	100134c2 <__aeabi_fmul+0x8a>
100134c0:	e0a2      	b.n	10013608 <__aeabi_fmul+0x1d0>
100134c2:	2500      	movs	r5, #0
100134c4:	2600      	movs	r6, #0
100134c6:	4002      	ands	r2, r0
100134c8:	b2d4      	uxtb	r4, r2
100134ca:	0276      	lsls	r6, r6, #9
100134cc:	05ed      	lsls	r5, r5, #23
100134ce:	0a76      	lsrs	r6, r6, #9
100134d0:	432e      	orrs	r6, r5
100134d2:	07e4      	lsls	r4, r4, #31
100134d4:	4326      	orrs	r6, r4
100134d6:	0030      	movs	r0, r6
100134d8:	bc1c      	pop	{r2, r3, r4}
100134da:	4690      	mov	r8, r2
100134dc:	4699      	mov	r9, r3
100134de:	46a2      	mov	sl, r4
100134e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
100134e2:	2e00      	cmp	r6, #0
100134e4:	d11a      	bne.n	1001351c <__aeabi_fmul+0xe4>
100134e6:	2304      	movs	r3, #4
100134e8:	469a      	mov	sl, r3
100134ea:	3b03      	subs	r3, #3
100134ec:	4699      	mov	r9, r3
100134ee:	e7ba      	b.n	10013466 <__aeabi_fmul+0x2e>
100134f0:	002a      	movs	r2, r5
100134f2:	1e51      	subs	r1, r2, #1
100134f4:	418a      	sbcs	r2, r1
100134f6:	1c90      	adds	r0, r2, #2
100134f8:	e7c6      	b.n	10013488 <__aeabi_fmul+0x50>
100134fa:	2001      	movs	r0, #1
100134fc:	2d00      	cmp	r5, #0
100134fe:	d0c3      	beq.n	10013488 <__aeabi_fmul+0x50>
10013500:	0028      	movs	r0, r5
10013502:	f001 f9dd 	bl	100148c0 <__clzsi2>
10013506:	1f43      	subs	r3, r0, #5
10013508:	3076      	adds	r0, #118	; 0x76
1001350a:	409d      	lsls	r5, r3
1001350c:	4243      	negs	r3, r0
1001350e:	2000      	movs	r0, #0
10013510:	e7ba      	b.n	10013488 <__aeabi_fmul+0x50>
10013512:	2401      	movs	r4, #1
10013514:	25ff      	movs	r5, #255	; 0xff
10013516:	4014      	ands	r4, r2
10013518:	2600      	movs	r6, #0
1001351a:	e7d6      	b.n	100134ca <__aeabi_fmul+0x92>
1001351c:	0030      	movs	r0, r6
1001351e:	f001 f9cf 	bl	100148c0 <__clzsi2>
10013522:	1f43      	subs	r3, r0, #5
10013524:	409e      	lsls	r6, r3
10013526:	2300      	movs	r3, #0
10013528:	3076      	adds	r0, #118	; 0x76
1001352a:	4247      	negs	r7, r0
1001352c:	469a      	mov	sl, r3
1001352e:	4699      	mov	r9, r3
10013530:	e799      	b.n	10013466 <__aeabi_fmul+0x2e>
10013532:	230c      	movs	r3, #12
10013534:	469a      	mov	sl, r3
10013536:	3b09      	subs	r3, #9
10013538:	4699      	mov	r9, r3
1001353a:	e794      	b.n	10013466 <__aeabi_fmul+0x2e>
1001353c:	2680      	movs	r6, #128	; 0x80
1001353e:	2400      	movs	r4, #0
10013540:	03f6      	lsls	r6, r6, #15
10013542:	25ff      	movs	r5, #255	; 0xff
10013544:	e7c1      	b.n	100134ca <__aeabi_fmul+0x92>
10013546:	0035      	movs	r5, r6
10013548:	4648      	mov	r0, r9
1001354a:	e7b2      	b.n	100134b2 <__aeabi_fmul+0x7a>
1001354c:	0035      	movs	r5, r6
1001354e:	0022      	movs	r2, r4
10013550:	4648      	mov	r0, r9
10013552:	e7ae      	b.n	100134b2 <__aeabi_fmul+0x7a>
10013554:	0429      	lsls	r1, r5, #16
10013556:	0c09      	lsrs	r1, r1, #16
10013558:	0008      	movs	r0, r1
1001355a:	0c37      	lsrs	r7, r6, #16
1001355c:	0436      	lsls	r6, r6, #16
1001355e:	0c36      	lsrs	r6, r6, #16
10013560:	0c2c      	lsrs	r4, r5, #16
10013562:	4379      	muls	r1, r7
10013564:	4370      	muls	r0, r6
10013566:	4367      	muls	r7, r4
10013568:	4374      	muls	r4, r6
1001356a:	0c06      	lsrs	r6, r0, #16
1001356c:	1864      	adds	r4, r4, r1
1001356e:	1936      	adds	r6, r6, r4
10013570:	42b1      	cmp	r1, r6
10013572:	d903      	bls.n	1001357c <__aeabi_fmul+0x144>
10013574:	2180      	movs	r1, #128	; 0x80
10013576:	0249      	lsls	r1, r1, #9
10013578:	4688      	mov	r8, r1
1001357a:	4447      	add	r7, r8
1001357c:	0400      	lsls	r0, r0, #16
1001357e:	0c00      	lsrs	r0, r0, #16
10013580:	0431      	lsls	r1, r6, #16
10013582:	1809      	adds	r1, r1, r0
10013584:	018d      	lsls	r5, r1, #6
10013586:	1e68      	subs	r0, r5, #1
10013588:	4185      	sbcs	r5, r0
1001358a:	0e89      	lsrs	r1, r1, #26
1001358c:	4329      	orrs	r1, r5
1001358e:	0c35      	lsrs	r5, r6, #16
10013590:	19ed      	adds	r5, r5, r7
10013592:	01ad      	lsls	r5, r5, #6
10013594:	430d      	orrs	r5, r1
10013596:	0129      	lsls	r1, r5, #4
10013598:	d504      	bpl.n	100135a4 <__aeabi_fmul+0x16c>
1001359a:	2301      	movs	r3, #1
1001359c:	0869      	lsrs	r1, r5, #1
1001359e:	401d      	ands	r5, r3
100135a0:	4663      	mov	r3, ip
100135a2:	430d      	orrs	r5, r1
100135a4:	0019      	movs	r1, r3
100135a6:	317f      	adds	r1, #127	; 0x7f
100135a8:	2900      	cmp	r1, #0
100135aa:	dd25      	ble.n	100135f8 <__aeabi_fmul+0x1c0>
100135ac:	0768      	lsls	r0, r5, #29
100135ae:	d004      	beq.n	100135ba <__aeabi_fmul+0x182>
100135b0:	200f      	movs	r0, #15
100135b2:	4028      	ands	r0, r5
100135b4:	2804      	cmp	r0, #4
100135b6:	d000      	beq.n	100135ba <__aeabi_fmul+0x182>
100135b8:	3504      	adds	r5, #4
100135ba:	0128      	lsls	r0, r5, #4
100135bc:	d503      	bpl.n	100135c6 <__aeabi_fmul+0x18e>
100135be:	4927      	ldr	r1, [pc, #156]	; (1001365c <__aeabi_fmul+0x224>)
100135c0:	3380      	adds	r3, #128	; 0x80
100135c2:	400d      	ands	r5, r1
100135c4:	0019      	movs	r1, r3
100135c6:	29fe      	cmp	r1, #254	; 0xfe
100135c8:	dca3      	bgt.n	10013512 <__aeabi_fmul+0xda>
100135ca:	2401      	movs	r4, #1
100135cc:	01ad      	lsls	r5, r5, #6
100135ce:	0a6e      	lsrs	r6, r5, #9
100135d0:	4014      	ands	r4, r2
100135d2:	b2cd      	uxtb	r5, r1
100135d4:	e779      	b.n	100134ca <__aeabi_fmul+0x92>
100135d6:	2080      	movs	r0, #128	; 0x80
100135d8:	03c0      	lsls	r0, r0, #15
100135da:	4206      	tst	r6, r0
100135dc:	d007      	beq.n	100135ee <__aeabi_fmul+0x1b6>
100135de:	4205      	tst	r5, r0
100135e0:	d105      	bne.n	100135ee <__aeabi_fmul+0x1b6>
100135e2:	4328      	orrs	r0, r5
100135e4:	0246      	lsls	r6, r0, #9
100135e6:	0a76      	lsrs	r6, r6, #9
100135e8:	4644      	mov	r4, r8
100135ea:	25ff      	movs	r5, #255	; 0xff
100135ec:	e76d      	b.n	100134ca <__aeabi_fmul+0x92>
100135ee:	4306      	orrs	r6, r0
100135f0:	0276      	lsls	r6, r6, #9
100135f2:	0a76      	lsrs	r6, r6, #9
100135f4:	25ff      	movs	r5, #255	; 0xff
100135f6:	e768      	b.n	100134ca <__aeabi_fmul+0x92>
100135f8:	2401      	movs	r4, #1
100135fa:	1a61      	subs	r1, r4, r1
100135fc:	291b      	cmp	r1, #27
100135fe:	dd05      	ble.n	1001360c <__aeabi_fmul+0x1d4>
10013600:	4014      	ands	r4, r2
10013602:	2500      	movs	r5, #0
10013604:	2600      	movs	r6, #0
10013606:	e760      	b.n	100134ca <__aeabi_fmul+0x92>
10013608:	4663      	mov	r3, ip
1001360a:	e7cb      	b.n	100135a4 <__aeabi_fmul+0x16c>
1001360c:	002e      	movs	r6, r5
1001360e:	2320      	movs	r3, #32
10013610:	40ce      	lsrs	r6, r1
10013612:	1a59      	subs	r1, r3, r1
10013614:	408d      	lsls	r5, r1
10013616:	1e6b      	subs	r3, r5, #1
10013618:	419d      	sbcs	r5, r3
1001361a:	432e      	orrs	r6, r5
1001361c:	0773      	lsls	r3, r6, #29
1001361e:	d004      	beq.n	1001362a <__aeabi_fmul+0x1f2>
10013620:	230f      	movs	r3, #15
10013622:	4033      	ands	r3, r6
10013624:	2b04      	cmp	r3, #4
10013626:	d000      	beq.n	1001362a <__aeabi_fmul+0x1f2>
10013628:	3604      	adds	r6, #4
1001362a:	0173      	lsls	r3, r6, #5
1001362c:	d504      	bpl.n	10013638 <__aeabi_fmul+0x200>
1001362e:	2401      	movs	r4, #1
10013630:	2501      	movs	r5, #1
10013632:	4014      	ands	r4, r2
10013634:	2600      	movs	r6, #0
10013636:	e748      	b.n	100134ca <__aeabi_fmul+0x92>
10013638:	2401      	movs	r4, #1
1001363a:	01b6      	lsls	r6, r6, #6
1001363c:	0a76      	lsrs	r6, r6, #9
1001363e:	4014      	ands	r4, r2
10013640:	2500      	movs	r5, #0
10013642:	e742      	b.n	100134ca <__aeabi_fmul+0x92>
10013644:	2680      	movs	r6, #128	; 0x80
10013646:	2401      	movs	r4, #1
10013648:	03f6      	lsls	r6, r6, #15
1001364a:	432e      	orrs	r6, r5
1001364c:	0276      	lsls	r6, r6, #9
1001364e:	0a76      	lsrs	r6, r6, #9
10013650:	4014      	ands	r4, r2
10013652:	25ff      	movs	r5, #255	; 0xff
10013654:	e739      	b.n	100134ca <__aeabi_fmul+0x92>
10013656:	46c0      	nop			; (mov r8, r8)
10013658:	10017bb4 	.word	0x10017bb4
1001365c:	f7ffffff 	.word	0xf7ffffff

10013660 <__aeabi_fsub>:
10013660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10013662:	024a      	lsls	r2, r1, #9
10013664:	004e      	lsls	r6, r1, #1
10013666:	0243      	lsls	r3, r0, #9
10013668:	0044      	lsls	r4, r0, #1
1001366a:	0e24      	lsrs	r4, r4, #24
1001366c:	0fc5      	lsrs	r5, r0, #31
1001366e:	099b      	lsrs	r3, r3, #6
10013670:	0e36      	lsrs	r6, r6, #24
10013672:	0fc9      	lsrs	r1, r1, #31
10013674:	0992      	lsrs	r2, r2, #6
10013676:	2eff      	cmp	r6, #255	; 0xff
10013678:	d100      	bne.n	1001367c <__aeabi_fsub+0x1c>
1001367a:	e083      	b.n	10013784 <__aeabi_fsub+0x124>
1001367c:	2001      	movs	r0, #1
1001367e:	4041      	eors	r1, r0
10013680:	1ba0      	subs	r0, r4, r6
10013682:	42a9      	cmp	r1, r5
10013684:	d05c      	beq.n	10013740 <__aeabi_fsub+0xe0>
10013686:	2800      	cmp	r0, #0
10013688:	dc00      	bgt.n	1001368c <__aeabi_fsub+0x2c>
1001368a:	e095      	b.n	100137b8 <__aeabi_fsub+0x158>
1001368c:	2e00      	cmp	r6, #0
1001368e:	d11c      	bne.n	100136ca <__aeabi_fsub+0x6a>
10013690:	2a00      	cmp	r2, #0
10013692:	d000      	beq.n	10013696 <__aeabi_fsub+0x36>
10013694:	e081      	b.n	1001379a <__aeabi_fsub+0x13a>
10013696:	075a      	lsls	r2, r3, #29
10013698:	d004      	beq.n	100136a4 <__aeabi_fsub+0x44>
1001369a:	220f      	movs	r2, #15
1001369c:	401a      	ands	r2, r3
1001369e:	2a04      	cmp	r2, #4
100136a0:	d000      	beq.n	100136a4 <__aeabi_fsub+0x44>
100136a2:	3304      	adds	r3, #4
100136a4:	015a      	lsls	r2, r3, #5
100136a6:	d53b      	bpl.n	10013720 <__aeabi_fsub+0xc0>
100136a8:	3401      	adds	r4, #1
100136aa:	2cff      	cmp	r4, #255	; 0xff
100136ac:	d100      	bne.n	100136b0 <__aeabi_fsub+0x50>
100136ae:	e091      	b.n	100137d4 <__aeabi_fsub+0x174>
100136b0:	2001      	movs	r0, #1
100136b2:	019b      	lsls	r3, r3, #6
100136b4:	0a5b      	lsrs	r3, r3, #9
100136b6:	b2e4      	uxtb	r4, r4
100136b8:	4005      	ands	r5, r0
100136ba:	025b      	lsls	r3, r3, #9
100136bc:	05e4      	lsls	r4, r4, #23
100136be:	0a5b      	lsrs	r3, r3, #9
100136c0:	07ed      	lsls	r5, r5, #31
100136c2:	4323      	orrs	r3, r4
100136c4:	432b      	orrs	r3, r5
100136c6:	0018      	movs	r0, r3
100136c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100136ca:	2cff      	cmp	r4, #255	; 0xff
100136cc:	d0e3      	beq.n	10013696 <__aeabi_fsub+0x36>
100136ce:	2180      	movs	r1, #128	; 0x80
100136d0:	04c9      	lsls	r1, r1, #19
100136d2:	430a      	orrs	r2, r1
100136d4:	281b      	cmp	r0, #27
100136d6:	dd00      	ble.n	100136da <__aeabi_fsub+0x7a>
100136d8:	e090      	b.n	100137fc <__aeabi_fsub+0x19c>
100136da:	0016      	movs	r6, r2
100136dc:	2120      	movs	r1, #32
100136de:	40c6      	lsrs	r6, r0
100136e0:	1a08      	subs	r0, r1, r0
100136e2:	4082      	lsls	r2, r0
100136e4:	1e51      	subs	r1, r2, #1
100136e6:	418a      	sbcs	r2, r1
100136e8:	4332      	orrs	r2, r6
100136ea:	1a9b      	subs	r3, r3, r2
100136ec:	015a      	lsls	r2, r3, #5
100136ee:	d515      	bpl.n	1001371c <__aeabi_fsub+0xbc>
100136f0:	019b      	lsls	r3, r3, #6
100136f2:	099e      	lsrs	r6, r3, #6
100136f4:	0030      	movs	r0, r6
100136f6:	f001 f8e3 	bl	100148c0 <__clzsi2>
100136fa:	3805      	subs	r0, #5
100136fc:	4086      	lsls	r6, r0
100136fe:	4284      	cmp	r4, r0
10013700:	dc6c      	bgt.n	100137dc <__aeabi_fsub+0x17c>
10013702:	1b04      	subs	r4, r0, r4
10013704:	0033      	movs	r3, r6
10013706:	2020      	movs	r0, #32
10013708:	3401      	adds	r4, #1
1001370a:	40e3      	lsrs	r3, r4
1001370c:	1b04      	subs	r4, r0, r4
1001370e:	40a6      	lsls	r6, r4
10013710:	1e72      	subs	r2, r6, #1
10013712:	4196      	sbcs	r6, r2
10013714:	2400      	movs	r4, #0
10013716:	4333      	orrs	r3, r6
10013718:	e7bd      	b.n	10013696 <__aeabi_fsub+0x36>
1001371a:	000d      	movs	r5, r1
1001371c:	075a      	lsls	r2, r3, #29
1001371e:	d1bc      	bne.n	1001369a <__aeabi_fsub+0x3a>
10013720:	08df      	lsrs	r7, r3, #3
10013722:	2301      	movs	r3, #1
10013724:	401d      	ands	r5, r3
10013726:	2cff      	cmp	r4, #255	; 0xff
10013728:	d133      	bne.n	10013792 <__aeabi_fsub+0x132>
1001372a:	2f00      	cmp	r7, #0
1001372c:	d100      	bne.n	10013730 <__aeabi_fsub+0xd0>
1001372e:	e090      	b.n	10013852 <__aeabi_fsub+0x1f2>
10013730:	2280      	movs	r2, #128	; 0x80
10013732:	03d2      	lsls	r2, r2, #15
10013734:	0013      	movs	r3, r2
10013736:	433b      	orrs	r3, r7
10013738:	025b      	lsls	r3, r3, #9
1001373a:	0a5b      	lsrs	r3, r3, #9
1001373c:	24ff      	movs	r4, #255	; 0xff
1001373e:	e7bc      	b.n	100136ba <__aeabi_fsub+0x5a>
10013740:	2800      	cmp	r0, #0
10013742:	dd4f      	ble.n	100137e4 <__aeabi_fsub+0x184>
10013744:	2e00      	cmp	r6, #0
10013746:	d02e      	beq.n	100137a6 <__aeabi_fsub+0x146>
10013748:	2cff      	cmp	r4, #255	; 0xff
1001374a:	d0a4      	beq.n	10013696 <__aeabi_fsub+0x36>
1001374c:	2580      	movs	r5, #128	; 0x80
1001374e:	04ed      	lsls	r5, r5, #19
10013750:	432a      	orrs	r2, r5
10013752:	281b      	cmp	r0, #27
10013754:	dd00      	ble.n	10013758 <__aeabi_fsub+0xf8>
10013756:	e097      	b.n	10013888 <__aeabi_fsub+0x228>
10013758:	0016      	movs	r6, r2
1001375a:	2520      	movs	r5, #32
1001375c:	40c6      	lsrs	r6, r0
1001375e:	1a28      	subs	r0, r5, r0
10013760:	4082      	lsls	r2, r0
10013762:	1e50      	subs	r0, r2, #1
10013764:	4182      	sbcs	r2, r0
10013766:	4332      	orrs	r2, r6
10013768:	189b      	adds	r3, r3, r2
1001376a:	015a      	lsls	r2, r3, #5
1001376c:	d5d5      	bpl.n	1001371a <__aeabi_fsub+0xba>
1001376e:	3401      	adds	r4, #1
10013770:	2cff      	cmp	r4, #255	; 0xff
10013772:	d06d      	beq.n	10013850 <__aeabi_fsub+0x1f0>
10013774:	2201      	movs	r2, #1
10013776:	487b      	ldr	r0, [pc, #492]	; (10013964 <__aeabi_fsub+0x304>)
10013778:	401a      	ands	r2, r3
1001377a:	085b      	lsrs	r3, r3, #1
1001377c:	4003      	ands	r3, r0
1001377e:	4313      	orrs	r3, r2
10013780:	000d      	movs	r5, r1
10013782:	e788      	b.n	10013696 <__aeabi_fsub+0x36>
10013784:	2a00      	cmp	r2, #0
10013786:	d000      	beq.n	1001378a <__aeabi_fsub+0x12a>
10013788:	e77a      	b.n	10013680 <__aeabi_fsub+0x20>
1001378a:	e777      	b.n	1001367c <__aeabi_fsub+0x1c>
1001378c:	1e03      	subs	r3, r0, #0
1001378e:	d1c5      	bne.n	1001371c <__aeabi_fsub+0xbc>
10013790:	2500      	movs	r5, #0
10013792:	027b      	lsls	r3, r7, #9
10013794:	0a5b      	lsrs	r3, r3, #9
10013796:	b2e4      	uxtb	r4, r4
10013798:	e78f      	b.n	100136ba <__aeabi_fsub+0x5a>
1001379a:	3801      	subs	r0, #1
1001379c:	2800      	cmp	r0, #0
1001379e:	d0a4      	beq.n	100136ea <__aeabi_fsub+0x8a>
100137a0:	2cff      	cmp	r4, #255	; 0xff
100137a2:	d197      	bne.n	100136d4 <__aeabi_fsub+0x74>
100137a4:	e777      	b.n	10013696 <__aeabi_fsub+0x36>
100137a6:	2a00      	cmp	r2, #0
100137a8:	d100      	bne.n	100137ac <__aeabi_fsub+0x14c>
100137aa:	e774      	b.n	10013696 <__aeabi_fsub+0x36>
100137ac:	3801      	subs	r0, #1
100137ae:	2800      	cmp	r0, #0
100137b0:	d0da      	beq.n	10013768 <__aeabi_fsub+0x108>
100137b2:	2cff      	cmp	r4, #255	; 0xff
100137b4:	d1cd      	bne.n	10013752 <__aeabi_fsub+0xf2>
100137b6:	e76e      	b.n	10013696 <__aeabi_fsub+0x36>
100137b8:	2800      	cmp	r0, #0
100137ba:	d121      	bne.n	10013800 <__aeabi_fsub+0x1a0>
100137bc:	1c60      	adds	r0, r4, #1
100137be:	b2c0      	uxtb	r0, r0
100137c0:	2801      	cmp	r0, #1
100137c2:	dd58      	ble.n	10013876 <__aeabi_fsub+0x216>
100137c4:	2780      	movs	r7, #128	; 0x80
100137c6:	1a9e      	subs	r6, r3, r2
100137c8:	04ff      	lsls	r7, r7, #19
100137ca:	4037      	ands	r7, r6
100137cc:	d02f      	beq.n	1001382e <__aeabi_fsub+0x1ce>
100137ce:	1ad6      	subs	r6, r2, r3
100137d0:	000d      	movs	r5, r1
100137d2:	e78f      	b.n	100136f4 <__aeabi_fsub+0x94>
100137d4:	2301      	movs	r3, #1
100137d6:	401d      	ands	r5, r3
100137d8:	2300      	movs	r3, #0
100137da:	e76e      	b.n	100136ba <__aeabi_fsub+0x5a>
100137dc:	4b62      	ldr	r3, [pc, #392]	; (10013968 <__aeabi_fsub+0x308>)
100137de:	1a24      	subs	r4, r4, r0
100137e0:	4033      	ands	r3, r6
100137e2:	e758      	b.n	10013696 <__aeabi_fsub+0x36>
100137e4:	2800      	cmp	r0, #0
100137e6:	d151      	bne.n	1001388c <__aeabi_fsub+0x22c>
100137e8:	1c60      	adds	r0, r4, #1
100137ea:	b2c6      	uxtb	r6, r0
100137ec:	2e01      	cmp	r6, #1
100137ee:	dd33      	ble.n	10013858 <__aeabi_fsub+0x1f8>
100137f0:	28ff      	cmp	r0, #255	; 0xff
100137f2:	d02d      	beq.n	10013850 <__aeabi_fsub+0x1f0>
100137f4:	189b      	adds	r3, r3, r2
100137f6:	085b      	lsrs	r3, r3, #1
100137f8:	0004      	movs	r4, r0
100137fa:	e74c      	b.n	10013696 <__aeabi_fsub+0x36>
100137fc:	2201      	movs	r2, #1
100137fe:	e774      	b.n	100136ea <__aeabi_fsub+0x8a>
10013800:	2c00      	cmp	r4, #0
10013802:	d01a      	beq.n	1001383a <__aeabi_fsub+0x1da>
10013804:	2eff      	cmp	r6, #255	; 0xff
10013806:	d01f      	beq.n	10013848 <__aeabi_fsub+0x1e8>
10013808:	2480      	movs	r4, #128	; 0x80
1001380a:	04e4      	lsls	r4, r4, #19
1001380c:	4240      	negs	r0, r0
1001380e:	4323      	orrs	r3, r4
10013810:	281b      	cmp	r0, #27
10013812:	dd00      	ble.n	10013816 <__aeabi_fsub+0x1b6>
10013814:	e096      	b.n	10013944 <__aeabi_fsub+0x2e4>
10013816:	001d      	movs	r5, r3
10013818:	2420      	movs	r4, #32
1001381a:	40c5      	lsrs	r5, r0
1001381c:	1a20      	subs	r0, r4, r0
1001381e:	4083      	lsls	r3, r0
10013820:	1e58      	subs	r0, r3, #1
10013822:	4183      	sbcs	r3, r0
10013824:	432b      	orrs	r3, r5
10013826:	1ad3      	subs	r3, r2, r3
10013828:	0034      	movs	r4, r6
1001382a:	000d      	movs	r5, r1
1001382c:	e75e      	b.n	100136ec <__aeabi_fsub+0x8c>
1001382e:	2e00      	cmp	r6, #0
10013830:	d000      	beq.n	10013834 <__aeabi_fsub+0x1d4>
10013832:	e75f      	b.n	100136f4 <__aeabi_fsub+0x94>
10013834:	2500      	movs	r5, #0
10013836:	2400      	movs	r4, #0
10013838:	e7ab      	b.n	10013792 <__aeabi_fsub+0x132>
1001383a:	2b00      	cmp	r3, #0
1001383c:	d044      	beq.n	100138c8 <__aeabi_fsub+0x268>
1001383e:	43c0      	mvns	r0, r0
10013840:	2800      	cmp	r0, #0
10013842:	d0f0      	beq.n	10013826 <__aeabi_fsub+0x1c6>
10013844:	2eff      	cmp	r6, #255	; 0xff
10013846:	d1e3      	bne.n	10013810 <__aeabi_fsub+0x1b0>
10013848:	0013      	movs	r3, r2
1001384a:	24ff      	movs	r4, #255	; 0xff
1001384c:	000d      	movs	r5, r1
1001384e:	e722      	b.n	10013696 <__aeabi_fsub+0x36>
10013850:	000d      	movs	r5, r1
10013852:	24ff      	movs	r4, #255	; 0xff
10013854:	2300      	movs	r3, #0
10013856:	e730      	b.n	100136ba <__aeabi_fsub+0x5a>
10013858:	2c00      	cmp	r4, #0
1001385a:	d15d      	bne.n	10013918 <__aeabi_fsub+0x2b8>
1001385c:	2b00      	cmp	r3, #0
1001385e:	d07d      	beq.n	1001395c <__aeabi_fsub+0x2fc>
10013860:	2a00      	cmp	r2, #0
10013862:	d100      	bne.n	10013866 <__aeabi_fsub+0x206>
10013864:	e717      	b.n	10013696 <__aeabi_fsub+0x36>
10013866:	189b      	adds	r3, r3, r2
10013868:	015a      	lsls	r2, r3, #5
1001386a:	d400      	bmi.n	1001386e <__aeabi_fsub+0x20e>
1001386c:	e756      	b.n	1001371c <__aeabi_fsub+0xbc>
1001386e:	4a3e      	ldr	r2, [pc, #248]	; (10013968 <__aeabi_fsub+0x308>)
10013870:	0004      	movs	r4, r0
10013872:	4013      	ands	r3, r2
10013874:	e70f      	b.n	10013696 <__aeabi_fsub+0x36>
10013876:	2c00      	cmp	r4, #0
10013878:	d11e      	bne.n	100138b8 <__aeabi_fsub+0x258>
1001387a:	2b00      	cmp	r3, #0
1001387c:	d12f      	bne.n	100138de <__aeabi_fsub+0x27e>
1001387e:	2a00      	cmp	r2, #0
10013880:	d065      	beq.n	1001394e <__aeabi_fsub+0x2ee>
10013882:	0013      	movs	r3, r2
10013884:	000d      	movs	r5, r1
10013886:	e706      	b.n	10013696 <__aeabi_fsub+0x36>
10013888:	2201      	movs	r2, #1
1001388a:	e76d      	b.n	10013768 <__aeabi_fsub+0x108>
1001388c:	2c00      	cmp	r4, #0
1001388e:	d11f      	bne.n	100138d0 <__aeabi_fsub+0x270>
10013890:	2b00      	cmp	r3, #0
10013892:	d059      	beq.n	10013948 <__aeabi_fsub+0x2e8>
10013894:	43c0      	mvns	r0, r0
10013896:	2800      	cmp	r0, #0
10013898:	d00b      	beq.n	100138b2 <__aeabi_fsub+0x252>
1001389a:	2eff      	cmp	r6, #255	; 0xff
1001389c:	d04f      	beq.n	1001393e <__aeabi_fsub+0x2de>
1001389e:	281b      	cmp	r0, #27
100138a0:	dc5e      	bgt.n	10013960 <__aeabi_fsub+0x300>
100138a2:	001d      	movs	r5, r3
100138a4:	2420      	movs	r4, #32
100138a6:	40c5      	lsrs	r5, r0
100138a8:	1a20      	subs	r0, r4, r0
100138aa:	4083      	lsls	r3, r0
100138ac:	1e58      	subs	r0, r3, #1
100138ae:	4183      	sbcs	r3, r0
100138b0:	432b      	orrs	r3, r5
100138b2:	189b      	adds	r3, r3, r2
100138b4:	0034      	movs	r4, r6
100138b6:	e758      	b.n	1001376a <__aeabi_fsub+0x10a>
100138b8:	2b00      	cmp	r3, #0
100138ba:	d11c      	bne.n	100138f6 <__aeabi_fsub+0x296>
100138bc:	2a00      	cmp	r2, #0
100138be:	d049      	beq.n	10013954 <__aeabi_fsub+0x2f4>
100138c0:	0013      	movs	r3, r2
100138c2:	000d      	movs	r5, r1
100138c4:	24ff      	movs	r4, #255	; 0xff
100138c6:	e6e6      	b.n	10013696 <__aeabi_fsub+0x36>
100138c8:	0013      	movs	r3, r2
100138ca:	0034      	movs	r4, r6
100138cc:	000d      	movs	r5, r1
100138ce:	e6e2      	b.n	10013696 <__aeabi_fsub+0x36>
100138d0:	2eff      	cmp	r6, #255	; 0xff
100138d2:	d034      	beq.n	1001393e <__aeabi_fsub+0x2de>
100138d4:	2480      	movs	r4, #128	; 0x80
100138d6:	04e4      	lsls	r4, r4, #19
100138d8:	4240      	negs	r0, r0
100138da:	4323      	orrs	r3, r4
100138dc:	e7df      	b.n	1001389e <__aeabi_fsub+0x23e>
100138de:	2a00      	cmp	r2, #0
100138e0:	d100      	bne.n	100138e4 <__aeabi_fsub+0x284>
100138e2:	e6d8      	b.n	10013696 <__aeabi_fsub+0x36>
100138e4:	2780      	movs	r7, #128	; 0x80
100138e6:	1a98      	subs	r0, r3, r2
100138e8:	04ff      	lsls	r7, r7, #19
100138ea:	4007      	ands	r7, r0
100138ec:	d100      	bne.n	100138f0 <__aeabi_fsub+0x290>
100138ee:	e74d      	b.n	1001378c <__aeabi_fsub+0x12c>
100138f0:	1ad3      	subs	r3, r2, r3
100138f2:	000d      	movs	r5, r1
100138f4:	e6cf      	b.n	10013696 <__aeabi_fsub+0x36>
100138f6:	24ff      	movs	r4, #255	; 0xff
100138f8:	2a00      	cmp	r2, #0
100138fa:	d100      	bne.n	100138fe <__aeabi_fsub+0x29e>
100138fc:	e6cb      	b.n	10013696 <__aeabi_fsub+0x36>
100138fe:	2080      	movs	r0, #128	; 0x80
10013900:	08db      	lsrs	r3, r3, #3
10013902:	03c0      	lsls	r0, r0, #15
10013904:	4203      	tst	r3, r0
10013906:	d004      	beq.n	10013912 <__aeabi_fsub+0x2b2>
10013908:	08d2      	lsrs	r2, r2, #3
1001390a:	4202      	tst	r2, r0
1001390c:	d101      	bne.n	10013912 <__aeabi_fsub+0x2b2>
1001390e:	0013      	movs	r3, r2
10013910:	000d      	movs	r5, r1
10013912:	00db      	lsls	r3, r3, #3
10013914:	24ff      	movs	r4, #255	; 0xff
10013916:	e6be      	b.n	10013696 <__aeabi_fsub+0x36>
10013918:	2b00      	cmp	r3, #0
1001391a:	d010      	beq.n	1001393e <__aeabi_fsub+0x2de>
1001391c:	24ff      	movs	r4, #255	; 0xff
1001391e:	2a00      	cmp	r2, #0
10013920:	d100      	bne.n	10013924 <__aeabi_fsub+0x2c4>
10013922:	e6b8      	b.n	10013696 <__aeabi_fsub+0x36>
10013924:	2080      	movs	r0, #128	; 0x80
10013926:	08db      	lsrs	r3, r3, #3
10013928:	03c0      	lsls	r0, r0, #15
1001392a:	4203      	tst	r3, r0
1001392c:	d003      	beq.n	10013936 <__aeabi_fsub+0x2d6>
1001392e:	08d2      	lsrs	r2, r2, #3
10013930:	4202      	tst	r2, r0
10013932:	d100      	bne.n	10013936 <__aeabi_fsub+0x2d6>
10013934:	0013      	movs	r3, r2
10013936:	00db      	lsls	r3, r3, #3
10013938:	000d      	movs	r5, r1
1001393a:	24ff      	movs	r4, #255	; 0xff
1001393c:	e6ab      	b.n	10013696 <__aeabi_fsub+0x36>
1001393e:	0013      	movs	r3, r2
10013940:	24ff      	movs	r4, #255	; 0xff
10013942:	e6a8      	b.n	10013696 <__aeabi_fsub+0x36>
10013944:	2301      	movs	r3, #1
10013946:	e76e      	b.n	10013826 <__aeabi_fsub+0x1c6>
10013948:	0013      	movs	r3, r2
1001394a:	0034      	movs	r4, r6
1001394c:	e6a3      	b.n	10013696 <__aeabi_fsub+0x36>
1001394e:	2700      	movs	r7, #0
10013950:	2500      	movs	r5, #0
10013952:	e71e      	b.n	10013792 <__aeabi_fsub+0x132>
10013954:	2780      	movs	r7, #128	; 0x80
10013956:	2500      	movs	r5, #0
10013958:	03ff      	lsls	r7, r7, #15
1001395a:	e6e9      	b.n	10013730 <__aeabi_fsub+0xd0>
1001395c:	0013      	movs	r3, r2
1001395e:	e69a      	b.n	10013696 <__aeabi_fsub+0x36>
10013960:	2301      	movs	r3, #1
10013962:	e7a6      	b.n	100138b2 <__aeabi_fsub+0x252>
10013964:	7dffffff 	.word	0x7dffffff
10013968:	fbffffff 	.word	0xfbffffff

1001396c <__aeabi_f2iz>:
1001396c:	0243      	lsls	r3, r0, #9
1001396e:	0a59      	lsrs	r1, r3, #9
10013970:	0043      	lsls	r3, r0, #1
10013972:	0fc2      	lsrs	r2, r0, #31
10013974:	0e1b      	lsrs	r3, r3, #24
10013976:	2000      	movs	r0, #0
10013978:	2b7e      	cmp	r3, #126	; 0x7e
1001397a:	dd0e      	ble.n	1001399a <__aeabi_f2iz+0x2e>
1001397c:	2b9d      	cmp	r3, #157	; 0x9d
1001397e:	dc0d      	bgt.n	1001399c <__aeabi_f2iz+0x30>
10013980:	2080      	movs	r0, #128	; 0x80
10013982:	0400      	lsls	r0, r0, #16
10013984:	4301      	orrs	r1, r0
10013986:	2b95      	cmp	r3, #149	; 0x95
10013988:	dc0b      	bgt.n	100139a2 <__aeabi_f2iz+0x36>
1001398a:	2096      	movs	r0, #150	; 0x96
1001398c:	1ac3      	subs	r3, r0, r3
1001398e:	40d9      	lsrs	r1, r3
10013990:	000b      	movs	r3, r1
10013992:	4258      	negs	r0, r3
10013994:	2a00      	cmp	r2, #0
10013996:	d100      	bne.n	1001399a <__aeabi_f2iz+0x2e>
10013998:	0018      	movs	r0, r3
1001399a:	4770      	bx	lr
1001399c:	4b03      	ldr	r3, [pc, #12]	; (100139ac <__aeabi_f2iz+0x40>)
1001399e:	18d0      	adds	r0, r2, r3
100139a0:	e7fb      	b.n	1001399a <__aeabi_f2iz+0x2e>
100139a2:	3b96      	subs	r3, #150	; 0x96
100139a4:	4099      	lsls	r1, r3
100139a6:	000b      	movs	r3, r1
100139a8:	e7f3      	b.n	10013992 <__aeabi_f2iz+0x26>
100139aa:	46c0      	nop			; (mov r8, r8)
100139ac:	7fffffff 	.word	0x7fffffff

100139b0 <__aeabi_ui2f>:
100139b0:	b570      	push	{r4, r5, r6, lr}
100139b2:	1e04      	subs	r4, r0, #0
100139b4:	d028      	beq.n	10013a08 <__aeabi_ui2f+0x58>
100139b6:	f000 ff83 	bl	100148c0 <__clzsi2>
100139ba:	239e      	movs	r3, #158	; 0x9e
100139bc:	1a1b      	subs	r3, r3, r0
100139be:	2b96      	cmp	r3, #150	; 0x96
100139c0:	dc0a      	bgt.n	100139d8 <__aeabi_ui2f+0x28>
100139c2:	2296      	movs	r2, #150	; 0x96
100139c4:	1ad2      	subs	r2, r2, r3
100139c6:	4094      	lsls	r4, r2
100139c8:	0262      	lsls	r2, r4, #9
100139ca:	0a52      	lsrs	r2, r2, #9
100139cc:	b2d8      	uxtb	r0, r3
100139ce:	0252      	lsls	r2, r2, #9
100139d0:	0a52      	lsrs	r2, r2, #9
100139d2:	05c0      	lsls	r0, r0, #23
100139d4:	4310      	orrs	r0, r2
100139d6:	bd70      	pop	{r4, r5, r6, pc}
100139d8:	2b99      	cmp	r3, #153	; 0x99
100139da:	dc18      	bgt.n	10013a0e <__aeabi_ui2f+0x5e>
100139dc:	2299      	movs	r2, #153	; 0x99
100139de:	1ad2      	subs	r2, r2, r3
100139e0:	4094      	lsls	r4, r2
100139e2:	4a11      	ldr	r2, [pc, #68]	; (10013a28 <__aeabi_ui2f+0x78>)
100139e4:	4022      	ands	r2, r4
100139e6:	0761      	lsls	r1, r4, #29
100139e8:	d004      	beq.n	100139f4 <__aeabi_ui2f+0x44>
100139ea:	210f      	movs	r1, #15
100139ec:	400c      	ands	r4, r1
100139ee:	2c04      	cmp	r4, #4
100139f0:	d000      	beq.n	100139f4 <__aeabi_ui2f+0x44>
100139f2:	3204      	adds	r2, #4
100139f4:	0151      	lsls	r1, r2, #5
100139f6:	d503      	bpl.n	10013a00 <__aeabi_ui2f+0x50>
100139f8:	4b0b      	ldr	r3, [pc, #44]	; (10013a28 <__aeabi_ui2f+0x78>)
100139fa:	401a      	ands	r2, r3
100139fc:	239f      	movs	r3, #159	; 0x9f
100139fe:	1a1b      	subs	r3, r3, r0
10013a00:	0192      	lsls	r2, r2, #6
10013a02:	0a52      	lsrs	r2, r2, #9
10013a04:	b2d8      	uxtb	r0, r3
10013a06:	e7e2      	b.n	100139ce <__aeabi_ui2f+0x1e>
10013a08:	2000      	movs	r0, #0
10013a0a:	2200      	movs	r2, #0
10013a0c:	e7df      	b.n	100139ce <__aeabi_ui2f+0x1e>
10013a0e:	2205      	movs	r2, #5
10013a10:	0025      	movs	r5, r4
10013a12:	1a12      	subs	r2, r2, r0
10013a14:	21b9      	movs	r1, #185	; 0xb9
10013a16:	40d5      	lsrs	r5, r2
10013a18:	0022      	movs	r2, r4
10013a1a:	1ac9      	subs	r1, r1, r3
10013a1c:	408a      	lsls	r2, r1
10013a1e:	1e54      	subs	r4, r2, #1
10013a20:	41a2      	sbcs	r2, r4
10013a22:	002c      	movs	r4, r5
10013a24:	4314      	orrs	r4, r2
10013a26:	e7dc      	b.n	100139e2 <__aeabi_ui2f+0x32>
10013a28:	fbffffff 	.word	0xfbffffff

10013a2c <__eqdf2>:
10013a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
10013a2e:	465f      	mov	r7, fp
10013a30:	4656      	mov	r6, sl
10013a32:	464d      	mov	r5, r9
10013a34:	4644      	mov	r4, r8
10013a36:	b4f0      	push	{r4, r5, r6, r7}
10013a38:	031f      	lsls	r7, r3, #12
10013a3a:	005c      	lsls	r4, r3, #1
10013a3c:	0fdb      	lsrs	r3, r3, #31
10013a3e:	469a      	mov	sl, r3
10013a40:	4b19      	ldr	r3, [pc, #100]	; (10013aa8 <__eqdf2+0x7c>)
10013a42:	030e      	lsls	r6, r1, #12
10013a44:	004d      	lsls	r5, r1, #1
10013a46:	0fc9      	lsrs	r1, r1, #31
10013a48:	4680      	mov	r8, r0
10013a4a:	0b36      	lsrs	r6, r6, #12
10013a4c:	0d6d      	lsrs	r5, r5, #21
10013a4e:	468b      	mov	fp, r1
10013a50:	4691      	mov	r9, r2
10013a52:	0b3f      	lsrs	r7, r7, #12
10013a54:	0d64      	lsrs	r4, r4, #21
10013a56:	429d      	cmp	r5, r3
10013a58:	d019      	beq.n	10013a8e <__eqdf2+0x62>
10013a5a:	4b13      	ldr	r3, [pc, #76]	; (10013aa8 <__eqdf2+0x7c>)
10013a5c:	429c      	cmp	r4, r3
10013a5e:	d01b      	beq.n	10013a98 <__eqdf2+0x6c>
10013a60:	2301      	movs	r3, #1
10013a62:	42a5      	cmp	r5, r4
10013a64:	d006      	beq.n	10013a74 <__eqdf2+0x48>
10013a66:	0018      	movs	r0, r3
10013a68:	bc3c      	pop	{r2, r3, r4, r5}
10013a6a:	4690      	mov	r8, r2
10013a6c:	4699      	mov	r9, r3
10013a6e:	46a2      	mov	sl, r4
10013a70:	46ab      	mov	fp, r5
10013a72:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013a74:	42be      	cmp	r6, r7
10013a76:	d1f6      	bne.n	10013a66 <__eqdf2+0x3a>
10013a78:	45c8      	cmp	r8, r9
10013a7a:	d1f4      	bne.n	10013a66 <__eqdf2+0x3a>
10013a7c:	45d3      	cmp	fp, sl
10013a7e:	d010      	beq.n	10013aa2 <__eqdf2+0x76>
10013a80:	2d00      	cmp	r5, #0
10013a82:	d1f0      	bne.n	10013a66 <__eqdf2+0x3a>
10013a84:	4330      	orrs	r0, r6
10013a86:	0003      	movs	r3, r0
10013a88:	1e5a      	subs	r2, r3, #1
10013a8a:	4193      	sbcs	r3, r2
10013a8c:	e7eb      	b.n	10013a66 <__eqdf2+0x3a>
10013a8e:	0031      	movs	r1, r6
10013a90:	2301      	movs	r3, #1
10013a92:	4301      	orrs	r1, r0
10013a94:	d1e7      	bne.n	10013a66 <__eqdf2+0x3a>
10013a96:	e7e0      	b.n	10013a5a <__eqdf2+0x2e>
10013a98:	433a      	orrs	r2, r7
10013a9a:	2301      	movs	r3, #1
10013a9c:	2a00      	cmp	r2, #0
10013a9e:	d1e2      	bne.n	10013a66 <__eqdf2+0x3a>
10013aa0:	e7de      	b.n	10013a60 <__eqdf2+0x34>
10013aa2:	2300      	movs	r3, #0
10013aa4:	e7df      	b.n	10013a66 <__eqdf2+0x3a>
10013aa6:	46c0      	nop			; (mov r8, r8)
10013aa8:	000007ff 	.word	0x000007ff

10013aac <__gedf2>:
10013aac:	b5f0      	push	{r4, r5, r6, r7, lr}
10013aae:	465f      	mov	r7, fp
10013ab0:	4644      	mov	r4, r8
10013ab2:	4656      	mov	r6, sl
10013ab4:	464d      	mov	r5, r9
10013ab6:	b4f0      	push	{r4, r5, r6, r7}
10013ab8:	031f      	lsls	r7, r3, #12
10013aba:	0b3c      	lsrs	r4, r7, #12
10013abc:	4f2c      	ldr	r7, [pc, #176]	; (10013b70 <__gedf2+0xc4>)
10013abe:	030e      	lsls	r6, r1, #12
10013ac0:	004d      	lsls	r5, r1, #1
10013ac2:	46a3      	mov	fp, r4
10013ac4:	005c      	lsls	r4, r3, #1
10013ac6:	4684      	mov	ip, r0
10013ac8:	0b36      	lsrs	r6, r6, #12
10013aca:	0d6d      	lsrs	r5, r5, #21
10013acc:	0fc9      	lsrs	r1, r1, #31
10013ace:	4690      	mov	r8, r2
10013ad0:	0d64      	lsrs	r4, r4, #21
10013ad2:	0fdb      	lsrs	r3, r3, #31
10013ad4:	42bd      	cmp	r5, r7
10013ad6:	d02b      	beq.n	10013b30 <__gedf2+0x84>
10013ad8:	4f25      	ldr	r7, [pc, #148]	; (10013b70 <__gedf2+0xc4>)
10013ada:	42bc      	cmp	r4, r7
10013adc:	d02e      	beq.n	10013b3c <__gedf2+0x90>
10013ade:	2d00      	cmp	r5, #0
10013ae0:	d10e      	bne.n	10013b00 <__gedf2+0x54>
10013ae2:	4330      	orrs	r0, r6
10013ae4:	0007      	movs	r7, r0
10013ae6:	4681      	mov	r9, r0
10013ae8:	4278      	negs	r0, r7
10013aea:	4178      	adcs	r0, r7
10013aec:	2c00      	cmp	r4, #0
10013aee:	d117      	bne.n	10013b20 <__gedf2+0x74>
10013af0:	465f      	mov	r7, fp
10013af2:	433a      	orrs	r2, r7
10013af4:	d114      	bne.n	10013b20 <__gedf2+0x74>
10013af6:	464b      	mov	r3, r9
10013af8:	2000      	movs	r0, #0
10013afa:	2b00      	cmp	r3, #0
10013afc:	d00a      	beq.n	10013b14 <__gedf2+0x68>
10013afe:	e006      	b.n	10013b0e <__gedf2+0x62>
10013b00:	2c00      	cmp	r4, #0
10013b02:	d102      	bne.n	10013b0a <__gedf2+0x5e>
10013b04:	4658      	mov	r0, fp
10013b06:	4302      	orrs	r2, r0
10013b08:	d001      	beq.n	10013b0e <__gedf2+0x62>
10013b0a:	4299      	cmp	r1, r3
10013b0c:	d01a      	beq.n	10013b44 <__gedf2+0x98>
10013b0e:	2301      	movs	r3, #1
10013b10:	4248      	negs	r0, r1
10013b12:	4318      	orrs	r0, r3
10013b14:	bc3c      	pop	{r2, r3, r4, r5}
10013b16:	4690      	mov	r8, r2
10013b18:	4699      	mov	r9, r3
10013b1a:	46a2      	mov	sl, r4
10013b1c:	46ab      	mov	fp, r5
10013b1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013b20:	2800      	cmp	r0, #0
10013b22:	d0f2      	beq.n	10013b0a <__gedf2+0x5e>
10013b24:	4258      	negs	r0, r3
10013b26:	4158      	adcs	r0, r3
10013b28:	2201      	movs	r2, #1
10013b2a:	4240      	negs	r0, r0
10013b2c:	4310      	orrs	r0, r2
10013b2e:	e7f1      	b.n	10013b14 <__gedf2+0x68>
10013b30:	0037      	movs	r7, r6
10013b32:	4307      	orrs	r7, r0
10013b34:	d0d0      	beq.n	10013ad8 <__gedf2+0x2c>
10013b36:	2002      	movs	r0, #2
10013b38:	4240      	negs	r0, r0
10013b3a:	e7eb      	b.n	10013b14 <__gedf2+0x68>
10013b3c:	465f      	mov	r7, fp
10013b3e:	4317      	orrs	r7, r2
10013b40:	d0cd      	beq.n	10013ade <__gedf2+0x32>
10013b42:	e7f8      	b.n	10013b36 <__gedf2+0x8a>
10013b44:	42a5      	cmp	r5, r4
10013b46:	dce2      	bgt.n	10013b0e <__gedf2+0x62>
10013b48:	db05      	blt.n	10013b56 <__gedf2+0xaa>
10013b4a:	455e      	cmp	r6, fp
10013b4c:	d8df      	bhi.n	10013b0e <__gedf2+0x62>
10013b4e:	d008      	beq.n	10013b62 <__gedf2+0xb6>
10013b50:	2000      	movs	r0, #0
10013b52:	455e      	cmp	r6, fp
10013b54:	d2de      	bcs.n	10013b14 <__gedf2+0x68>
10013b56:	4248      	negs	r0, r1
10013b58:	4148      	adcs	r0, r1
10013b5a:	2301      	movs	r3, #1
10013b5c:	4240      	negs	r0, r0
10013b5e:	4318      	orrs	r0, r3
10013b60:	e7d8      	b.n	10013b14 <__gedf2+0x68>
10013b62:	45c4      	cmp	ip, r8
10013b64:	d8d3      	bhi.n	10013b0e <__gedf2+0x62>
10013b66:	2000      	movs	r0, #0
10013b68:	45c4      	cmp	ip, r8
10013b6a:	d3f4      	bcc.n	10013b56 <__gedf2+0xaa>
10013b6c:	e7d2      	b.n	10013b14 <__gedf2+0x68>
10013b6e:	46c0      	nop			; (mov r8, r8)
10013b70:	000007ff 	.word	0x000007ff

10013b74 <__ledf2>:
10013b74:	b5f0      	push	{r4, r5, r6, r7, lr}
10013b76:	465f      	mov	r7, fp
10013b78:	464d      	mov	r5, r9
10013b7a:	4644      	mov	r4, r8
10013b7c:	4656      	mov	r6, sl
10013b7e:	b4f0      	push	{r4, r5, r6, r7}
10013b80:	031c      	lsls	r4, r3, #12
10013b82:	0b24      	lsrs	r4, r4, #12
10013b84:	46a4      	mov	ip, r4
10013b86:	4c2f      	ldr	r4, [pc, #188]	; (10013c44 <__ledf2+0xd0>)
10013b88:	030f      	lsls	r7, r1, #12
10013b8a:	004d      	lsls	r5, r1, #1
10013b8c:	005e      	lsls	r6, r3, #1
10013b8e:	0fc9      	lsrs	r1, r1, #31
10013b90:	4680      	mov	r8, r0
10013b92:	0b3f      	lsrs	r7, r7, #12
10013b94:	0d6d      	lsrs	r5, r5, #21
10013b96:	468b      	mov	fp, r1
10013b98:	4691      	mov	r9, r2
10013b9a:	0d76      	lsrs	r6, r6, #21
10013b9c:	0fdb      	lsrs	r3, r3, #31
10013b9e:	42a5      	cmp	r5, r4
10013ba0:	d020      	beq.n	10013be4 <__ledf2+0x70>
10013ba2:	4c28      	ldr	r4, [pc, #160]	; (10013c44 <__ledf2+0xd0>)
10013ba4:	42a6      	cmp	r6, r4
10013ba6:	d022      	beq.n	10013bee <__ledf2+0x7a>
10013ba8:	2d00      	cmp	r5, #0
10013baa:	d112      	bne.n	10013bd2 <__ledf2+0x5e>
10013bac:	4338      	orrs	r0, r7
10013bae:	4244      	negs	r4, r0
10013bb0:	4144      	adcs	r4, r0
10013bb2:	2e00      	cmp	r6, #0
10013bb4:	d020      	beq.n	10013bf8 <__ledf2+0x84>
10013bb6:	2c00      	cmp	r4, #0
10013bb8:	d00d      	beq.n	10013bd6 <__ledf2+0x62>
10013bba:	425c      	negs	r4, r3
10013bbc:	4163      	adcs	r3, r4
10013bbe:	2401      	movs	r4, #1
10013bc0:	425b      	negs	r3, r3
10013bc2:	431c      	orrs	r4, r3
10013bc4:	0020      	movs	r0, r4
10013bc6:	bc3c      	pop	{r2, r3, r4, r5}
10013bc8:	4690      	mov	r8, r2
10013bca:	4699      	mov	r9, r3
10013bcc:	46a2      	mov	sl, r4
10013bce:	46ab      	mov	fp, r5
10013bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013bd2:	2e00      	cmp	r6, #0
10013bd4:	d017      	beq.n	10013c06 <__ledf2+0x92>
10013bd6:	455b      	cmp	r3, fp
10013bd8:	d019      	beq.n	10013c0e <__ledf2+0x9a>
10013bda:	465b      	mov	r3, fp
10013bdc:	425c      	negs	r4, r3
10013bde:	2301      	movs	r3, #1
10013be0:	431c      	orrs	r4, r3
10013be2:	e7ef      	b.n	10013bc4 <__ledf2+0x50>
10013be4:	0039      	movs	r1, r7
10013be6:	2402      	movs	r4, #2
10013be8:	4301      	orrs	r1, r0
10013bea:	d1eb      	bne.n	10013bc4 <__ledf2+0x50>
10013bec:	e7d9      	b.n	10013ba2 <__ledf2+0x2e>
10013bee:	4661      	mov	r1, ip
10013bf0:	2402      	movs	r4, #2
10013bf2:	4311      	orrs	r1, r2
10013bf4:	d1e6      	bne.n	10013bc4 <__ledf2+0x50>
10013bf6:	e7d7      	b.n	10013ba8 <__ledf2+0x34>
10013bf8:	4661      	mov	r1, ip
10013bfa:	430a      	orrs	r2, r1
10013bfc:	d1db      	bne.n	10013bb6 <__ledf2+0x42>
10013bfe:	2400      	movs	r4, #0
10013c00:	2800      	cmp	r0, #0
10013c02:	d0df      	beq.n	10013bc4 <__ledf2+0x50>
10013c04:	e7e9      	b.n	10013bda <__ledf2+0x66>
10013c06:	4661      	mov	r1, ip
10013c08:	430a      	orrs	r2, r1
10013c0a:	d1e4      	bne.n	10013bd6 <__ledf2+0x62>
10013c0c:	e7e5      	b.n	10013bda <__ledf2+0x66>
10013c0e:	42b5      	cmp	r5, r6
10013c10:	dd03      	ble.n	10013c1a <__ledf2+0xa6>
10013c12:	2201      	movs	r2, #1
10013c14:	425c      	negs	r4, r3
10013c16:	4314      	orrs	r4, r2
10013c18:	e7d4      	b.n	10013bc4 <__ledf2+0x50>
10013c1a:	42b5      	cmp	r5, r6
10013c1c:	dbcd      	blt.n	10013bba <__ledf2+0x46>
10013c1e:	4567      	cmp	r7, ip
10013c20:	d8db      	bhi.n	10013bda <__ledf2+0x66>
10013c22:	d009      	beq.n	10013c38 <__ledf2+0xc4>
10013c24:	2400      	movs	r4, #0
10013c26:	4567      	cmp	r7, ip
10013c28:	d2cc      	bcs.n	10013bc4 <__ledf2+0x50>
10013c2a:	4659      	mov	r1, fp
10013c2c:	424c      	negs	r4, r1
10013c2e:	4161      	adcs	r1, r4
10013c30:	2401      	movs	r4, #1
10013c32:	4249      	negs	r1, r1
10013c34:	430c      	orrs	r4, r1
10013c36:	e7c5      	b.n	10013bc4 <__ledf2+0x50>
10013c38:	45c8      	cmp	r8, r9
10013c3a:	d8ce      	bhi.n	10013bda <__ledf2+0x66>
10013c3c:	2400      	movs	r4, #0
10013c3e:	45c8      	cmp	r8, r9
10013c40:	d3f3      	bcc.n	10013c2a <__ledf2+0xb6>
10013c42:	e7bf      	b.n	10013bc4 <__ledf2+0x50>
10013c44:	000007ff 	.word	0x000007ff

10013c48 <__aeabi_dmul>:
10013c48:	b5f0      	push	{r4, r5, r6, r7, lr}
10013c4a:	465f      	mov	r7, fp
10013c4c:	4656      	mov	r6, sl
10013c4e:	464d      	mov	r5, r9
10013c50:	4644      	mov	r4, r8
10013c52:	b4f0      	push	{r4, r5, r6, r7}
10013c54:	030d      	lsls	r5, r1, #12
10013c56:	4699      	mov	r9, r3
10013c58:	004e      	lsls	r6, r1, #1
10013c5a:	0b2b      	lsrs	r3, r5, #12
10013c5c:	b087      	sub	sp, #28
10013c5e:	0007      	movs	r7, r0
10013c60:	4692      	mov	sl, r2
10013c62:	4680      	mov	r8, r0
10013c64:	469b      	mov	fp, r3
10013c66:	0d76      	lsrs	r6, r6, #21
10013c68:	0fcc      	lsrs	r4, r1, #31
10013c6a:	2e00      	cmp	r6, #0
10013c6c:	d069      	beq.n	10013d42 <__aeabi_dmul+0xfa>
10013c6e:	4b6d      	ldr	r3, [pc, #436]	; (10013e24 <__aeabi_dmul+0x1dc>)
10013c70:	429e      	cmp	r6, r3
10013c72:	d035      	beq.n	10013ce0 <__aeabi_dmul+0x98>
10013c74:	465b      	mov	r3, fp
10013c76:	2280      	movs	r2, #128	; 0x80
10013c78:	00dd      	lsls	r5, r3, #3
10013c7a:	0412      	lsls	r2, r2, #16
10013c7c:	0f43      	lsrs	r3, r0, #29
10013c7e:	4313      	orrs	r3, r2
10013c80:	432b      	orrs	r3, r5
10013c82:	469b      	mov	fp, r3
10013c84:	00c3      	lsls	r3, r0, #3
10013c86:	4698      	mov	r8, r3
10013c88:	4b67      	ldr	r3, [pc, #412]	; (10013e28 <__aeabi_dmul+0x1e0>)
10013c8a:	2700      	movs	r7, #0
10013c8c:	469c      	mov	ip, r3
10013c8e:	2300      	movs	r3, #0
10013c90:	4466      	add	r6, ip
10013c92:	9301      	str	r3, [sp, #4]
10013c94:	464a      	mov	r2, r9
10013c96:	0315      	lsls	r5, r2, #12
10013c98:	0050      	lsls	r0, r2, #1
10013c9a:	0fd2      	lsrs	r2, r2, #31
10013c9c:	4653      	mov	r3, sl
10013c9e:	0b2d      	lsrs	r5, r5, #12
10013ca0:	0d40      	lsrs	r0, r0, #21
10013ca2:	4691      	mov	r9, r2
10013ca4:	d100      	bne.n	10013ca8 <__aeabi_dmul+0x60>
10013ca6:	e076      	b.n	10013d96 <__aeabi_dmul+0x14e>
10013ca8:	4a5e      	ldr	r2, [pc, #376]	; (10013e24 <__aeabi_dmul+0x1dc>)
10013caa:	4290      	cmp	r0, r2
10013cac:	d06c      	beq.n	10013d88 <__aeabi_dmul+0x140>
10013cae:	2280      	movs	r2, #128	; 0x80
10013cb0:	0f5b      	lsrs	r3, r3, #29
10013cb2:	0412      	lsls	r2, r2, #16
10013cb4:	4313      	orrs	r3, r2
10013cb6:	4a5c      	ldr	r2, [pc, #368]	; (10013e28 <__aeabi_dmul+0x1e0>)
10013cb8:	00ed      	lsls	r5, r5, #3
10013cba:	4694      	mov	ip, r2
10013cbc:	431d      	orrs	r5, r3
10013cbe:	4653      	mov	r3, sl
10013cc0:	2200      	movs	r2, #0
10013cc2:	00db      	lsls	r3, r3, #3
10013cc4:	4460      	add	r0, ip
10013cc6:	4649      	mov	r1, r9
10013cc8:	1836      	adds	r6, r6, r0
10013cca:	1c70      	adds	r0, r6, #1
10013ccc:	4061      	eors	r1, r4
10013cce:	9002      	str	r0, [sp, #8]
10013cd0:	4317      	orrs	r7, r2
10013cd2:	2f0f      	cmp	r7, #15
10013cd4:	d900      	bls.n	10013cd8 <__aeabi_dmul+0x90>
10013cd6:	e0af      	b.n	10013e38 <__aeabi_dmul+0x1f0>
10013cd8:	4854      	ldr	r0, [pc, #336]	; (10013e2c <__aeabi_dmul+0x1e4>)
10013cda:	00bf      	lsls	r7, r7, #2
10013cdc:	59c7      	ldr	r7, [r0, r7]
10013cde:	46bf      	mov	pc, r7
10013ce0:	465b      	mov	r3, fp
10013ce2:	431f      	orrs	r7, r3
10013ce4:	d000      	beq.n	10013ce8 <__aeabi_dmul+0xa0>
10013ce6:	e088      	b.n	10013dfa <__aeabi_dmul+0x1b2>
10013ce8:	2300      	movs	r3, #0
10013cea:	469b      	mov	fp, r3
10013cec:	4698      	mov	r8, r3
10013cee:	3302      	adds	r3, #2
10013cf0:	2708      	movs	r7, #8
10013cf2:	9301      	str	r3, [sp, #4]
10013cf4:	e7ce      	b.n	10013c94 <__aeabi_dmul+0x4c>
10013cf6:	4649      	mov	r1, r9
10013cf8:	2a02      	cmp	r2, #2
10013cfa:	d06a      	beq.n	10013dd2 <__aeabi_dmul+0x18a>
10013cfc:	2a03      	cmp	r2, #3
10013cfe:	d100      	bne.n	10013d02 <__aeabi_dmul+0xba>
10013d00:	e209      	b.n	10014116 <__aeabi_dmul+0x4ce>
10013d02:	2a01      	cmp	r2, #1
10013d04:	d000      	beq.n	10013d08 <__aeabi_dmul+0xc0>
10013d06:	e1bb      	b.n	10014080 <__aeabi_dmul+0x438>
10013d08:	4011      	ands	r1, r2
10013d0a:	2200      	movs	r2, #0
10013d0c:	2300      	movs	r3, #0
10013d0e:	2500      	movs	r5, #0
10013d10:	4690      	mov	r8, r2
10013d12:	b2cc      	uxtb	r4, r1
10013d14:	2100      	movs	r1, #0
10013d16:	032d      	lsls	r5, r5, #12
10013d18:	0d0a      	lsrs	r2, r1, #20
10013d1a:	0512      	lsls	r2, r2, #20
10013d1c:	0b2d      	lsrs	r5, r5, #12
10013d1e:	4315      	orrs	r5, r2
10013d20:	4a43      	ldr	r2, [pc, #268]	; (10013e30 <__aeabi_dmul+0x1e8>)
10013d22:	051b      	lsls	r3, r3, #20
10013d24:	4015      	ands	r5, r2
10013d26:	431d      	orrs	r5, r3
10013d28:	006d      	lsls	r5, r5, #1
10013d2a:	07e4      	lsls	r4, r4, #31
10013d2c:	086d      	lsrs	r5, r5, #1
10013d2e:	4325      	orrs	r5, r4
10013d30:	4640      	mov	r0, r8
10013d32:	0029      	movs	r1, r5
10013d34:	b007      	add	sp, #28
10013d36:	bc3c      	pop	{r2, r3, r4, r5}
10013d38:	4690      	mov	r8, r2
10013d3a:	4699      	mov	r9, r3
10013d3c:	46a2      	mov	sl, r4
10013d3e:	46ab      	mov	fp, r5
10013d40:	bdf0      	pop	{r4, r5, r6, r7, pc}
10013d42:	4303      	orrs	r3, r0
10013d44:	d052      	beq.n	10013dec <__aeabi_dmul+0x1a4>
10013d46:	465b      	mov	r3, fp
10013d48:	2b00      	cmp	r3, #0
10013d4a:	d100      	bne.n	10013d4e <__aeabi_dmul+0x106>
10013d4c:	e18a      	b.n	10014064 <__aeabi_dmul+0x41c>
10013d4e:	4658      	mov	r0, fp
10013d50:	f000 fdb6 	bl	100148c0 <__clzsi2>
10013d54:	0003      	movs	r3, r0
10013d56:	3b0b      	subs	r3, #11
10013d58:	2b1c      	cmp	r3, #28
10013d5a:	dd00      	ble.n	10013d5e <__aeabi_dmul+0x116>
10013d5c:	e17b      	b.n	10014056 <__aeabi_dmul+0x40e>
10013d5e:	221d      	movs	r2, #29
10013d60:	1ad3      	subs	r3, r2, r3
10013d62:	003a      	movs	r2, r7
10013d64:	0001      	movs	r1, r0
10013d66:	465d      	mov	r5, fp
10013d68:	40da      	lsrs	r2, r3
10013d6a:	3908      	subs	r1, #8
10013d6c:	408d      	lsls	r5, r1
10013d6e:	0013      	movs	r3, r2
10013d70:	408f      	lsls	r7, r1
10013d72:	432b      	orrs	r3, r5
10013d74:	469b      	mov	fp, r3
10013d76:	46b8      	mov	r8, r7
10013d78:	4b2e      	ldr	r3, [pc, #184]	; (10013e34 <__aeabi_dmul+0x1ec>)
10013d7a:	2700      	movs	r7, #0
10013d7c:	469c      	mov	ip, r3
10013d7e:	2300      	movs	r3, #0
10013d80:	4460      	add	r0, ip
10013d82:	4246      	negs	r6, r0
10013d84:	9301      	str	r3, [sp, #4]
10013d86:	e785      	b.n	10013c94 <__aeabi_dmul+0x4c>
10013d88:	4652      	mov	r2, sl
10013d8a:	432a      	orrs	r2, r5
10013d8c:	d12c      	bne.n	10013de8 <__aeabi_dmul+0x1a0>
10013d8e:	2500      	movs	r5, #0
10013d90:	2300      	movs	r3, #0
10013d92:	2202      	movs	r2, #2
10013d94:	e797      	b.n	10013cc6 <__aeabi_dmul+0x7e>
10013d96:	4652      	mov	r2, sl
10013d98:	432a      	orrs	r2, r5
10013d9a:	d021      	beq.n	10013de0 <__aeabi_dmul+0x198>
10013d9c:	2d00      	cmp	r5, #0
10013d9e:	d100      	bne.n	10013da2 <__aeabi_dmul+0x15a>
10013da0:	e154      	b.n	1001404c <__aeabi_dmul+0x404>
10013da2:	0028      	movs	r0, r5
10013da4:	f000 fd8c 	bl	100148c0 <__clzsi2>
10013da8:	0003      	movs	r3, r0
10013daa:	3b0b      	subs	r3, #11
10013dac:	2b1c      	cmp	r3, #28
10013dae:	dd00      	ble.n	10013db2 <__aeabi_dmul+0x16a>
10013db0:	e146      	b.n	10014040 <__aeabi_dmul+0x3f8>
10013db2:	211d      	movs	r1, #29
10013db4:	1acb      	subs	r3, r1, r3
10013db6:	4651      	mov	r1, sl
10013db8:	0002      	movs	r2, r0
10013dba:	40d9      	lsrs	r1, r3
10013dbc:	4653      	mov	r3, sl
10013dbe:	3a08      	subs	r2, #8
10013dc0:	4095      	lsls	r5, r2
10013dc2:	4093      	lsls	r3, r2
10013dc4:	430d      	orrs	r5, r1
10013dc6:	4a1b      	ldr	r2, [pc, #108]	; (10013e34 <__aeabi_dmul+0x1ec>)
10013dc8:	4694      	mov	ip, r2
10013dca:	4460      	add	r0, ip
10013dcc:	4240      	negs	r0, r0
10013dce:	2200      	movs	r2, #0
10013dd0:	e779      	b.n	10013cc6 <__aeabi_dmul+0x7e>
10013dd2:	2401      	movs	r4, #1
10013dd4:	2200      	movs	r2, #0
10013dd6:	400c      	ands	r4, r1
10013dd8:	4b12      	ldr	r3, [pc, #72]	; (10013e24 <__aeabi_dmul+0x1dc>)
10013dda:	2500      	movs	r5, #0
10013ddc:	4690      	mov	r8, r2
10013dde:	e799      	b.n	10013d14 <__aeabi_dmul+0xcc>
10013de0:	2500      	movs	r5, #0
10013de2:	2300      	movs	r3, #0
10013de4:	2201      	movs	r2, #1
10013de6:	e76e      	b.n	10013cc6 <__aeabi_dmul+0x7e>
10013de8:	2203      	movs	r2, #3
10013dea:	e76c      	b.n	10013cc6 <__aeabi_dmul+0x7e>
10013dec:	2300      	movs	r3, #0
10013dee:	469b      	mov	fp, r3
10013df0:	4698      	mov	r8, r3
10013df2:	3301      	adds	r3, #1
10013df4:	2704      	movs	r7, #4
10013df6:	9301      	str	r3, [sp, #4]
10013df8:	e74c      	b.n	10013c94 <__aeabi_dmul+0x4c>
10013dfa:	2303      	movs	r3, #3
10013dfc:	270c      	movs	r7, #12
10013dfe:	9301      	str	r3, [sp, #4]
10013e00:	e748      	b.n	10013c94 <__aeabi_dmul+0x4c>
10013e02:	2300      	movs	r3, #0
10013e04:	2580      	movs	r5, #128	; 0x80
10013e06:	4698      	mov	r8, r3
10013e08:	2400      	movs	r4, #0
10013e0a:	032d      	lsls	r5, r5, #12
10013e0c:	4b05      	ldr	r3, [pc, #20]	; (10013e24 <__aeabi_dmul+0x1dc>)
10013e0e:	e781      	b.n	10013d14 <__aeabi_dmul+0xcc>
10013e10:	465d      	mov	r5, fp
10013e12:	4643      	mov	r3, r8
10013e14:	9a01      	ldr	r2, [sp, #4]
10013e16:	e76f      	b.n	10013cf8 <__aeabi_dmul+0xb0>
10013e18:	465d      	mov	r5, fp
10013e1a:	4643      	mov	r3, r8
10013e1c:	0021      	movs	r1, r4
10013e1e:	9a01      	ldr	r2, [sp, #4]
10013e20:	e76a      	b.n	10013cf8 <__aeabi_dmul+0xb0>
10013e22:	46c0      	nop			; (mov r8, r8)
10013e24:	000007ff 	.word	0x000007ff
10013e28:	fffffc01 	.word	0xfffffc01
10013e2c:	10017bf4 	.word	0x10017bf4
10013e30:	800fffff 	.word	0x800fffff
10013e34:	000003f3 	.word	0x000003f3
10013e38:	4642      	mov	r2, r8
10013e3a:	0c12      	lsrs	r2, r2, #16
10013e3c:	4691      	mov	r9, r2
10013e3e:	0c1a      	lsrs	r2, r3, #16
10013e40:	4694      	mov	ip, r2
10013e42:	4642      	mov	r2, r8
10013e44:	0417      	lsls	r7, r2, #16
10013e46:	464a      	mov	r2, r9
10013e48:	041b      	lsls	r3, r3, #16
10013e4a:	0c1b      	lsrs	r3, r3, #16
10013e4c:	435a      	muls	r2, r3
10013e4e:	4660      	mov	r0, ip
10013e50:	4690      	mov	r8, r2
10013e52:	464a      	mov	r2, r9
10013e54:	4342      	muls	r2, r0
10013e56:	0010      	movs	r0, r2
10013e58:	9203      	str	r2, [sp, #12]
10013e5a:	4662      	mov	r2, ip
10013e5c:	001c      	movs	r4, r3
10013e5e:	0c3f      	lsrs	r7, r7, #16
10013e60:	437a      	muls	r2, r7
10013e62:	437c      	muls	r4, r7
10013e64:	4442      	add	r2, r8
10013e66:	9201      	str	r2, [sp, #4]
10013e68:	0c22      	lsrs	r2, r4, #16
10013e6a:	4692      	mov	sl, r2
10013e6c:	9a01      	ldr	r2, [sp, #4]
10013e6e:	4452      	add	r2, sl
10013e70:	4590      	cmp	r8, r2
10013e72:	d906      	bls.n	10013e82 <__aeabi_dmul+0x23a>
10013e74:	4682      	mov	sl, r0
10013e76:	2080      	movs	r0, #128	; 0x80
10013e78:	0240      	lsls	r0, r0, #9
10013e7a:	4680      	mov	r8, r0
10013e7c:	44c2      	add	sl, r8
10013e7e:	4650      	mov	r0, sl
10013e80:	9003      	str	r0, [sp, #12]
10013e82:	0c10      	lsrs	r0, r2, #16
10013e84:	9004      	str	r0, [sp, #16]
10013e86:	4648      	mov	r0, r9
10013e88:	0424      	lsls	r4, r4, #16
10013e8a:	0c24      	lsrs	r4, r4, #16
10013e8c:	0412      	lsls	r2, r2, #16
10013e8e:	1912      	adds	r2, r2, r4
10013e90:	9205      	str	r2, [sp, #20]
10013e92:	0c2a      	lsrs	r2, r5, #16
10013e94:	042d      	lsls	r5, r5, #16
10013e96:	0c2d      	lsrs	r5, r5, #16
10013e98:	4368      	muls	r0, r5
10013e9a:	002c      	movs	r4, r5
10013e9c:	4682      	mov	sl, r0
10013e9e:	4648      	mov	r0, r9
10013ea0:	437c      	muls	r4, r7
10013ea2:	4350      	muls	r0, r2
10013ea4:	4681      	mov	r9, r0
10013ea6:	0c20      	lsrs	r0, r4, #16
10013ea8:	4680      	mov	r8, r0
10013eaa:	4357      	muls	r7, r2
10013eac:	4457      	add	r7, sl
10013eae:	4447      	add	r7, r8
10013eb0:	45ba      	cmp	sl, r7
10013eb2:	d903      	bls.n	10013ebc <__aeabi_dmul+0x274>
10013eb4:	2080      	movs	r0, #128	; 0x80
10013eb6:	0240      	lsls	r0, r0, #9
10013eb8:	4680      	mov	r8, r0
10013eba:	44c1      	add	r9, r8
10013ebc:	0c38      	lsrs	r0, r7, #16
10013ebe:	043f      	lsls	r7, r7, #16
10013ec0:	46b8      	mov	r8, r7
10013ec2:	4448      	add	r0, r9
10013ec4:	0424      	lsls	r4, r4, #16
10013ec6:	0c24      	lsrs	r4, r4, #16
10013ec8:	9001      	str	r0, [sp, #4]
10013eca:	9804      	ldr	r0, [sp, #16]
10013ecc:	44a0      	add	r8, r4
10013ece:	4440      	add	r0, r8
10013ed0:	9004      	str	r0, [sp, #16]
10013ed2:	4658      	mov	r0, fp
10013ed4:	0c00      	lsrs	r0, r0, #16
10013ed6:	4681      	mov	r9, r0
10013ed8:	4658      	mov	r0, fp
10013eda:	0404      	lsls	r4, r0, #16
10013edc:	0c20      	lsrs	r0, r4, #16
10013ede:	4682      	mov	sl, r0
10013ee0:	0007      	movs	r7, r0
10013ee2:	4648      	mov	r0, r9
10013ee4:	435f      	muls	r7, r3
10013ee6:	464c      	mov	r4, r9
10013ee8:	4343      	muls	r3, r0
10013eea:	4660      	mov	r0, ip
10013eec:	4360      	muls	r0, r4
10013eee:	4664      	mov	r4, ip
10013ef0:	4683      	mov	fp, r0
10013ef2:	4650      	mov	r0, sl
10013ef4:	4344      	muls	r4, r0
10013ef6:	0c38      	lsrs	r0, r7, #16
10013ef8:	4684      	mov	ip, r0
10013efa:	18e4      	adds	r4, r4, r3
10013efc:	4464      	add	r4, ip
10013efe:	42a3      	cmp	r3, r4
10013f00:	d903      	bls.n	10013f0a <__aeabi_dmul+0x2c2>
10013f02:	2380      	movs	r3, #128	; 0x80
10013f04:	025b      	lsls	r3, r3, #9
10013f06:	469c      	mov	ip, r3
10013f08:	44e3      	add	fp, ip
10013f0a:	4648      	mov	r0, r9
10013f0c:	043f      	lsls	r7, r7, #16
10013f0e:	0c23      	lsrs	r3, r4, #16
10013f10:	0c3f      	lsrs	r7, r7, #16
10013f12:	0424      	lsls	r4, r4, #16
10013f14:	19e4      	adds	r4, r4, r7
10013f16:	4657      	mov	r7, sl
10013f18:	4368      	muls	r0, r5
10013f1a:	436f      	muls	r7, r5
10013f1c:	4684      	mov	ip, r0
10013f1e:	464d      	mov	r5, r9
10013f20:	4650      	mov	r0, sl
10013f22:	4355      	muls	r5, r2
10013f24:	4342      	muls	r2, r0
10013f26:	0c38      	lsrs	r0, r7, #16
10013f28:	4681      	mov	r9, r0
10013f2a:	4462      	add	r2, ip
10013f2c:	444a      	add	r2, r9
10013f2e:	445b      	add	r3, fp
10013f30:	4594      	cmp	ip, r2
10013f32:	d903      	bls.n	10013f3c <__aeabi_dmul+0x2f4>
10013f34:	2080      	movs	r0, #128	; 0x80
10013f36:	0240      	lsls	r0, r0, #9
10013f38:	4684      	mov	ip, r0
10013f3a:	4465      	add	r5, ip
10013f3c:	9803      	ldr	r0, [sp, #12]
10013f3e:	043f      	lsls	r7, r7, #16
10013f40:	4683      	mov	fp, r0
10013f42:	9804      	ldr	r0, [sp, #16]
10013f44:	0c3f      	lsrs	r7, r7, #16
10013f46:	4684      	mov	ip, r0
10013f48:	44e3      	add	fp, ip
10013f4a:	45c3      	cmp	fp, r8
10013f4c:	4180      	sbcs	r0, r0
10013f4e:	4240      	negs	r0, r0
10013f50:	4682      	mov	sl, r0
10013f52:	0410      	lsls	r0, r2, #16
10013f54:	4684      	mov	ip, r0
10013f56:	9801      	ldr	r0, [sp, #4]
10013f58:	4467      	add	r7, ip
10013f5a:	4684      	mov	ip, r0
10013f5c:	4467      	add	r7, ip
10013f5e:	44a3      	add	fp, r4
10013f60:	46bc      	mov	ip, r7
10013f62:	45a3      	cmp	fp, r4
10013f64:	41a4      	sbcs	r4, r4
10013f66:	4699      	mov	r9, r3
10013f68:	44d4      	add	ip, sl
10013f6a:	4264      	negs	r4, r4
10013f6c:	4287      	cmp	r7, r0
10013f6e:	41bf      	sbcs	r7, r7
10013f70:	45d4      	cmp	ip, sl
10013f72:	4180      	sbcs	r0, r0
10013f74:	44e1      	add	r9, ip
10013f76:	46a0      	mov	r8, r4
10013f78:	4599      	cmp	r9, r3
10013f7a:	419b      	sbcs	r3, r3
10013f7c:	427f      	negs	r7, r7
10013f7e:	4240      	negs	r0, r0
10013f80:	44c8      	add	r8, r9
10013f82:	4307      	orrs	r7, r0
10013f84:	0c12      	lsrs	r2, r2, #16
10013f86:	18ba      	adds	r2, r7, r2
10013f88:	45a0      	cmp	r8, r4
10013f8a:	41a4      	sbcs	r4, r4
10013f8c:	425f      	negs	r7, r3
10013f8e:	003b      	movs	r3, r7
10013f90:	4264      	negs	r4, r4
10013f92:	4323      	orrs	r3, r4
10013f94:	18d7      	adds	r7, r2, r3
10013f96:	4643      	mov	r3, r8
10013f98:	197d      	adds	r5, r7, r5
10013f9a:	0ddb      	lsrs	r3, r3, #23
10013f9c:	026d      	lsls	r5, r5, #9
10013f9e:	431d      	orrs	r5, r3
10013fa0:	465b      	mov	r3, fp
10013fa2:	025a      	lsls	r2, r3, #9
10013fa4:	9b05      	ldr	r3, [sp, #20]
10013fa6:	431a      	orrs	r2, r3
10013fa8:	1e53      	subs	r3, r2, #1
10013faa:	419a      	sbcs	r2, r3
10013fac:	465b      	mov	r3, fp
10013fae:	0ddb      	lsrs	r3, r3, #23
10013fb0:	431a      	orrs	r2, r3
10013fb2:	4643      	mov	r3, r8
10013fb4:	025b      	lsls	r3, r3, #9
10013fb6:	4313      	orrs	r3, r2
10013fb8:	01ea      	lsls	r2, r5, #7
10013fba:	d507      	bpl.n	10013fcc <__aeabi_dmul+0x384>
10013fbc:	2201      	movs	r2, #1
10013fbe:	085c      	lsrs	r4, r3, #1
10013fc0:	4013      	ands	r3, r2
10013fc2:	4323      	orrs	r3, r4
10013fc4:	07ea      	lsls	r2, r5, #31
10013fc6:	9e02      	ldr	r6, [sp, #8]
10013fc8:	4313      	orrs	r3, r2
10013fca:	086d      	lsrs	r5, r5, #1
10013fcc:	4a57      	ldr	r2, [pc, #348]	; (1001412c <__aeabi_dmul+0x4e4>)
10013fce:	18b2      	adds	r2, r6, r2
10013fd0:	2a00      	cmp	r2, #0
10013fd2:	dd4b      	ble.n	1001406c <__aeabi_dmul+0x424>
10013fd4:	0758      	lsls	r0, r3, #29
10013fd6:	d009      	beq.n	10013fec <__aeabi_dmul+0x3a4>
10013fd8:	200f      	movs	r0, #15
10013fda:	4018      	ands	r0, r3
10013fdc:	2804      	cmp	r0, #4
10013fde:	d005      	beq.n	10013fec <__aeabi_dmul+0x3a4>
10013fe0:	1d18      	adds	r0, r3, #4
10013fe2:	4298      	cmp	r0, r3
10013fe4:	419b      	sbcs	r3, r3
10013fe6:	425b      	negs	r3, r3
10013fe8:	18ed      	adds	r5, r5, r3
10013fea:	0003      	movs	r3, r0
10013fec:	01e8      	lsls	r0, r5, #7
10013fee:	d504      	bpl.n	10013ffa <__aeabi_dmul+0x3b2>
10013ff0:	4a4f      	ldr	r2, [pc, #316]	; (10014130 <__aeabi_dmul+0x4e8>)
10013ff2:	4015      	ands	r5, r2
10013ff4:	2280      	movs	r2, #128	; 0x80
10013ff6:	00d2      	lsls	r2, r2, #3
10013ff8:	18b2      	adds	r2, r6, r2
10013ffa:	484e      	ldr	r0, [pc, #312]	; (10014134 <__aeabi_dmul+0x4ec>)
10013ffc:	4282      	cmp	r2, r0
10013ffe:	dd00      	ble.n	10014002 <__aeabi_dmul+0x3ba>
10014000:	e6e7      	b.n	10013dd2 <__aeabi_dmul+0x18a>
10014002:	2401      	movs	r4, #1
10014004:	08db      	lsrs	r3, r3, #3
10014006:	0768      	lsls	r0, r5, #29
10014008:	4318      	orrs	r0, r3
1001400a:	026d      	lsls	r5, r5, #9
1001400c:	0553      	lsls	r3, r2, #21
1001400e:	4680      	mov	r8, r0
10014010:	0b2d      	lsrs	r5, r5, #12
10014012:	0d5b      	lsrs	r3, r3, #21
10014014:	400c      	ands	r4, r1
10014016:	e67d      	b.n	10013d14 <__aeabi_dmul+0xcc>
10014018:	2280      	movs	r2, #128	; 0x80
1001401a:	4659      	mov	r1, fp
1001401c:	0312      	lsls	r2, r2, #12
1001401e:	4211      	tst	r1, r2
10014020:	d008      	beq.n	10014034 <__aeabi_dmul+0x3ec>
10014022:	4215      	tst	r5, r2
10014024:	d106      	bne.n	10014034 <__aeabi_dmul+0x3ec>
10014026:	4315      	orrs	r5, r2
10014028:	032d      	lsls	r5, r5, #12
1001402a:	4698      	mov	r8, r3
1001402c:	0b2d      	lsrs	r5, r5, #12
1001402e:	464c      	mov	r4, r9
10014030:	4b41      	ldr	r3, [pc, #260]	; (10014138 <__aeabi_dmul+0x4f0>)
10014032:	e66f      	b.n	10013d14 <__aeabi_dmul+0xcc>
10014034:	465d      	mov	r5, fp
10014036:	4315      	orrs	r5, r2
10014038:	032d      	lsls	r5, r5, #12
1001403a:	0b2d      	lsrs	r5, r5, #12
1001403c:	4b3e      	ldr	r3, [pc, #248]	; (10014138 <__aeabi_dmul+0x4f0>)
1001403e:	e669      	b.n	10013d14 <__aeabi_dmul+0xcc>
10014040:	0003      	movs	r3, r0
10014042:	4655      	mov	r5, sl
10014044:	3b28      	subs	r3, #40	; 0x28
10014046:	409d      	lsls	r5, r3
10014048:	2300      	movs	r3, #0
1001404a:	e6bc      	b.n	10013dc6 <__aeabi_dmul+0x17e>
1001404c:	4650      	mov	r0, sl
1001404e:	f000 fc37 	bl	100148c0 <__clzsi2>
10014052:	3020      	adds	r0, #32
10014054:	e6a8      	b.n	10013da8 <__aeabi_dmul+0x160>
10014056:	0003      	movs	r3, r0
10014058:	3b28      	subs	r3, #40	; 0x28
1001405a:	409f      	lsls	r7, r3
1001405c:	2300      	movs	r3, #0
1001405e:	46bb      	mov	fp, r7
10014060:	4698      	mov	r8, r3
10014062:	e689      	b.n	10013d78 <__aeabi_dmul+0x130>
10014064:	f000 fc2c 	bl	100148c0 <__clzsi2>
10014068:	3020      	adds	r0, #32
1001406a:	e673      	b.n	10013d54 <__aeabi_dmul+0x10c>
1001406c:	2401      	movs	r4, #1
1001406e:	1aa6      	subs	r6, r4, r2
10014070:	2e38      	cmp	r6, #56	; 0x38
10014072:	dd07      	ble.n	10014084 <__aeabi_dmul+0x43c>
10014074:	2200      	movs	r2, #0
10014076:	400c      	ands	r4, r1
10014078:	2300      	movs	r3, #0
1001407a:	2500      	movs	r5, #0
1001407c:	4690      	mov	r8, r2
1001407e:	e649      	b.n	10013d14 <__aeabi_dmul+0xcc>
10014080:	9e02      	ldr	r6, [sp, #8]
10014082:	e7a3      	b.n	10013fcc <__aeabi_dmul+0x384>
10014084:	2e1f      	cmp	r6, #31
10014086:	dc20      	bgt.n	100140ca <__aeabi_dmul+0x482>
10014088:	2220      	movs	r2, #32
1001408a:	002c      	movs	r4, r5
1001408c:	0018      	movs	r0, r3
1001408e:	1b92      	subs	r2, r2, r6
10014090:	40f0      	lsrs	r0, r6
10014092:	4094      	lsls	r4, r2
10014094:	4093      	lsls	r3, r2
10014096:	4304      	orrs	r4, r0
10014098:	1e58      	subs	r0, r3, #1
1001409a:	4183      	sbcs	r3, r0
1001409c:	431c      	orrs	r4, r3
1001409e:	40f5      	lsrs	r5, r6
100140a0:	0763      	lsls	r3, r4, #29
100140a2:	d009      	beq.n	100140b8 <__aeabi_dmul+0x470>
100140a4:	230f      	movs	r3, #15
100140a6:	4023      	ands	r3, r4
100140a8:	2b04      	cmp	r3, #4
100140aa:	d005      	beq.n	100140b8 <__aeabi_dmul+0x470>
100140ac:	0023      	movs	r3, r4
100140ae:	1d1c      	adds	r4, r3, #4
100140b0:	429c      	cmp	r4, r3
100140b2:	4192      	sbcs	r2, r2
100140b4:	4252      	negs	r2, r2
100140b6:	18ad      	adds	r5, r5, r2
100140b8:	022b      	lsls	r3, r5, #8
100140ba:	d51f      	bpl.n	100140fc <__aeabi_dmul+0x4b4>
100140bc:	2401      	movs	r4, #1
100140be:	2200      	movs	r2, #0
100140c0:	400c      	ands	r4, r1
100140c2:	2301      	movs	r3, #1
100140c4:	2500      	movs	r5, #0
100140c6:	4690      	mov	r8, r2
100140c8:	e624      	b.n	10013d14 <__aeabi_dmul+0xcc>
100140ca:	201f      	movs	r0, #31
100140cc:	002c      	movs	r4, r5
100140ce:	4240      	negs	r0, r0
100140d0:	1a82      	subs	r2, r0, r2
100140d2:	40d4      	lsrs	r4, r2
100140d4:	2e20      	cmp	r6, #32
100140d6:	d01c      	beq.n	10014112 <__aeabi_dmul+0x4ca>
100140d8:	2240      	movs	r2, #64	; 0x40
100140da:	1b96      	subs	r6, r2, r6
100140dc:	40b5      	lsls	r5, r6
100140de:	432b      	orrs	r3, r5
100140e0:	1e58      	subs	r0, r3, #1
100140e2:	4183      	sbcs	r3, r0
100140e4:	2007      	movs	r0, #7
100140e6:	4323      	orrs	r3, r4
100140e8:	4018      	ands	r0, r3
100140ea:	2500      	movs	r5, #0
100140ec:	2800      	cmp	r0, #0
100140ee:	d009      	beq.n	10014104 <__aeabi_dmul+0x4bc>
100140f0:	220f      	movs	r2, #15
100140f2:	2500      	movs	r5, #0
100140f4:	401a      	ands	r2, r3
100140f6:	001c      	movs	r4, r3
100140f8:	2a04      	cmp	r2, #4
100140fa:	d1d8      	bne.n	100140ae <__aeabi_dmul+0x466>
100140fc:	0023      	movs	r3, r4
100140fe:	0768      	lsls	r0, r5, #29
10014100:	026d      	lsls	r5, r5, #9
10014102:	0b2d      	lsrs	r5, r5, #12
10014104:	2401      	movs	r4, #1
10014106:	08db      	lsrs	r3, r3, #3
10014108:	4303      	orrs	r3, r0
1001410a:	4698      	mov	r8, r3
1001410c:	400c      	ands	r4, r1
1001410e:	2300      	movs	r3, #0
10014110:	e600      	b.n	10013d14 <__aeabi_dmul+0xcc>
10014112:	2500      	movs	r5, #0
10014114:	e7e3      	b.n	100140de <__aeabi_dmul+0x496>
10014116:	2280      	movs	r2, #128	; 0x80
10014118:	2401      	movs	r4, #1
1001411a:	0312      	lsls	r2, r2, #12
1001411c:	4315      	orrs	r5, r2
1001411e:	032d      	lsls	r5, r5, #12
10014120:	4698      	mov	r8, r3
10014122:	0b2d      	lsrs	r5, r5, #12
10014124:	400c      	ands	r4, r1
10014126:	4b04      	ldr	r3, [pc, #16]	; (10014138 <__aeabi_dmul+0x4f0>)
10014128:	e5f4      	b.n	10013d14 <__aeabi_dmul+0xcc>
1001412a:	46c0      	nop			; (mov r8, r8)
1001412c:	000003ff 	.word	0x000003ff
10014130:	feffffff 	.word	0xfeffffff
10014134:	000007fe 	.word	0x000007fe
10014138:	000007ff 	.word	0x000007ff

1001413c <__aeabi_dsub>:
1001413c:	b5f0      	push	{r4, r5, r6, r7, lr}
1001413e:	4657      	mov	r7, sl
10014140:	464e      	mov	r6, r9
10014142:	4645      	mov	r5, r8
10014144:	b4e0      	push	{r5, r6, r7}
10014146:	000e      	movs	r6, r1
10014148:	0011      	movs	r1, r2
1001414a:	0ff2      	lsrs	r2, r6, #31
1001414c:	4692      	mov	sl, r2
1001414e:	00c5      	lsls	r5, r0, #3
10014150:	0f42      	lsrs	r2, r0, #29
10014152:	0318      	lsls	r0, r3, #12
10014154:	0337      	lsls	r7, r6, #12
10014156:	0074      	lsls	r4, r6, #1
10014158:	0a40      	lsrs	r0, r0, #9
1001415a:	0f4e      	lsrs	r6, r1, #29
1001415c:	0a7f      	lsrs	r7, r7, #9
1001415e:	4330      	orrs	r0, r6
10014160:	4ecf      	ldr	r6, [pc, #828]	; (100144a0 <__aeabi_dsub+0x364>)
10014162:	4317      	orrs	r7, r2
10014164:	005a      	lsls	r2, r3, #1
10014166:	0d64      	lsrs	r4, r4, #21
10014168:	0d52      	lsrs	r2, r2, #21
1001416a:	0fdb      	lsrs	r3, r3, #31
1001416c:	00c9      	lsls	r1, r1, #3
1001416e:	42b2      	cmp	r2, r6
10014170:	d100      	bne.n	10014174 <__aeabi_dsub+0x38>
10014172:	e0e5      	b.n	10014340 <__aeabi_dsub+0x204>
10014174:	2601      	movs	r6, #1
10014176:	4073      	eors	r3, r6
10014178:	1aa6      	subs	r6, r4, r2
1001417a:	46b4      	mov	ip, r6
1001417c:	4553      	cmp	r3, sl
1001417e:	d100      	bne.n	10014182 <__aeabi_dsub+0x46>
10014180:	e0af      	b.n	100142e2 <__aeabi_dsub+0x1a6>
10014182:	2e00      	cmp	r6, #0
10014184:	dc00      	bgt.n	10014188 <__aeabi_dsub+0x4c>
10014186:	e10d      	b.n	100143a4 <__aeabi_dsub+0x268>
10014188:	2a00      	cmp	r2, #0
1001418a:	d13a      	bne.n	10014202 <__aeabi_dsub+0xc6>
1001418c:	0003      	movs	r3, r0
1001418e:	430b      	orrs	r3, r1
10014190:	d000      	beq.n	10014194 <__aeabi_dsub+0x58>
10014192:	e0e4      	b.n	1001435e <__aeabi_dsub+0x222>
10014194:	076b      	lsls	r3, r5, #29
10014196:	d009      	beq.n	100141ac <__aeabi_dsub+0x70>
10014198:	230f      	movs	r3, #15
1001419a:	402b      	ands	r3, r5
1001419c:	2b04      	cmp	r3, #4
1001419e:	d005      	beq.n	100141ac <__aeabi_dsub+0x70>
100141a0:	1d2b      	adds	r3, r5, #4
100141a2:	42ab      	cmp	r3, r5
100141a4:	41ad      	sbcs	r5, r5
100141a6:	426d      	negs	r5, r5
100141a8:	197f      	adds	r7, r7, r5
100141aa:	001d      	movs	r5, r3
100141ac:	023b      	lsls	r3, r7, #8
100141ae:	d400      	bmi.n	100141b2 <__aeabi_dsub+0x76>
100141b0:	e088      	b.n	100142c4 <__aeabi_dsub+0x188>
100141b2:	4bbb      	ldr	r3, [pc, #748]	; (100144a0 <__aeabi_dsub+0x364>)
100141b4:	3401      	adds	r4, #1
100141b6:	429c      	cmp	r4, r3
100141b8:	d100      	bne.n	100141bc <__aeabi_dsub+0x80>
100141ba:	e110      	b.n	100143de <__aeabi_dsub+0x2a2>
100141bc:	003a      	movs	r2, r7
100141be:	4bb9      	ldr	r3, [pc, #740]	; (100144a4 <__aeabi_dsub+0x368>)
100141c0:	4651      	mov	r1, sl
100141c2:	401a      	ands	r2, r3
100141c4:	2301      	movs	r3, #1
100141c6:	0750      	lsls	r0, r2, #29
100141c8:	08ed      	lsrs	r5, r5, #3
100141ca:	0252      	lsls	r2, r2, #9
100141cc:	0564      	lsls	r4, r4, #21
100141ce:	4305      	orrs	r5, r0
100141d0:	0b12      	lsrs	r2, r2, #12
100141d2:	0d64      	lsrs	r4, r4, #21
100141d4:	400b      	ands	r3, r1
100141d6:	2100      	movs	r1, #0
100141d8:	0028      	movs	r0, r5
100141da:	0312      	lsls	r2, r2, #12
100141dc:	0d0d      	lsrs	r5, r1, #20
100141de:	0b12      	lsrs	r2, r2, #12
100141e0:	0564      	lsls	r4, r4, #21
100141e2:	052d      	lsls	r5, r5, #20
100141e4:	4315      	orrs	r5, r2
100141e6:	0862      	lsrs	r2, r4, #1
100141e8:	4caf      	ldr	r4, [pc, #700]	; (100144a8 <__aeabi_dsub+0x36c>)
100141ea:	07db      	lsls	r3, r3, #31
100141ec:	402c      	ands	r4, r5
100141ee:	4314      	orrs	r4, r2
100141f0:	0064      	lsls	r4, r4, #1
100141f2:	0864      	lsrs	r4, r4, #1
100141f4:	431c      	orrs	r4, r3
100141f6:	0021      	movs	r1, r4
100141f8:	bc1c      	pop	{r2, r3, r4}
100141fa:	4690      	mov	r8, r2
100141fc:	4699      	mov	r9, r3
100141fe:	46a2      	mov	sl, r4
10014200:	bdf0      	pop	{r4, r5, r6, r7, pc}
10014202:	4ba7      	ldr	r3, [pc, #668]	; (100144a0 <__aeabi_dsub+0x364>)
10014204:	429c      	cmp	r4, r3
10014206:	d0c5      	beq.n	10014194 <__aeabi_dsub+0x58>
10014208:	2380      	movs	r3, #128	; 0x80
1001420a:	041b      	lsls	r3, r3, #16
1001420c:	4318      	orrs	r0, r3
1001420e:	4663      	mov	r3, ip
10014210:	2b38      	cmp	r3, #56	; 0x38
10014212:	dd00      	ble.n	10014216 <__aeabi_dsub+0xda>
10014214:	e0fd      	b.n	10014412 <__aeabi_dsub+0x2d6>
10014216:	2b1f      	cmp	r3, #31
10014218:	dd00      	ble.n	1001421c <__aeabi_dsub+0xe0>
1001421a:	e130      	b.n	1001447e <__aeabi_dsub+0x342>
1001421c:	4662      	mov	r2, ip
1001421e:	2320      	movs	r3, #32
10014220:	1a9b      	subs	r3, r3, r2
10014222:	0002      	movs	r2, r0
10014224:	409a      	lsls	r2, r3
10014226:	4666      	mov	r6, ip
10014228:	4690      	mov	r8, r2
1001422a:	000a      	movs	r2, r1
1001422c:	4099      	lsls	r1, r3
1001422e:	40f2      	lsrs	r2, r6
10014230:	4646      	mov	r6, r8
10014232:	1e4b      	subs	r3, r1, #1
10014234:	4199      	sbcs	r1, r3
10014236:	4332      	orrs	r2, r6
10014238:	4311      	orrs	r1, r2
1001423a:	4663      	mov	r3, ip
1001423c:	0002      	movs	r2, r0
1001423e:	40da      	lsrs	r2, r3
10014240:	1a69      	subs	r1, r5, r1
10014242:	428d      	cmp	r5, r1
10014244:	419b      	sbcs	r3, r3
10014246:	000d      	movs	r5, r1
10014248:	1aba      	subs	r2, r7, r2
1001424a:	425b      	negs	r3, r3
1001424c:	1ad7      	subs	r7, r2, r3
1001424e:	023b      	lsls	r3, r7, #8
10014250:	d535      	bpl.n	100142be <__aeabi_dsub+0x182>
10014252:	027a      	lsls	r2, r7, #9
10014254:	0a53      	lsrs	r3, r2, #9
10014256:	4698      	mov	r8, r3
10014258:	4643      	mov	r3, r8
1001425a:	2b00      	cmp	r3, #0
1001425c:	d100      	bne.n	10014260 <__aeabi_dsub+0x124>
1001425e:	e0c4      	b.n	100143ea <__aeabi_dsub+0x2ae>
10014260:	4640      	mov	r0, r8
10014262:	f000 fb2d 	bl	100148c0 <__clzsi2>
10014266:	0003      	movs	r3, r0
10014268:	3b08      	subs	r3, #8
1001426a:	2b1f      	cmp	r3, #31
1001426c:	dd00      	ble.n	10014270 <__aeabi_dsub+0x134>
1001426e:	e0c5      	b.n	100143fc <__aeabi_dsub+0x2c0>
10014270:	2220      	movs	r2, #32
10014272:	0029      	movs	r1, r5
10014274:	1ad2      	subs	r2, r2, r3
10014276:	4647      	mov	r7, r8
10014278:	40d1      	lsrs	r1, r2
1001427a:	409f      	lsls	r7, r3
1001427c:	000a      	movs	r2, r1
1001427e:	409d      	lsls	r5, r3
10014280:	433a      	orrs	r2, r7
10014282:	429c      	cmp	r4, r3
10014284:	dd00      	ble.n	10014288 <__aeabi_dsub+0x14c>
10014286:	e0c0      	b.n	1001440a <__aeabi_dsub+0x2ce>
10014288:	1b1c      	subs	r4, r3, r4
1001428a:	1c63      	adds	r3, r4, #1
1001428c:	2b1f      	cmp	r3, #31
1001428e:	dd00      	ble.n	10014292 <__aeabi_dsub+0x156>
10014290:	e0e4      	b.n	1001445c <__aeabi_dsub+0x320>
10014292:	2120      	movs	r1, #32
10014294:	0014      	movs	r4, r2
10014296:	0028      	movs	r0, r5
10014298:	1ac9      	subs	r1, r1, r3
1001429a:	40d8      	lsrs	r0, r3
1001429c:	408c      	lsls	r4, r1
1001429e:	408d      	lsls	r5, r1
100142a0:	4304      	orrs	r4, r0
100142a2:	40da      	lsrs	r2, r3
100142a4:	1e68      	subs	r0, r5, #1
100142a6:	4185      	sbcs	r5, r0
100142a8:	0017      	movs	r7, r2
100142aa:	4325      	orrs	r5, r4
100142ac:	2400      	movs	r4, #0
100142ae:	e771      	b.n	10014194 <__aeabi_dsub+0x58>
100142b0:	4642      	mov	r2, r8
100142b2:	4663      	mov	r3, ip
100142b4:	431a      	orrs	r2, r3
100142b6:	d100      	bne.n	100142ba <__aeabi_dsub+0x17e>
100142b8:	e24c      	b.n	10014754 <__aeabi_dsub+0x618>
100142ba:	4667      	mov	r7, ip
100142bc:	4645      	mov	r5, r8
100142be:	076b      	lsls	r3, r5, #29
100142c0:	d000      	beq.n	100142c4 <__aeabi_dsub+0x188>
100142c2:	e769      	b.n	10014198 <__aeabi_dsub+0x5c>
100142c4:	2301      	movs	r3, #1
100142c6:	4651      	mov	r1, sl
100142c8:	0778      	lsls	r0, r7, #29
100142ca:	08ed      	lsrs	r5, r5, #3
100142cc:	08fa      	lsrs	r2, r7, #3
100142ce:	400b      	ands	r3, r1
100142d0:	4305      	orrs	r5, r0
100142d2:	4973      	ldr	r1, [pc, #460]	; (100144a0 <__aeabi_dsub+0x364>)
100142d4:	428c      	cmp	r4, r1
100142d6:	d038      	beq.n	1001434a <__aeabi_dsub+0x20e>
100142d8:	0312      	lsls	r2, r2, #12
100142da:	0564      	lsls	r4, r4, #21
100142dc:	0b12      	lsrs	r2, r2, #12
100142de:	0d64      	lsrs	r4, r4, #21
100142e0:	e779      	b.n	100141d6 <__aeabi_dsub+0x9a>
100142e2:	2e00      	cmp	r6, #0
100142e4:	dc00      	bgt.n	100142e8 <__aeabi_dsub+0x1ac>
100142e6:	e09a      	b.n	1001441e <__aeabi_dsub+0x2e2>
100142e8:	2a00      	cmp	r2, #0
100142ea:	d047      	beq.n	1001437c <__aeabi_dsub+0x240>
100142ec:	4a6c      	ldr	r2, [pc, #432]	; (100144a0 <__aeabi_dsub+0x364>)
100142ee:	4294      	cmp	r4, r2
100142f0:	d100      	bne.n	100142f4 <__aeabi_dsub+0x1b8>
100142f2:	e74f      	b.n	10014194 <__aeabi_dsub+0x58>
100142f4:	2280      	movs	r2, #128	; 0x80
100142f6:	0412      	lsls	r2, r2, #16
100142f8:	4310      	orrs	r0, r2
100142fa:	4662      	mov	r2, ip
100142fc:	2a38      	cmp	r2, #56	; 0x38
100142fe:	dc00      	bgt.n	10014302 <__aeabi_dsub+0x1c6>
10014300:	e108      	b.n	10014514 <__aeabi_dsub+0x3d8>
10014302:	4301      	orrs	r1, r0
10014304:	1e48      	subs	r0, r1, #1
10014306:	4181      	sbcs	r1, r0
10014308:	2200      	movs	r2, #0
1001430a:	b2c9      	uxtb	r1, r1
1001430c:	1949      	adds	r1, r1, r5
1001430e:	19d2      	adds	r2, r2, r7
10014310:	42a9      	cmp	r1, r5
10014312:	41bf      	sbcs	r7, r7
10014314:	000d      	movs	r5, r1
10014316:	427f      	negs	r7, r7
10014318:	18bf      	adds	r7, r7, r2
1001431a:	023a      	lsls	r2, r7, #8
1001431c:	d400      	bmi.n	10014320 <__aeabi_dsub+0x1e4>
1001431e:	e142      	b.n	100145a6 <__aeabi_dsub+0x46a>
10014320:	4a5f      	ldr	r2, [pc, #380]	; (100144a0 <__aeabi_dsub+0x364>)
10014322:	3401      	adds	r4, #1
10014324:	4294      	cmp	r4, r2
10014326:	d100      	bne.n	1001432a <__aeabi_dsub+0x1ee>
10014328:	e14e      	b.n	100145c8 <__aeabi_dsub+0x48c>
1001432a:	2001      	movs	r0, #1
1001432c:	4a5d      	ldr	r2, [pc, #372]	; (100144a4 <__aeabi_dsub+0x368>)
1001432e:	0869      	lsrs	r1, r5, #1
10014330:	403a      	ands	r2, r7
10014332:	4028      	ands	r0, r5
10014334:	4308      	orrs	r0, r1
10014336:	07d5      	lsls	r5, r2, #31
10014338:	4305      	orrs	r5, r0
1001433a:	0857      	lsrs	r7, r2, #1
1001433c:	469a      	mov	sl, r3
1001433e:	e729      	b.n	10014194 <__aeabi_dsub+0x58>
10014340:	0006      	movs	r6, r0
10014342:	430e      	orrs	r6, r1
10014344:	d000      	beq.n	10014348 <__aeabi_dsub+0x20c>
10014346:	e717      	b.n	10014178 <__aeabi_dsub+0x3c>
10014348:	e714      	b.n	10014174 <__aeabi_dsub+0x38>
1001434a:	0029      	movs	r1, r5
1001434c:	4311      	orrs	r1, r2
1001434e:	d100      	bne.n	10014352 <__aeabi_dsub+0x216>
10014350:	e1f9      	b.n	10014746 <__aeabi_dsub+0x60a>
10014352:	2180      	movs	r1, #128	; 0x80
10014354:	0309      	lsls	r1, r1, #12
10014356:	430a      	orrs	r2, r1
10014358:	0312      	lsls	r2, r2, #12
1001435a:	0b12      	lsrs	r2, r2, #12
1001435c:	e73b      	b.n	100141d6 <__aeabi_dsub+0x9a>
1001435e:	2301      	movs	r3, #1
10014360:	425b      	negs	r3, r3
10014362:	4698      	mov	r8, r3
10014364:	44c4      	add	ip, r8
10014366:	4663      	mov	r3, ip
10014368:	2b00      	cmp	r3, #0
1001436a:	d172      	bne.n	10014452 <__aeabi_dsub+0x316>
1001436c:	1a69      	subs	r1, r5, r1
1001436e:	428d      	cmp	r5, r1
10014370:	419b      	sbcs	r3, r3
10014372:	1a3f      	subs	r7, r7, r0
10014374:	425b      	negs	r3, r3
10014376:	1aff      	subs	r7, r7, r3
10014378:	000d      	movs	r5, r1
1001437a:	e768      	b.n	1001424e <__aeabi_dsub+0x112>
1001437c:	0002      	movs	r2, r0
1001437e:	430a      	orrs	r2, r1
10014380:	d100      	bne.n	10014384 <__aeabi_dsub+0x248>
10014382:	e707      	b.n	10014194 <__aeabi_dsub+0x58>
10014384:	2201      	movs	r2, #1
10014386:	4252      	negs	r2, r2
10014388:	4690      	mov	r8, r2
1001438a:	44c4      	add	ip, r8
1001438c:	4662      	mov	r2, ip
1001438e:	2a00      	cmp	r2, #0
10014390:	d000      	beq.n	10014394 <__aeabi_dsub+0x258>
10014392:	e0e6      	b.n	10014562 <__aeabi_dsub+0x426>
10014394:	1869      	adds	r1, r5, r1
10014396:	42a9      	cmp	r1, r5
10014398:	41b6      	sbcs	r6, r6
1001439a:	183f      	adds	r7, r7, r0
1001439c:	4276      	negs	r6, r6
1001439e:	19f7      	adds	r7, r6, r7
100143a0:	000d      	movs	r5, r1
100143a2:	e7ba      	b.n	1001431a <__aeabi_dsub+0x1de>
100143a4:	2e00      	cmp	r6, #0
100143a6:	d000      	beq.n	100143aa <__aeabi_dsub+0x26e>
100143a8:	e080      	b.n	100144ac <__aeabi_dsub+0x370>
100143aa:	1c62      	adds	r2, r4, #1
100143ac:	0552      	lsls	r2, r2, #21
100143ae:	0d52      	lsrs	r2, r2, #21
100143b0:	2a01      	cmp	r2, #1
100143b2:	dc00      	bgt.n	100143b6 <__aeabi_dsub+0x27a>
100143b4:	e0f9      	b.n	100145aa <__aeabi_dsub+0x46e>
100143b6:	1a6a      	subs	r2, r5, r1
100143b8:	4691      	mov	r9, r2
100143ba:	454d      	cmp	r5, r9
100143bc:	41b6      	sbcs	r6, r6
100143be:	1a3a      	subs	r2, r7, r0
100143c0:	4276      	negs	r6, r6
100143c2:	1b92      	subs	r2, r2, r6
100143c4:	4690      	mov	r8, r2
100143c6:	0212      	lsls	r2, r2, #8
100143c8:	d400      	bmi.n	100143cc <__aeabi_dsub+0x290>
100143ca:	e099      	b.n	10014500 <__aeabi_dsub+0x3c4>
100143cc:	1b4d      	subs	r5, r1, r5
100143ce:	42a9      	cmp	r1, r5
100143d0:	4189      	sbcs	r1, r1
100143d2:	1bc7      	subs	r7, r0, r7
100143d4:	4249      	negs	r1, r1
100143d6:	1a7a      	subs	r2, r7, r1
100143d8:	4690      	mov	r8, r2
100143da:	469a      	mov	sl, r3
100143dc:	e73c      	b.n	10014258 <__aeabi_dsub+0x11c>
100143de:	4652      	mov	r2, sl
100143e0:	2301      	movs	r3, #1
100143e2:	2500      	movs	r5, #0
100143e4:	4013      	ands	r3, r2
100143e6:	2200      	movs	r2, #0
100143e8:	e6f5      	b.n	100141d6 <__aeabi_dsub+0x9a>
100143ea:	0028      	movs	r0, r5
100143ec:	f000 fa68 	bl	100148c0 <__clzsi2>
100143f0:	3020      	adds	r0, #32
100143f2:	0003      	movs	r3, r0
100143f4:	3b08      	subs	r3, #8
100143f6:	2b1f      	cmp	r3, #31
100143f8:	dc00      	bgt.n	100143fc <__aeabi_dsub+0x2c0>
100143fa:	e739      	b.n	10014270 <__aeabi_dsub+0x134>
100143fc:	002a      	movs	r2, r5
100143fe:	3828      	subs	r0, #40	; 0x28
10014400:	4082      	lsls	r2, r0
10014402:	2500      	movs	r5, #0
10014404:	429c      	cmp	r4, r3
10014406:	dc00      	bgt.n	1001440a <__aeabi_dsub+0x2ce>
10014408:	e73e      	b.n	10014288 <__aeabi_dsub+0x14c>
1001440a:	4f26      	ldr	r7, [pc, #152]	; (100144a4 <__aeabi_dsub+0x368>)
1001440c:	1ae4      	subs	r4, r4, r3
1001440e:	4017      	ands	r7, r2
10014410:	e6c0      	b.n	10014194 <__aeabi_dsub+0x58>
10014412:	4301      	orrs	r1, r0
10014414:	1e48      	subs	r0, r1, #1
10014416:	4181      	sbcs	r1, r0
10014418:	2200      	movs	r2, #0
1001441a:	b2c9      	uxtb	r1, r1
1001441c:	e710      	b.n	10014240 <__aeabi_dsub+0x104>
1001441e:	2e00      	cmp	r6, #0
10014420:	d000      	beq.n	10014424 <__aeabi_dsub+0x2e8>
10014422:	e0f1      	b.n	10014608 <__aeabi_dsub+0x4cc>
10014424:	1c62      	adds	r2, r4, #1
10014426:	4694      	mov	ip, r2
10014428:	0552      	lsls	r2, r2, #21
1001442a:	0d52      	lsrs	r2, r2, #21
1001442c:	2a01      	cmp	r2, #1
1001442e:	dc00      	bgt.n	10014432 <__aeabi_dsub+0x2f6>
10014430:	e0a0      	b.n	10014574 <__aeabi_dsub+0x438>
10014432:	4a1b      	ldr	r2, [pc, #108]	; (100144a0 <__aeabi_dsub+0x364>)
10014434:	4594      	cmp	ip, r2
10014436:	d100      	bne.n	1001443a <__aeabi_dsub+0x2fe>
10014438:	e0c5      	b.n	100145c6 <__aeabi_dsub+0x48a>
1001443a:	1869      	adds	r1, r5, r1
1001443c:	42a9      	cmp	r1, r5
1001443e:	4192      	sbcs	r2, r2
10014440:	183f      	adds	r7, r7, r0
10014442:	4252      	negs	r2, r2
10014444:	19d2      	adds	r2, r2, r7
10014446:	0849      	lsrs	r1, r1, #1
10014448:	07d5      	lsls	r5, r2, #31
1001444a:	430d      	orrs	r5, r1
1001444c:	0857      	lsrs	r7, r2, #1
1001444e:	4664      	mov	r4, ip
10014450:	e6a0      	b.n	10014194 <__aeabi_dsub+0x58>
10014452:	4b13      	ldr	r3, [pc, #76]	; (100144a0 <__aeabi_dsub+0x364>)
10014454:	429c      	cmp	r4, r3
10014456:	d000      	beq.n	1001445a <__aeabi_dsub+0x31e>
10014458:	e6d9      	b.n	1001420e <__aeabi_dsub+0xd2>
1001445a:	e69b      	b.n	10014194 <__aeabi_dsub+0x58>
1001445c:	0011      	movs	r1, r2
1001445e:	3c1f      	subs	r4, #31
10014460:	40e1      	lsrs	r1, r4
10014462:	000c      	movs	r4, r1
10014464:	2b20      	cmp	r3, #32
10014466:	d100      	bne.n	1001446a <__aeabi_dsub+0x32e>
10014468:	e080      	b.n	1001456c <__aeabi_dsub+0x430>
1001446a:	2140      	movs	r1, #64	; 0x40
1001446c:	1acb      	subs	r3, r1, r3
1001446e:	409a      	lsls	r2, r3
10014470:	4315      	orrs	r5, r2
10014472:	1e6a      	subs	r2, r5, #1
10014474:	4195      	sbcs	r5, r2
10014476:	2700      	movs	r7, #0
10014478:	4325      	orrs	r5, r4
1001447a:	2400      	movs	r4, #0
1001447c:	e71f      	b.n	100142be <__aeabi_dsub+0x182>
1001447e:	4663      	mov	r3, ip
10014480:	0002      	movs	r2, r0
10014482:	3b20      	subs	r3, #32
10014484:	40da      	lsrs	r2, r3
10014486:	4663      	mov	r3, ip
10014488:	2b20      	cmp	r3, #32
1001448a:	d071      	beq.n	10014570 <__aeabi_dsub+0x434>
1001448c:	2340      	movs	r3, #64	; 0x40
1001448e:	4666      	mov	r6, ip
10014490:	1b9b      	subs	r3, r3, r6
10014492:	4098      	lsls	r0, r3
10014494:	4301      	orrs	r1, r0
10014496:	1e48      	subs	r0, r1, #1
10014498:	4181      	sbcs	r1, r0
1001449a:	4311      	orrs	r1, r2
1001449c:	2200      	movs	r2, #0
1001449e:	e6cf      	b.n	10014240 <__aeabi_dsub+0x104>
100144a0:	000007ff 	.word	0x000007ff
100144a4:	ff7fffff 	.word	0xff7fffff
100144a8:	800fffff 	.word	0x800fffff
100144ac:	2c00      	cmp	r4, #0
100144ae:	d048      	beq.n	10014542 <__aeabi_dsub+0x406>
100144b0:	4cca      	ldr	r4, [pc, #808]	; (100147dc <__aeabi_dsub+0x6a0>)
100144b2:	42a2      	cmp	r2, r4
100144b4:	d100      	bne.n	100144b8 <__aeabi_dsub+0x37c>
100144b6:	e0a2      	b.n	100145fe <__aeabi_dsub+0x4c2>
100144b8:	4274      	negs	r4, r6
100144ba:	46a1      	mov	r9, r4
100144bc:	2480      	movs	r4, #128	; 0x80
100144be:	0424      	lsls	r4, r4, #16
100144c0:	4327      	orrs	r7, r4
100144c2:	464c      	mov	r4, r9
100144c4:	2c38      	cmp	r4, #56	; 0x38
100144c6:	dd00      	ble.n	100144ca <__aeabi_dsub+0x38e>
100144c8:	e0db      	b.n	10014682 <__aeabi_dsub+0x546>
100144ca:	2c1f      	cmp	r4, #31
100144cc:	dd00      	ble.n	100144d0 <__aeabi_dsub+0x394>
100144ce:	e144      	b.n	1001475a <__aeabi_dsub+0x61e>
100144d0:	464e      	mov	r6, r9
100144d2:	2420      	movs	r4, #32
100144d4:	1ba4      	subs	r4, r4, r6
100144d6:	003e      	movs	r6, r7
100144d8:	40a6      	lsls	r6, r4
100144da:	46a2      	mov	sl, r4
100144dc:	46b0      	mov	r8, r6
100144de:	464c      	mov	r4, r9
100144e0:	002e      	movs	r6, r5
100144e2:	40e6      	lsrs	r6, r4
100144e4:	46b4      	mov	ip, r6
100144e6:	4646      	mov	r6, r8
100144e8:	4664      	mov	r4, ip
100144ea:	4326      	orrs	r6, r4
100144ec:	4654      	mov	r4, sl
100144ee:	40a5      	lsls	r5, r4
100144f0:	1e6c      	subs	r4, r5, #1
100144f2:	41a5      	sbcs	r5, r4
100144f4:	0034      	movs	r4, r6
100144f6:	432c      	orrs	r4, r5
100144f8:	464d      	mov	r5, r9
100144fa:	40ef      	lsrs	r7, r5
100144fc:	1b0d      	subs	r5, r1, r4
100144fe:	e028      	b.n	10014552 <__aeabi_dsub+0x416>
10014500:	464a      	mov	r2, r9
10014502:	4643      	mov	r3, r8
10014504:	464d      	mov	r5, r9
10014506:	431a      	orrs	r2, r3
10014508:	d000      	beq.n	1001450c <__aeabi_dsub+0x3d0>
1001450a:	e6a5      	b.n	10014258 <__aeabi_dsub+0x11c>
1001450c:	2300      	movs	r3, #0
1001450e:	2400      	movs	r4, #0
10014510:	2500      	movs	r5, #0
10014512:	e6de      	b.n	100142d2 <__aeabi_dsub+0x196>
10014514:	2a1f      	cmp	r2, #31
10014516:	dc5a      	bgt.n	100145ce <__aeabi_dsub+0x492>
10014518:	4666      	mov	r6, ip
1001451a:	2220      	movs	r2, #32
1001451c:	1b92      	subs	r2, r2, r6
1001451e:	0006      	movs	r6, r0
10014520:	4096      	lsls	r6, r2
10014522:	4691      	mov	r9, r2
10014524:	46b0      	mov	r8, r6
10014526:	4662      	mov	r2, ip
10014528:	000e      	movs	r6, r1
1001452a:	40d6      	lsrs	r6, r2
1001452c:	4642      	mov	r2, r8
1001452e:	4316      	orrs	r6, r2
10014530:	464a      	mov	r2, r9
10014532:	4091      	lsls	r1, r2
10014534:	1e4a      	subs	r2, r1, #1
10014536:	4191      	sbcs	r1, r2
10014538:	0002      	movs	r2, r0
1001453a:	4660      	mov	r0, ip
1001453c:	4331      	orrs	r1, r6
1001453e:	40c2      	lsrs	r2, r0
10014540:	e6e4      	b.n	1001430c <__aeabi_dsub+0x1d0>
10014542:	003c      	movs	r4, r7
10014544:	432c      	orrs	r4, r5
10014546:	d05a      	beq.n	100145fe <__aeabi_dsub+0x4c2>
10014548:	43f4      	mvns	r4, r6
1001454a:	46a1      	mov	r9, r4
1001454c:	2c00      	cmp	r4, #0
1001454e:	d152      	bne.n	100145f6 <__aeabi_dsub+0x4ba>
10014550:	1b4d      	subs	r5, r1, r5
10014552:	42a9      	cmp	r1, r5
10014554:	4189      	sbcs	r1, r1
10014556:	1bc7      	subs	r7, r0, r7
10014558:	4249      	negs	r1, r1
1001455a:	1a7f      	subs	r7, r7, r1
1001455c:	0014      	movs	r4, r2
1001455e:	469a      	mov	sl, r3
10014560:	e675      	b.n	1001424e <__aeabi_dsub+0x112>
10014562:	4a9e      	ldr	r2, [pc, #632]	; (100147dc <__aeabi_dsub+0x6a0>)
10014564:	4294      	cmp	r4, r2
10014566:	d000      	beq.n	1001456a <__aeabi_dsub+0x42e>
10014568:	e6c7      	b.n	100142fa <__aeabi_dsub+0x1be>
1001456a:	e613      	b.n	10014194 <__aeabi_dsub+0x58>
1001456c:	2200      	movs	r2, #0
1001456e:	e77f      	b.n	10014470 <__aeabi_dsub+0x334>
10014570:	2000      	movs	r0, #0
10014572:	e78f      	b.n	10014494 <__aeabi_dsub+0x358>
10014574:	2c00      	cmp	r4, #0
10014576:	d000      	beq.n	1001457a <__aeabi_dsub+0x43e>
10014578:	e0c8      	b.n	1001470c <__aeabi_dsub+0x5d0>
1001457a:	003b      	movs	r3, r7
1001457c:	432b      	orrs	r3, r5
1001457e:	d100      	bne.n	10014582 <__aeabi_dsub+0x446>
10014580:	e10f      	b.n	100147a2 <__aeabi_dsub+0x666>
10014582:	0003      	movs	r3, r0
10014584:	430b      	orrs	r3, r1
10014586:	d100      	bne.n	1001458a <__aeabi_dsub+0x44e>
10014588:	e604      	b.n	10014194 <__aeabi_dsub+0x58>
1001458a:	1869      	adds	r1, r5, r1
1001458c:	42a9      	cmp	r1, r5
1001458e:	419b      	sbcs	r3, r3
10014590:	183f      	adds	r7, r7, r0
10014592:	425b      	negs	r3, r3
10014594:	19df      	adds	r7, r3, r7
10014596:	023b      	lsls	r3, r7, #8
10014598:	d400      	bmi.n	1001459c <__aeabi_dsub+0x460>
1001459a:	e11a      	b.n	100147d2 <__aeabi_dsub+0x696>
1001459c:	4b90      	ldr	r3, [pc, #576]	; (100147e0 <__aeabi_dsub+0x6a4>)
1001459e:	000d      	movs	r5, r1
100145a0:	401f      	ands	r7, r3
100145a2:	4664      	mov	r4, ip
100145a4:	e5f6      	b.n	10014194 <__aeabi_dsub+0x58>
100145a6:	469a      	mov	sl, r3
100145a8:	e689      	b.n	100142be <__aeabi_dsub+0x182>
100145aa:	003a      	movs	r2, r7
100145ac:	432a      	orrs	r2, r5
100145ae:	2c00      	cmp	r4, #0
100145b0:	d15c      	bne.n	1001466c <__aeabi_dsub+0x530>
100145b2:	2a00      	cmp	r2, #0
100145b4:	d175      	bne.n	100146a2 <__aeabi_dsub+0x566>
100145b6:	0002      	movs	r2, r0
100145b8:	430a      	orrs	r2, r1
100145ba:	d100      	bne.n	100145be <__aeabi_dsub+0x482>
100145bc:	e0ca      	b.n	10014754 <__aeabi_dsub+0x618>
100145be:	0007      	movs	r7, r0
100145c0:	000d      	movs	r5, r1
100145c2:	469a      	mov	sl, r3
100145c4:	e5e6      	b.n	10014194 <__aeabi_dsub+0x58>
100145c6:	4664      	mov	r4, ip
100145c8:	2200      	movs	r2, #0
100145ca:	2500      	movs	r5, #0
100145cc:	e681      	b.n	100142d2 <__aeabi_dsub+0x196>
100145ce:	4662      	mov	r2, ip
100145d0:	0006      	movs	r6, r0
100145d2:	3a20      	subs	r2, #32
100145d4:	40d6      	lsrs	r6, r2
100145d6:	4662      	mov	r2, ip
100145d8:	46b0      	mov	r8, r6
100145da:	2a20      	cmp	r2, #32
100145dc:	d100      	bne.n	100145e0 <__aeabi_dsub+0x4a4>
100145de:	e0b7      	b.n	10014750 <__aeabi_dsub+0x614>
100145e0:	2240      	movs	r2, #64	; 0x40
100145e2:	4666      	mov	r6, ip
100145e4:	1b92      	subs	r2, r2, r6
100145e6:	4090      	lsls	r0, r2
100145e8:	4301      	orrs	r1, r0
100145ea:	4642      	mov	r2, r8
100145ec:	1e48      	subs	r0, r1, #1
100145ee:	4181      	sbcs	r1, r0
100145f0:	4311      	orrs	r1, r2
100145f2:	2200      	movs	r2, #0
100145f4:	e68a      	b.n	1001430c <__aeabi_dsub+0x1d0>
100145f6:	4c79      	ldr	r4, [pc, #484]	; (100147dc <__aeabi_dsub+0x6a0>)
100145f8:	42a2      	cmp	r2, r4
100145fa:	d000      	beq.n	100145fe <__aeabi_dsub+0x4c2>
100145fc:	e761      	b.n	100144c2 <__aeabi_dsub+0x386>
100145fe:	0007      	movs	r7, r0
10014600:	000d      	movs	r5, r1
10014602:	0014      	movs	r4, r2
10014604:	469a      	mov	sl, r3
10014606:	e5c5      	b.n	10014194 <__aeabi_dsub+0x58>
10014608:	2c00      	cmp	r4, #0
1001460a:	d141      	bne.n	10014690 <__aeabi_dsub+0x554>
1001460c:	003c      	movs	r4, r7
1001460e:	432c      	orrs	r4, r5
10014610:	d078      	beq.n	10014704 <__aeabi_dsub+0x5c8>
10014612:	43f4      	mvns	r4, r6
10014614:	46a1      	mov	r9, r4
10014616:	2c00      	cmp	r4, #0
10014618:	d020      	beq.n	1001465c <__aeabi_dsub+0x520>
1001461a:	4c70      	ldr	r4, [pc, #448]	; (100147dc <__aeabi_dsub+0x6a0>)
1001461c:	42a2      	cmp	r2, r4
1001461e:	d071      	beq.n	10014704 <__aeabi_dsub+0x5c8>
10014620:	464c      	mov	r4, r9
10014622:	2c38      	cmp	r4, #56	; 0x38
10014624:	dd00      	ble.n	10014628 <__aeabi_dsub+0x4ec>
10014626:	e0b2      	b.n	1001478e <__aeabi_dsub+0x652>
10014628:	2c1f      	cmp	r4, #31
1001462a:	dd00      	ble.n	1001462e <__aeabi_dsub+0x4f2>
1001462c:	e0bc      	b.n	100147a8 <__aeabi_dsub+0x66c>
1001462e:	2620      	movs	r6, #32
10014630:	1b34      	subs	r4, r6, r4
10014632:	46a2      	mov	sl, r4
10014634:	003c      	movs	r4, r7
10014636:	4656      	mov	r6, sl
10014638:	40b4      	lsls	r4, r6
1001463a:	464e      	mov	r6, r9
1001463c:	46a0      	mov	r8, r4
1001463e:	002c      	movs	r4, r5
10014640:	40f4      	lsrs	r4, r6
10014642:	46a4      	mov	ip, r4
10014644:	4644      	mov	r4, r8
10014646:	4666      	mov	r6, ip
10014648:	4334      	orrs	r4, r6
1001464a:	46a4      	mov	ip, r4
1001464c:	4654      	mov	r4, sl
1001464e:	40a5      	lsls	r5, r4
10014650:	4664      	mov	r4, ip
10014652:	1e6e      	subs	r6, r5, #1
10014654:	41b5      	sbcs	r5, r6
10014656:	4325      	orrs	r5, r4
10014658:	464c      	mov	r4, r9
1001465a:	40e7      	lsrs	r7, r4
1001465c:	186d      	adds	r5, r5, r1
1001465e:	428d      	cmp	r5, r1
10014660:	4189      	sbcs	r1, r1
10014662:	183f      	adds	r7, r7, r0
10014664:	4249      	negs	r1, r1
10014666:	19cf      	adds	r7, r1, r7
10014668:	0014      	movs	r4, r2
1001466a:	e656      	b.n	1001431a <__aeabi_dsub+0x1de>
1001466c:	2a00      	cmp	r2, #0
1001466e:	d12f      	bne.n	100146d0 <__aeabi_dsub+0x594>
10014670:	0002      	movs	r2, r0
10014672:	430a      	orrs	r2, r1
10014674:	d100      	bne.n	10014678 <__aeabi_dsub+0x53c>
10014676:	e084      	b.n	10014782 <__aeabi_dsub+0x646>
10014678:	0007      	movs	r7, r0
1001467a:	000d      	movs	r5, r1
1001467c:	469a      	mov	sl, r3
1001467e:	4c57      	ldr	r4, [pc, #348]	; (100147dc <__aeabi_dsub+0x6a0>)
10014680:	e588      	b.n	10014194 <__aeabi_dsub+0x58>
10014682:	433d      	orrs	r5, r7
10014684:	1e6f      	subs	r7, r5, #1
10014686:	41bd      	sbcs	r5, r7
10014688:	b2ec      	uxtb	r4, r5
1001468a:	2700      	movs	r7, #0
1001468c:	1b0d      	subs	r5, r1, r4
1001468e:	e760      	b.n	10014552 <__aeabi_dsub+0x416>
10014690:	4c52      	ldr	r4, [pc, #328]	; (100147dc <__aeabi_dsub+0x6a0>)
10014692:	42a2      	cmp	r2, r4
10014694:	d036      	beq.n	10014704 <__aeabi_dsub+0x5c8>
10014696:	4274      	negs	r4, r6
10014698:	2680      	movs	r6, #128	; 0x80
1001469a:	0436      	lsls	r6, r6, #16
1001469c:	46a1      	mov	r9, r4
1001469e:	4337      	orrs	r7, r6
100146a0:	e7be      	b.n	10014620 <__aeabi_dsub+0x4e4>
100146a2:	0002      	movs	r2, r0
100146a4:	430a      	orrs	r2, r1
100146a6:	d100      	bne.n	100146aa <__aeabi_dsub+0x56e>
100146a8:	e574      	b.n	10014194 <__aeabi_dsub+0x58>
100146aa:	1a6a      	subs	r2, r5, r1
100146ac:	4690      	mov	r8, r2
100146ae:	4545      	cmp	r5, r8
100146b0:	41b6      	sbcs	r6, r6
100146b2:	1a3a      	subs	r2, r7, r0
100146b4:	4276      	negs	r6, r6
100146b6:	1b92      	subs	r2, r2, r6
100146b8:	4694      	mov	ip, r2
100146ba:	0212      	lsls	r2, r2, #8
100146bc:	d400      	bmi.n	100146c0 <__aeabi_dsub+0x584>
100146be:	e5f7      	b.n	100142b0 <__aeabi_dsub+0x174>
100146c0:	1b4d      	subs	r5, r1, r5
100146c2:	42a9      	cmp	r1, r5
100146c4:	4189      	sbcs	r1, r1
100146c6:	1bc7      	subs	r7, r0, r7
100146c8:	4249      	negs	r1, r1
100146ca:	1a7f      	subs	r7, r7, r1
100146cc:	469a      	mov	sl, r3
100146ce:	e561      	b.n	10014194 <__aeabi_dsub+0x58>
100146d0:	0002      	movs	r2, r0
100146d2:	430a      	orrs	r2, r1
100146d4:	d03a      	beq.n	1001474c <__aeabi_dsub+0x610>
100146d6:	08ed      	lsrs	r5, r5, #3
100146d8:	077c      	lsls	r4, r7, #29
100146da:	432c      	orrs	r4, r5
100146dc:	2580      	movs	r5, #128	; 0x80
100146de:	08fa      	lsrs	r2, r7, #3
100146e0:	032d      	lsls	r5, r5, #12
100146e2:	422a      	tst	r2, r5
100146e4:	d008      	beq.n	100146f8 <__aeabi_dsub+0x5bc>
100146e6:	08c7      	lsrs	r7, r0, #3
100146e8:	422f      	tst	r7, r5
100146ea:	d105      	bne.n	100146f8 <__aeabi_dsub+0x5bc>
100146ec:	0745      	lsls	r5, r0, #29
100146ee:	002c      	movs	r4, r5
100146f0:	003a      	movs	r2, r7
100146f2:	469a      	mov	sl, r3
100146f4:	08c9      	lsrs	r1, r1, #3
100146f6:	430c      	orrs	r4, r1
100146f8:	0f67      	lsrs	r7, r4, #29
100146fa:	00d2      	lsls	r2, r2, #3
100146fc:	00e5      	lsls	r5, r4, #3
100146fe:	4317      	orrs	r7, r2
10014700:	4c36      	ldr	r4, [pc, #216]	; (100147dc <__aeabi_dsub+0x6a0>)
10014702:	e547      	b.n	10014194 <__aeabi_dsub+0x58>
10014704:	0007      	movs	r7, r0
10014706:	000d      	movs	r5, r1
10014708:	0014      	movs	r4, r2
1001470a:	e543      	b.n	10014194 <__aeabi_dsub+0x58>
1001470c:	003a      	movs	r2, r7
1001470e:	432a      	orrs	r2, r5
10014710:	d043      	beq.n	1001479a <__aeabi_dsub+0x65e>
10014712:	0002      	movs	r2, r0
10014714:	430a      	orrs	r2, r1
10014716:	d019      	beq.n	1001474c <__aeabi_dsub+0x610>
10014718:	08ed      	lsrs	r5, r5, #3
1001471a:	077c      	lsls	r4, r7, #29
1001471c:	432c      	orrs	r4, r5
1001471e:	2580      	movs	r5, #128	; 0x80
10014720:	08fa      	lsrs	r2, r7, #3
10014722:	032d      	lsls	r5, r5, #12
10014724:	422a      	tst	r2, r5
10014726:	d007      	beq.n	10014738 <__aeabi_dsub+0x5fc>
10014728:	08c6      	lsrs	r6, r0, #3
1001472a:	422e      	tst	r6, r5
1001472c:	d104      	bne.n	10014738 <__aeabi_dsub+0x5fc>
1001472e:	0747      	lsls	r7, r0, #29
10014730:	003c      	movs	r4, r7
10014732:	0032      	movs	r2, r6
10014734:	08c9      	lsrs	r1, r1, #3
10014736:	430c      	orrs	r4, r1
10014738:	00d7      	lsls	r7, r2, #3
1001473a:	0f62      	lsrs	r2, r4, #29
1001473c:	00e5      	lsls	r5, r4, #3
1001473e:	4317      	orrs	r7, r2
10014740:	469a      	mov	sl, r3
10014742:	4c26      	ldr	r4, [pc, #152]	; (100147dc <__aeabi_dsub+0x6a0>)
10014744:	e526      	b.n	10014194 <__aeabi_dsub+0x58>
10014746:	2200      	movs	r2, #0
10014748:	2500      	movs	r5, #0
1001474a:	e544      	b.n	100141d6 <__aeabi_dsub+0x9a>
1001474c:	4c23      	ldr	r4, [pc, #140]	; (100147dc <__aeabi_dsub+0x6a0>)
1001474e:	e521      	b.n	10014194 <__aeabi_dsub+0x58>
10014750:	2000      	movs	r0, #0
10014752:	e749      	b.n	100145e8 <__aeabi_dsub+0x4ac>
10014754:	2300      	movs	r3, #0
10014756:	2500      	movs	r5, #0
10014758:	e5bb      	b.n	100142d2 <__aeabi_dsub+0x196>
1001475a:	464c      	mov	r4, r9
1001475c:	003e      	movs	r6, r7
1001475e:	3c20      	subs	r4, #32
10014760:	40e6      	lsrs	r6, r4
10014762:	464c      	mov	r4, r9
10014764:	46b4      	mov	ip, r6
10014766:	2c20      	cmp	r4, #32
10014768:	d031      	beq.n	100147ce <__aeabi_dsub+0x692>
1001476a:	2440      	movs	r4, #64	; 0x40
1001476c:	464e      	mov	r6, r9
1001476e:	1ba6      	subs	r6, r4, r6
10014770:	40b7      	lsls	r7, r6
10014772:	433d      	orrs	r5, r7
10014774:	1e6c      	subs	r4, r5, #1
10014776:	41a5      	sbcs	r5, r4
10014778:	4664      	mov	r4, ip
1001477a:	432c      	orrs	r4, r5
1001477c:	2700      	movs	r7, #0
1001477e:	1b0d      	subs	r5, r1, r4
10014780:	e6e7      	b.n	10014552 <__aeabi_dsub+0x416>
10014782:	2280      	movs	r2, #128	; 0x80
10014784:	2300      	movs	r3, #0
10014786:	0312      	lsls	r2, r2, #12
10014788:	4c14      	ldr	r4, [pc, #80]	; (100147dc <__aeabi_dsub+0x6a0>)
1001478a:	2500      	movs	r5, #0
1001478c:	e5a1      	b.n	100142d2 <__aeabi_dsub+0x196>
1001478e:	433d      	orrs	r5, r7
10014790:	1e6f      	subs	r7, r5, #1
10014792:	41bd      	sbcs	r5, r7
10014794:	2700      	movs	r7, #0
10014796:	b2ed      	uxtb	r5, r5
10014798:	e760      	b.n	1001465c <__aeabi_dsub+0x520>
1001479a:	0007      	movs	r7, r0
1001479c:	000d      	movs	r5, r1
1001479e:	4c0f      	ldr	r4, [pc, #60]	; (100147dc <__aeabi_dsub+0x6a0>)
100147a0:	e4f8      	b.n	10014194 <__aeabi_dsub+0x58>
100147a2:	0007      	movs	r7, r0
100147a4:	000d      	movs	r5, r1
100147a6:	e4f5      	b.n	10014194 <__aeabi_dsub+0x58>
100147a8:	464e      	mov	r6, r9
100147aa:	003c      	movs	r4, r7
100147ac:	3e20      	subs	r6, #32
100147ae:	40f4      	lsrs	r4, r6
100147b0:	46a0      	mov	r8, r4
100147b2:	464c      	mov	r4, r9
100147b4:	2c20      	cmp	r4, #32
100147b6:	d00e      	beq.n	100147d6 <__aeabi_dsub+0x69a>
100147b8:	2440      	movs	r4, #64	; 0x40
100147ba:	464e      	mov	r6, r9
100147bc:	1ba4      	subs	r4, r4, r6
100147be:	40a7      	lsls	r7, r4
100147c0:	433d      	orrs	r5, r7
100147c2:	1e6f      	subs	r7, r5, #1
100147c4:	41bd      	sbcs	r5, r7
100147c6:	4644      	mov	r4, r8
100147c8:	2700      	movs	r7, #0
100147ca:	4325      	orrs	r5, r4
100147cc:	e746      	b.n	1001465c <__aeabi_dsub+0x520>
100147ce:	2700      	movs	r7, #0
100147d0:	e7cf      	b.n	10014772 <__aeabi_dsub+0x636>
100147d2:	000d      	movs	r5, r1
100147d4:	e573      	b.n	100142be <__aeabi_dsub+0x182>
100147d6:	2700      	movs	r7, #0
100147d8:	e7f2      	b.n	100147c0 <__aeabi_dsub+0x684>
100147da:	46c0      	nop			; (mov r8, r8)
100147dc:	000007ff 	.word	0x000007ff
100147e0:	ff7fffff 	.word	0xff7fffff

100147e4 <__aeabi_d2iz>:
100147e4:	030b      	lsls	r3, r1, #12
100147e6:	b530      	push	{r4, r5, lr}
100147e8:	4d13      	ldr	r5, [pc, #76]	; (10014838 <__aeabi_d2iz+0x54>)
100147ea:	0b1a      	lsrs	r2, r3, #12
100147ec:	004b      	lsls	r3, r1, #1
100147ee:	0d5b      	lsrs	r3, r3, #21
100147f0:	0fc9      	lsrs	r1, r1, #31
100147f2:	2400      	movs	r4, #0
100147f4:	42ab      	cmp	r3, r5
100147f6:	dd11      	ble.n	1001481c <__aeabi_d2iz+0x38>
100147f8:	4c10      	ldr	r4, [pc, #64]	; (1001483c <__aeabi_d2iz+0x58>)
100147fa:	42a3      	cmp	r3, r4
100147fc:	dc10      	bgt.n	10014820 <__aeabi_d2iz+0x3c>
100147fe:	2480      	movs	r4, #128	; 0x80
10014800:	0364      	lsls	r4, r4, #13
10014802:	4322      	orrs	r2, r4
10014804:	4c0e      	ldr	r4, [pc, #56]	; (10014840 <__aeabi_d2iz+0x5c>)
10014806:	1ae4      	subs	r4, r4, r3
10014808:	2c1f      	cmp	r4, #31
1001480a:	dd0c      	ble.n	10014826 <__aeabi_d2iz+0x42>
1001480c:	480d      	ldr	r0, [pc, #52]	; (10014844 <__aeabi_d2iz+0x60>)
1001480e:	1ac3      	subs	r3, r0, r3
10014810:	40da      	lsrs	r2, r3
10014812:	0013      	movs	r3, r2
10014814:	425c      	negs	r4, r3
10014816:	2900      	cmp	r1, #0
10014818:	d100      	bne.n	1001481c <__aeabi_d2iz+0x38>
1001481a:	001c      	movs	r4, r3
1001481c:	0020      	movs	r0, r4
1001481e:	bd30      	pop	{r4, r5, pc}
10014820:	4b09      	ldr	r3, [pc, #36]	; (10014848 <__aeabi_d2iz+0x64>)
10014822:	18cc      	adds	r4, r1, r3
10014824:	e7fa      	b.n	1001481c <__aeabi_d2iz+0x38>
10014826:	40e0      	lsrs	r0, r4
10014828:	4c08      	ldr	r4, [pc, #32]	; (1001484c <__aeabi_d2iz+0x68>)
1001482a:	46a4      	mov	ip, r4
1001482c:	4463      	add	r3, ip
1001482e:	409a      	lsls	r2, r3
10014830:	0013      	movs	r3, r2
10014832:	4303      	orrs	r3, r0
10014834:	e7ee      	b.n	10014814 <__aeabi_d2iz+0x30>
10014836:	46c0      	nop			; (mov r8, r8)
10014838:	000003fe 	.word	0x000003fe
1001483c:	0000041d 	.word	0x0000041d
10014840:	00000433 	.word	0x00000433
10014844:	00000413 	.word	0x00000413
10014848:	7fffffff 	.word	0x7fffffff
1001484c:	fffffbed 	.word	0xfffffbed

10014850 <__aeabi_ui2d>:
10014850:	b570      	push	{r4, r5, r6, lr}
10014852:	1e05      	subs	r5, r0, #0
10014854:	d028      	beq.n	100148a8 <__aeabi_ui2d+0x58>
10014856:	f000 f833 	bl	100148c0 <__clzsi2>
1001485a:	4b15      	ldr	r3, [pc, #84]	; (100148b0 <__aeabi_ui2d+0x60>)
1001485c:	4a15      	ldr	r2, [pc, #84]	; (100148b4 <__aeabi_ui2d+0x64>)
1001485e:	1a1b      	subs	r3, r3, r0
10014860:	1ad2      	subs	r2, r2, r3
10014862:	2a1f      	cmp	r2, #31
10014864:	dd16      	ble.n	10014894 <__aeabi_ui2d+0x44>
10014866:	002c      	movs	r4, r5
10014868:	4a13      	ldr	r2, [pc, #76]	; (100148b8 <__aeabi_ui2d+0x68>)
1001486a:	2500      	movs	r5, #0
1001486c:	1ad2      	subs	r2, r2, r3
1001486e:	4094      	lsls	r4, r2
10014870:	055a      	lsls	r2, r3, #21
10014872:	0324      	lsls	r4, r4, #12
10014874:	0b24      	lsrs	r4, r4, #12
10014876:	0d52      	lsrs	r2, r2, #21
10014878:	2100      	movs	r1, #0
1001487a:	0324      	lsls	r4, r4, #12
1001487c:	0d0b      	lsrs	r3, r1, #20
1001487e:	0b24      	lsrs	r4, r4, #12
10014880:	051b      	lsls	r3, r3, #20
10014882:	4323      	orrs	r3, r4
10014884:	4c0d      	ldr	r4, [pc, #52]	; (100148bc <__aeabi_ui2d+0x6c>)
10014886:	0512      	lsls	r2, r2, #20
10014888:	4023      	ands	r3, r4
1001488a:	4313      	orrs	r3, r2
1001488c:	005b      	lsls	r3, r3, #1
1001488e:	0028      	movs	r0, r5
10014890:	0859      	lsrs	r1, r3, #1
10014892:	bd70      	pop	{r4, r5, r6, pc}
10014894:	210b      	movs	r1, #11
10014896:	002c      	movs	r4, r5
10014898:	1a08      	subs	r0, r1, r0
1001489a:	40c4      	lsrs	r4, r0
1001489c:	4095      	lsls	r5, r2
1001489e:	0324      	lsls	r4, r4, #12
100148a0:	055a      	lsls	r2, r3, #21
100148a2:	0b24      	lsrs	r4, r4, #12
100148a4:	0d52      	lsrs	r2, r2, #21
100148a6:	e7e7      	b.n	10014878 <__aeabi_ui2d+0x28>
100148a8:	2200      	movs	r2, #0
100148aa:	2400      	movs	r4, #0
100148ac:	e7e4      	b.n	10014878 <__aeabi_ui2d+0x28>
100148ae:	46c0      	nop			; (mov r8, r8)
100148b0:	0000041e 	.word	0x0000041e
100148b4:	00000433 	.word	0x00000433
100148b8:	00000413 	.word	0x00000413
100148bc:	800fffff 	.word	0x800fffff

100148c0 <__clzsi2>:
100148c0:	211c      	movs	r1, #28
100148c2:	2301      	movs	r3, #1
100148c4:	041b      	lsls	r3, r3, #16
100148c6:	4298      	cmp	r0, r3
100148c8:	d301      	bcc.n	100148ce <__clzsi2+0xe>
100148ca:	0c00      	lsrs	r0, r0, #16
100148cc:	3910      	subs	r1, #16
100148ce:	0a1b      	lsrs	r3, r3, #8
100148d0:	4298      	cmp	r0, r3
100148d2:	d301      	bcc.n	100148d8 <__clzsi2+0x18>
100148d4:	0a00      	lsrs	r0, r0, #8
100148d6:	3908      	subs	r1, #8
100148d8:	091b      	lsrs	r3, r3, #4
100148da:	4298      	cmp	r0, r3
100148dc:	d301      	bcc.n	100148e2 <__clzsi2+0x22>
100148de:	0900      	lsrs	r0, r0, #4
100148e0:	3904      	subs	r1, #4
100148e2:	a202      	add	r2, pc, #8	; (adr r2, 100148ec <__clzsi2+0x2c>)
100148e4:	5c10      	ldrb	r0, [r2, r0]
100148e6:	1840      	adds	r0, r0, r1
100148e8:	4770      	bx	lr
100148ea:	46c0      	nop			; (mov r8, r8)
100148ec:	02020304 	.word	0x02020304
100148f0:	01010101 	.word	0x01010101
	...

100148fc <__libc_init_array>:
100148fc:	4b0e      	ldr	r3, [pc, #56]	; (10014938 <__libc_init_array+0x3c>)
100148fe:	b570      	push	{r4, r5, r6, lr}
10014900:	2500      	movs	r5, #0
10014902:	001e      	movs	r6, r3
10014904:	4c0d      	ldr	r4, [pc, #52]	; (1001493c <__libc_init_array+0x40>)
10014906:	1ae4      	subs	r4, r4, r3
10014908:	10a4      	asrs	r4, r4, #2
1001490a:	42a5      	cmp	r5, r4
1001490c:	d004      	beq.n	10014918 <__libc_init_array+0x1c>
1001490e:	00ab      	lsls	r3, r5, #2
10014910:	58f3      	ldr	r3, [r6, r3]
10014912:	4798      	blx	r3
10014914:	3501      	adds	r5, #1
10014916:	e7f8      	b.n	1001490a <__libc_init_array+0xe>
10014918:	f003 f9da 	bl	10017cd0 <_init>
1001491c:	4b08      	ldr	r3, [pc, #32]	; (10014940 <__libc_init_array+0x44>)
1001491e:	2500      	movs	r5, #0
10014920:	001e      	movs	r6, r3
10014922:	4c08      	ldr	r4, [pc, #32]	; (10014944 <__libc_init_array+0x48>)
10014924:	1ae4      	subs	r4, r4, r3
10014926:	10a4      	asrs	r4, r4, #2
10014928:	42a5      	cmp	r5, r4
1001492a:	d004      	beq.n	10014936 <__libc_init_array+0x3a>
1001492c:	00ab      	lsls	r3, r5, #2
1001492e:	58f3      	ldr	r3, [r6, r3]
10014930:	4798      	blx	r3
10014932:	3501      	adds	r5, #1
10014934:	e7f8      	b.n	10014928 <__libc_init_array+0x2c>
10014936:	bd70      	pop	{r4, r5, r6, pc}
10014938:	10017cdc 	.word	0x10017cdc
1001493c:	10017cdc 	.word	0x10017cdc
10014940:	10017cdc 	.word	0x10017cdc
10014944:	10017ce0 	.word	0x10017ce0

10014948 <malloc>:
10014948:	b510      	push	{r4, lr}
1001494a:	4b03      	ldr	r3, [pc, #12]	; (10014958 <malloc+0x10>)
1001494c:	0001      	movs	r1, r0
1001494e:	6818      	ldr	r0, [r3, #0]
10014950:	f000 f86a 	bl	10014a28 <_malloc_r>
10014954:	bd10      	pop	{r4, pc}
10014956:	46c0      	nop			; (mov r8, r8)
10014958:	10017d98 	.word	0x10017d98

1001495c <memcmp>:
1001495c:	b530      	push	{r4, r5, lr}
1001495e:	2400      	movs	r4, #0
10014960:	42a2      	cmp	r2, r4
10014962:	d008      	beq.n	10014976 <memcmp+0x1a>
10014964:	5d03      	ldrb	r3, [r0, r4]
10014966:	1c65      	adds	r5, r4, #1
10014968:	5d0c      	ldrb	r4, [r1, r4]
1001496a:	42a3      	cmp	r3, r4
1001496c:	d001      	beq.n	10014972 <memcmp+0x16>
1001496e:	1b18      	subs	r0, r3, r4
10014970:	e002      	b.n	10014978 <memcmp+0x1c>
10014972:	002c      	movs	r4, r5
10014974:	e7f4      	b.n	10014960 <memcmp+0x4>
10014976:	2000      	movs	r0, #0
10014978:	bd30      	pop	{r4, r5, pc}

1001497a <memcpy>:
1001497a:	2300      	movs	r3, #0
1001497c:	b510      	push	{r4, lr}
1001497e:	429a      	cmp	r2, r3
10014980:	d003      	beq.n	1001498a <memcpy+0x10>
10014982:	5ccc      	ldrb	r4, [r1, r3]
10014984:	54c4      	strb	r4, [r0, r3]
10014986:	3301      	adds	r3, #1
10014988:	e7f9      	b.n	1001497e <memcpy+0x4>
1001498a:	bd10      	pop	{r4, pc}

1001498c <memset>:
1001498c:	0003      	movs	r3, r0
1001498e:	1882      	adds	r2, r0, r2
10014990:	4293      	cmp	r3, r2
10014992:	d002      	beq.n	1001499a <memset+0xe>
10014994:	7019      	strb	r1, [r3, #0]
10014996:	3301      	adds	r3, #1
10014998:	e7fa      	b.n	10014990 <memset+0x4>
1001499a:	4770      	bx	lr

1001499c <_free_r>:
1001499c:	b530      	push	{r4, r5, lr}
1001499e:	2900      	cmp	r1, #0
100149a0:	d03e      	beq.n	10014a20 <_free_r+0x84>
100149a2:	3904      	subs	r1, #4
100149a4:	680b      	ldr	r3, [r1, #0]
100149a6:	2b00      	cmp	r3, #0
100149a8:	da00      	bge.n	100149ac <_free_r+0x10>
100149aa:	18c9      	adds	r1, r1, r3
100149ac:	4a1d      	ldr	r2, [pc, #116]	; (10014a24 <_free_r+0x88>)
100149ae:	6813      	ldr	r3, [r2, #0]
100149b0:	0014      	movs	r4, r2
100149b2:	2b00      	cmp	r3, #0
100149b4:	d102      	bne.n	100149bc <_free_r+0x20>
100149b6:	604b      	str	r3, [r1, #4]
100149b8:	6011      	str	r1, [r2, #0]
100149ba:	e031      	b.n	10014a20 <_free_r+0x84>
100149bc:	428b      	cmp	r3, r1
100149be:	d90d      	bls.n	100149dc <_free_r+0x40>
100149c0:	680a      	ldr	r2, [r1, #0]
100149c2:	1888      	adds	r0, r1, r2
100149c4:	4283      	cmp	r3, r0
100149c6:	d103      	bne.n	100149d0 <_free_r+0x34>
100149c8:	6818      	ldr	r0, [r3, #0]
100149ca:	685b      	ldr	r3, [r3, #4]
100149cc:	1882      	adds	r2, r0, r2
100149ce:	600a      	str	r2, [r1, #0]
100149d0:	604b      	str	r3, [r1, #4]
100149d2:	6021      	str	r1, [r4, #0]
100149d4:	e024      	b.n	10014a20 <_free_r+0x84>
100149d6:	428a      	cmp	r2, r1
100149d8:	d803      	bhi.n	100149e2 <_free_r+0x46>
100149da:	0013      	movs	r3, r2
100149dc:	685a      	ldr	r2, [r3, #4]
100149de:	2a00      	cmp	r2, #0
100149e0:	d1f9      	bne.n	100149d6 <_free_r+0x3a>
100149e2:	681d      	ldr	r5, [r3, #0]
100149e4:	195c      	adds	r4, r3, r5
100149e6:	428c      	cmp	r4, r1
100149e8:	d10b      	bne.n	10014a02 <_free_r+0x66>
100149ea:	6809      	ldr	r1, [r1, #0]
100149ec:	1869      	adds	r1, r5, r1
100149ee:	1858      	adds	r0, r3, r1
100149f0:	6019      	str	r1, [r3, #0]
100149f2:	4282      	cmp	r2, r0
100149f4:	d114      	bne.n	10014a20 <_free_r+0x84>
100149f6:	6810      	ldr	r0, [r2, #0]
100149f8:	6852      	ldr	r2, [r2, #4]
100149fa:	1841      	adds	r1, r0, r1
100149fc:	6019      	str	r1, [r3, #0]
100149fe:	605a      	str	r2, [r3, #4]
10014a00:	e00e      	b.n	10014a20 <_free_r+0x84>
10014a02:	428c      	cmp	r4, r1
10014a04:	d902      	bls.n	10014a0c <_free_r+0x70>
10014a06:	230c      	movs	r3, #12
10014a08:	6003      	str	r3, [r0, #0]
10014a0a:	e009      	b.n	10014a20 <_free_r+0x84>
10014a0c:	6808      	ldr	r0, [r1, #0]
10014a0e:	180c      	adds	r4, r1, r0
10014a10:	42a2      	cmp	r2, r4
10014a12:	d103      	bne.n	10014a1c <_free_r+0x80>
10014a14:	6814      	ldr	r4, [r2, #0]
10014a16:	6852      	ldr	r2, [r2, #4]
10014a18:	1820      	adds	r0, r4, r0
10014a1a:	6008      	str	r0, [r1, #0]
10014a1c:	604a      	str	r2, [r1, #4]
10014a1e:	6059      	str	r1, [r3, #4]
10014a20:	bd30      	pop	{r4, r5, pc}
10014a22:	46c0      	nop			; (mov r8, r8)
10014a24:	1001986c 	.word	0x1001986c

10014a28 <_malloc_r>:
10014a28:	2303      	movs	r3, #3
10014a2a:	b570      	push	{r4, r5, r6, lr}
10014a2c:	1ccd      	adds	r5, r1, #3
10014a2e:	439d      	bics	r5, r3
10014a30:	3508      	adds	r5, #8
10014a32:	0006      	movs	r6, r0
10014a34:	2d0c      	cmp	r5, #12
10014a36:	d201      	bcs.n	10014a3c <_malloc_r+0x14>
10014a38:	250c      	movs	r5, #12
10014a3a:	e005      	b.n	10014a48 <_malloc_r+0x20>
10014a3c:	2d00      	cmp	r5, #0
10014a3e:	da03      	bge.n	10014a48 <_malloc_r+0x20>
10014a40:	230c      	movs	r3, #12
10014a42:	2000      	movs	r0, #0
10014a44:	6033      	str	r3, [r6, #0]
10014a46:	e040      	b.n	10014aca <_malloc_r+0xa2>
10014a48:	42a9      	cmp	r1, r5
10014a4a:	d8f9      	bhi.n	10014a40 <_malloc_r+0x18>
10014a4c:	4b1f      	ldr	r3, [pc, #124]	; (10014acc <_malloc_r+0xa4>)
10014a4e:	681c      	ldr	r4, [r3, #0]
10014a50:	001a      	movs	r2, r3
10014a52:	0021      	movs	r1, r4
10014a54:	2900      	cmp	r1, #0
10014a56:	d013      	beq.n	10014a80 <_malloc_r+0x58>
10014a58:	680b      	ldr	r3, [r1, #0]
10014a5a:	1b5b      	subs	r3, r3, r5
10014a5c:	d40d      	bmi.n	10014a7a <_malloc_r+0x52>
10014a5e:	2b0b      	cmp	r3, #11
10014a60:	d902      	bls.n	10014a68 <_malloc_r+0x40>
10014a62:	600b      	str	r3, [r1, #0]
10014a64:	18cc      	adds	r4, r1, r3
10014a66:	e01e      	b.n	10014aa6 <_malloc_r+0x7e>
10014a68:	428c      	cmp	r4, r1
10014a6a:	d102      	bne.n	10014a72 <_malloc_r+0x4a>
10014a6c:	6863      	ldr	r3, [r4, #4]
10014a6e:	6013      	str	r3, [r2, #0]
10014a70:	e01a      	b.n	10014aa8 <_malloc_r+0x80>
10014a72:	684b      	ldr	r3, [r1, #4]
10014a74:	6063      	str	r3, [r4, #4]
10014a76:	000c      	movs	r4, r1
10014a78:	e016      	b.n	10014aa8 <_malloc_r+0x80>
10014a7a:	000c      	movs	r4, r1
10014a7c:	6849      	ldr	r1, [r1, #4]
10014a7e:	e7e9      	b.n	10014a54 <_malloc_r+0x2c>
10014a80:	4c13      	ldr	r4, [pc, #76]	; (10014ad0 <_malloc_r+0xa8>)
10014a82:	6823      	ldr	r3, [r4, #0]
10014a84:	2b00      	cmp	r3, #0
10014a86:	d103      	bne.n	10014a90 <_malloc_r+0x68>
10014a88:	0030      	movs	r0, r6
10014a8a:	f000 f8f9 	bl	10014c80 <_sbrk_r>
10014a8e:	6020      	str	r0, [r4, #0]
10014a90:	0029      	movs	r1, r5
10014a92:	0030      	movs	r0, r6
10014a94:	f000 f8f4 	bl	10014c80 <_sbrk_r>
10014a98:	1c43      	adds	r3, r0, #1
10014a9a:	d0d1      	beq.n	10014a40 <_malloc_r+0x18>
10014a9c:	2303      	movs	r3, #3
10014a9e:	1cc4      	adds	r4, r0, #3
10014aa0:	439c      	bics	r4, r3
10014aa2:	42a0      	cmp	r0, r4
10014aa4:	d10a      	bne.n	10014abc <_malloc_r+0x94>
10014aa6:	6025      	str	r5, [r4, #0]
10014aa8:	0020      	movs	r0, r4
10014aaa:	2207      	movs	r2, #7
10014aac:	300b      	adds	r0, #11
10014aae:	1d23      	adds	r3, r4, #4
10014ab0:	4390      	bics	r0, r2
10014ab2:	1ac3      	subs	r3, r0, r3
10014ab4:	d009      	beq.n	10014aca <_malloc_r+0xa2>
10014ab6:	425a      	negs	r2, r3
10014ab8:	50e2      	str	r2, [r4, r3]
10014aba:	e006      	b.n	10014aca <_malloc_r+0xa2>
10014abc:	1a21      	subs	r1, r4, r0
10014abe:	0030      	movs	r0, r6
10014ac0:	f000 f8de 	bl	10014c80 <_sbrk_r>
10014ac4:	1c43      	adds	r3, r0, #1
10014ac6:	d1ee      	bne.n	10014aa6 <_malloc_r+0x7e>
10014ac8:	e7ba      	b.n	10014a40 <_malloc_r+0x18>
10014aca:	bd70      	pop	{r4, r5, r6, pc}
10014acc:	1001986c 	.word	0x1001986c
10014ad0:	10019868 	.word	0x10019868

10014ad4 <iprintf>:
10014ad4:	b40f      	push	{r0, r1, r2, r3}
10014ad6:	4b0b      	ldr	r3, [pc, #44]	; (10014b04 <iprintf+0x30>)
10014ad8:	b513      	push	{r0, r1, r4, lr}
10014ada:	681c      	ldr	r4, [r3, #0]
10014adc:	2c00      	cmp	r4, #0
10014ade:	d005      	beq.n	10014aec <iprintf+0x18>
10014ae0:	69a3      	ldr	r3, [r4, #24]
10014ae2:	2b00      	cmp	r3, #0
10014ae4:	d102      	bne.n	10014aec <iprintf+0x18>
10014ae6:	0020      	movs	r0, r4
10014ae8:	f000 fb58 	bl	1001519c <__sinit>
10014aec:	ab05      	add	r3, sp, #20
10014aee:	9a04      	ldr	r2, [sp, #16]
10014af0:	68a1      	ldr	r1, [r4, #8]
10014af2:	0020      	movs	r0, r4
10014af4:	9301      	str	r3, [sp, #4]
10014af6:	f000 fc71 	bl	100153dc <_vfiprintf_r>
10014afa:	bc16      	pop	{r1, r2, r4}
10014afc:	bc08      	pop	{r3}
10014afe:	b004      	add	sp, #16
10014b00:	4718      	bx	r3
10014b02:	46c0      	nop			; (mov r8, r8)
10014b04:	10017d98 	.word	0x10017d98

10014b08 <putchar>:
10014b08:	4b08      	ldr	r3, [pc, #32]	; (10014b2c <putchar+0x24>)
10014b0a:	b570      	push	{r4, r5, r6, lr}
10014b0c:	681c      	ldr	r4, [r3, #0]
10014b0e:	0005      	movs	r5, r0
10014b10:	2c00      	cmp	r4, #0
10014b12:	d005      	beq.n	10014b20 <putchar+0x18>
10014b14:	69a3      	ldr	r3, [r4, #24]
10014b16:	2b00      	cmp	r3, #0
10014b18:	d102      	bne.n	10014b20 <putchar+0x18>
10014b1a:	0020      	movs	r0, r4
10014b1c:	f000 fb3e 	bl	1001519c <__sinit>
10014b20:	0029      	movs	r1, r5
10014b22:	68a2      	ldr	r2, [r4, #8]
10014b24:	0020      	movs	r0, r4
10014b26:	f000 ff05 	bl	10015934 <_putc_r>
10014b2a:	bd70      	pop	{r4, r5, r6, pc}
10014b2c:	10017d98 	.word	0x10017d98

10014b30 <_puts_r>:
10014b30:	b570      	push	{r4, r5, r6, lr}
10014b32:	0005      	movs	r5, r0
10014b34:	000e      	movs	r6, r1
10014b36:	2800      	cmp	r0, #0
10014b38:	d004      	beq.n	10014b44 <_puts_r+0x14>
10014b3a:	6983      	ldr	r3, [r0, #24]
10014b3c:	2b00      	cmp	r3, #0
10014b3e:	d101      	bne.n	10014b44 <_puts_r+0x14>
10014b40:	f000 fb2c 	bl	1001519c <__sinit>
10014b44:	69ab      	ldr	r3, [r5, #24]
10014b46:	68ac      	ldr	r4, [r5, #8]
10014b48:	2b00      	cmp	r3, #0
10014b4a:	d102      	bne.n	10014b52 <_puts_r+0x22>
10014b4c:	0028      	movs	r0, r5
10014b4e:	f000 fb25 	bl	1001519c <__sinit>
10014b52:	4b25      	ldr	r3, [pc, #148]	; (10014be8 <_puts_r+0xb8>)
10014b54:	429c      	cmp	r4, r3
10014b56:	d101      	bne.n	10014b5c <_puts_r+0x2c>
10014b58:	686c      	ldr	r4, [r5, #4]
10014b5a:	e008      	b.n	10014b6e <_puts_r+0x3e>
10014b5c:	4b23      	ldr	r3, [pc, #140]	; (10014bec <_puts_r+0xbc>)
10014b5e:	429c      	cmp	r4, r3
10014b60:	d101      	bne.n	10014b66 <_puts_r+0x36>
10014b62:	68ac      	ldr	r4, [r5, #8]
10014b64:	e003      	b.n	10014b6e <_puts_r+0x3e>
10014b66:	4b22      	ldr	r3, [pc, #136]	; (10014bf0 <_puts_r+0xc0>)
10014b68:	429c      	cmp	r4, r3
10014b6a:	d100      	bne.n	10014b6e <_puts_r+0x3e>
10014b6c:	68ec      	ldr	r4, [r5, #12]
10014b6e:	89a3      	ldrh	r3, [r4, #12]
10014b70:	071b      	lsls	r3, r3, #28
10014b72:	d502      	bpl.n	10014b7a <_puts_r+0x4a>
10014b74:	6923      	ldr	r3, [r4, #16]
10014b76:	2b00      	cmp	r3, #0
10014b78:	d111      	bne.n	10014b9e <_puts_r+0x6e>
10014b7a:	0021      	movs	r1, r4
10014b7c:	0028      	movs	r0, r5
10014b7e:	f000 f9a3 	bl	10014ec8 <__swsetup_r>
10014b82:	2800      	cmp	r0, #0
10014b84:	d00b      	beq.n	10014b9e <_puts_r+0x6e>
10014b86:	2001      	movs	r0, #1
10014b88:	4240      	negs	r0, r0
10014b8a:	e02b      	b.n	10014be4 <_puts_r+0xb4>
10014b8c:	3b01      	subs	r3, #1
10014b8e:	3601      	adds	r6, #1
10014b90:	60a3      	str	r3, [r4, #8]
10014b92:	2b00      	cmp	r3, #0
10014b94:	db08      	blt.n	10014ba8 <_puts_r+0x78>
10014b96:	6823      	ldr	r3, [r4, #0]
10014b98:	1c5a      	adds	r2, r3, #1
10014b9a:	6022      	str	r2, [r4, #0]
10014b9c:	7019      	strb	r1, [r3, #0]
10014b9e:	7831      	ldrb	r1, [r6, #0]
10014ba0:	68a3      	ldr	r3, [r4, #8]
10014ba2:	2900      	cmp	r1, #0
10014ba4:	d1f2      	bne.n	10014b8c <_puts_r+0x5c>
10014ba6:	e00b      	b.n	10014bc0 <_puts_r+0x90>
10014ba8:	69a2      	ldr	r2, [r4, #24]
10014baa:	4293      	cmp	r3, r2
10014bac:	db01      	blt.n	10014bb2 <_puts_r+0x82>
10014bae:	290a      	cmp	r1, #10
10014bb0:	d1f1      	bne.n	10014b96 <_puts_r+0x66>
10014bb2:	0022      	movs	r2, r4
10014bb4:	0028      	movs	r0, r5
10014bb6:	f000 f92f 	bl	10014e18 <__swbuf_r>
10014bba:	1c43      	adds	r3, r0, #1
10014bbc:	d1ef      	bne.n	10014b9e <_puts_r+0x6e>
10014bbe:	e7e2      	b.n	10014b86 <_puts_r+0x56>
10014bc0:	3b01      	subs	r3, #1
10014bc2:	60a3      	str	r3, [r4, #8]
10014bc4:	2b00      	cmp	r3, #0
10014bc6:	da08      	bge.n	10014bda <_puts_r+0xaa>
10014bc8:	0022      	movs	r2, r4
10014bca:	310a      	adds	r1, #10
10014bcc:	0028      	movs	r0, r5
10014bce:	f000 f923 	bl	10014e18 <__swbuf_r>
10014bd2:	1c43      	adds	r3, r0, #1
10014bd4:	d0d7      	beq.n	10014b86 <_puts_r+0x56>
10014bd6:	200a      	movs	r0, #10
10014bd8:	e004      	b.n	10014be4 <_puts_r+0xb4>
10014bda:	200a      	movs	r0, #10
10014bdc:	6823      	ldr	r3, [r4, #0]
10014bde:	1c5a      	adds	r2, r3, #1
10014be0:	6022      	str	r2, [r4, #0]
10014be2:	7018      	strb	r0, [r3, #0]
10014be4:	bd70      	pop	{r4, r5, r6, pc}
10014be6:	46c0      	nop			; (mov r8, r8)
10014be8:	10017c3c 	.word	0x10017c3c
10014bec:	10017c5c 	.word	0x10017c5c
10014bf0:	10017c7c 	.word	0x10017c7c

10014bf4 <puts>:
10014bf4:	b510      	push	{r4, lr}
10014bf6:	4b03      	ldr	r3, [pc, #12]	; (10014c04 <puts+0x10>)
10014bf8:	0001      	movs	r1, r0
10014bfa:	6818      	ldr	r0, [r3, #0]
10014bfc:	f7ff ff98 	bl	10014b30 <_puts_r>
10014c00:	bd10      	pop	{r4, pc}
10014c02:	46c0      	nop			; (mov r8, r8)
10014c04:	10017d98 	.word	0x10017d98

10014c08 <rand>:
10014c08:	4b15      	ldr	r3, [pc, #84]	; (10014c60 <rand+0x58>)
10014c0a:	b510      	push	{r4, lr}
10014c0c:	681c      	ldr	r4, [r3, #0]
10014c0e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
10014c10:	2b00      	cmp	r3, #0
10014c12:	d115      	bne.n	10014c40 <rand+0x38>
10014c14:	2018      	movs	r0, #24
10014c16:	f7ff fe97 	bl	10014948 <malloc>
10014c1a:	4b12      	ldr	r3, [pc, #72]	; (10014c64 <rand+0x5c>)
10014c1c:	63a0      	str	r0, [r4, #56]	; 0x38
10014c1e:	8003      	strh	r3, [r0, #0]
10014c20:	4b11      	ldr	r3, [pc, #68]	; (10014c68 <rand+0x60>)
10014c22:	2201      	movs	r2, #1
10014c24:	8043      	strh	r3, [r0, #2]
10014c26:	4b11      	ldr	r3, [pc, #68]	; (10014c6c <rand+0x64>)
10014c28:	8083      	strh	r3, [r0, #4]
10014c2a:	4b11      	ldr	r3, [pc, #68]	; (10014c70 <rand+0x68>)
10014c2c:	80c3      	strh	r3, [r0, #6]
10014c2e:	4b11      	ldr	r3, [pc, #68]	; (10014c74 <rand+0x6c>)
10014c30:	8103      	strh	r3, [r0, #8]
10014c32:	2305      	movs	r3, #5
10014c34:	8143      	strh	r3, [r0, #10]
10014c36:	3306      	adds	r3, #6
10014c38:	8183      	strh	r3, [r0, #12]
10014c3a:	2300      	movs	r3, #0
10014c3c:	6102      	str	r2, [r0, #16]
10014c3e:	6143      	str	r3, [r0, #20]
10014c40:	6ba4      	ldr	r4, [r4, #56]	; 0x38
10014c42:	4a0d      	ldr	r2, [pc, #52]	; (10014c78 <rand+0x70>)
10014c44:	6920      	ldr	r0, [r4, #16]
10014c46:	6961      	ldr	r1, [r4, #20]
10014c48:	4b0c      	ldr	r3, [pc, #48]	; (10014c7c <rand+0x74>)
10014c4a:	f7fe f9c9 	bl	10012fe0 <__aeabi_lmul>
10014c4e:	2201      	movs	r2, #1
10014c50:	2300      	movs	r3, #0
10014c52:	1880      	adds	r0, r0, r2
10014c54:	4159      	adcs	r1, r3
10014c56:	6120      	str	r0, [r4, #16]
10014c58:	6161      	str	r1, [r4, #20]
10014c5a:	0048      	lsls	r0, r1, #1
10014c5c:	0840      	lsrs	r0, r0, #1
10014c5e:	bd10      	pop	{r4, pc}
10014c60:	10017d98 	.word	0x10017d98
10014c64:	0000330e 	.word	0x0000330e
10014c68:	ffffabcd 	.word	0xffffabcd
10014c6c:	00001234 	.word	0x00001234
10014c70:	ffffe66d 	.word	0xffffe66d
10014c74:	ffffdeec 	.word	0xffffdeec
10014c78:	4c957f2d 	.word	0x4c957f2d
10014c7c:	5851f42d 	.word	0x5851f42d

10014c80 <_sbrk_r>:
10014c80:	2300      	movs	r3, #0
10014c82:	b570      	push	{r4, r5, r6, lr}
10014c84:	4c06      	ldr	r4, [pc, #24]	; (10014ca0 <_sbrk_r+0x20>)
10014c86:	0005      	movs	r5, r0
10014c88:	0008      	movs	r0, r1
10014c8a:	6023      	str	r3, [r4, #0]
10014c8c:	f7f8 fb3a 	bl	1000d304 <_sbrk>
10014c90:	1c43      	adds	r3, r0, #1
10014c92:	d103      	bne.n	10014c9c <_sbrk_r+0x1c>
10014c94:	6823      	ldr	r3, [r4, #0]
10014c96:	2b00      	cmp	r3, #0
10014c98:	d000      	beq.n	10014c9c <_sbrk_r+0x1c>
10014c9a:	602b      	str	r3, [r5, #0]
10014c9c:	bd70      	pop	{r4, r5, r6, pc}
10014c9e:	46c0      	nop			; (mov r8, r8)
10014ca0:	1001ac24 	.word	0x1001ac24

10014ca4 <setbuf>:
10014ca4:	424a      	negs	r2, r1
10014ca6:	414a      	adcs	r2, r1
10014ca8:	2380      	movs	r3, #128	; 0x80
10014caa:	b510      	push	{r4, lr}
10014cac:	0052      	lsls	r2, r2, #1
10014cae:	00db      	lsls	r3, r3, #3
10014cb0:	f000 f802 	bl	10014cb8 <setvbuf>
10014cb4:	bd10      	pop	{r4, pc}
	...

10014cb8 <setvbuf>:
10014cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
10014cba:	001d      	movs	r5, r3
10014cbc:	4b51      	ldr	r3, [pc, #324]	; (10014e04 <setvbuf+0x14c>)
10014cbe:	b085      	sub	sp, #20
10014cc0:	681e      	ldr	r6, [r3, #0]
10014cc2:	0004      	movs	r4, r0
10014cc4:	000f      	movs	r7, r1
10014cc6:	9200      	str	r2, [sp, #0]
10014cc8:	2e00      	cmp	r6, #0
10014cca:	d005      	beq.n	10014cd8 <setvbuf+0x20>
10014ccc:	69b3      	ldr	r3, [r6, #24]
10014cce:	2b00      	cmp	r3, #0
10014cd0:	d102      	bne.n	10014cd8 <setvbuf+0x20>
10014cd2:	0030      	movs	r0, r6
10014cd4:	f000 fa62 	bl	1001519c <__sinit>
10014cd8:	4b4b      	ldr	r3, [pc, #300]	; (10014e08 <setvbuf+0x150>)
10014cda:	429c      	cmp	r4, r3
10014cdc:	d101      	bne.n	10014ce2 <setvbuf+0x2a>
10014cde:	6874      	ldr	r4, [r6, #4]
10014ce0:	e008      	b.n	10014cf4 <setvbuf+0x3c>
10014ce2:	4b4a      	ldr	r3, [pc, #296]	; (10014e0c <setvbuf+0x154>)
10014ce4:	429c      	cmp	r4, r3
10014ce6:	d101      	bne.n	10014cec <setvbuf+0x34>
10014ce8:	68b4      	ldr	r4, [r6, #8]
10014cea:	e003      	b.n	10014cf4 <setvbuf+0x3c>
10014cec:	4b48      	ldr	r3, [pc, #288]	; (10014e10 <setvbuf+0x158>)
10014cee:	429c      	cmp	r4, r3
10014cf0:	d100      	bne.n	10014cf4 <setvbuf+0x3c>
10014cf2:	68f4      	ldr	r4, [r6, #12]
10014cf4:	9b00      	ldr	r3, [sp, #0]
10014cf6:	2b02      	cmp	r3, #2
10014cf8:	d005      	beq.n	10014d06 <setvbuf+0x4e>
10014cfa:	2b01      	cmp	r3, #1
10014cfc:	d900      	bls.n	10014d00 <setvbuf+0x48>
10014cfe:	e07c      	b.n	10014dfa <setvbuf+0x142>
10014d00:	2d00      	cmp	r5, #0
10014d02:	da00      	bge.n	10014d06 <setvbuf+0x4e>
10014d04:	e079      	b.n	10014dfa <setvbuf+0x142>
10014d06:	0021      	movs	r1, r4
10014d08:	0030      	movs	r0, r6
10014d0a:	f000 f9d9 	bl	100150c0 <_fflush_r>
10014d0e:	6b61      	ldr	r1, [r4, #52]	; 0x34
10014d10:	2900      	cmp	r1, #0
10014d12:	d008      	beq.n	10014d26 <setvbuf+0x6e>
10014d14:	0023      	movs	r3, r4
10014d16:	3344      	adds	r3, #68	; 0x44
10014d18:	4299      	cmp	r1, r3
10014d1a:	d002      	beq.n	10014d22 <setvbuf+0x6a>
10014d1c:	0030      	movs	r0, r6
10014d1e:	f7ff fe3d 	bl	1001499c <_free_r>
10014d22:	2300      	movs	r3, #0
10014d24:	6363      	str	r3, [r4, #52]	; 0x34
10014d26:	2300      	movs	r3, #0
10014d28:	61a3      	str	r3, [r4, #24]
10014d2a:	6063      	str	r3, [r4, #4]
10014d2c:	89a3      	ldrh	r3, [r4, #12]
10014d2e:	061b      	lsls	r3, r3, #24
10014d30:	d503      	bpl.n	10014d3a <setvbuf+0x82>
10014d32:	6921      	ldr	r1, [r4, #16]
10014d34:	0030      	movs	r0, r6
10014d36:	f7ff fe31 	bl	1001499c <_free_r>
10014d3a:	89a2      	ldrh	r2, [r4, #12]
10014d3c:	4b35      	ldr	r3, [pc, #212]	; (10014e14 <setvbuf+0x15c>)
10014d3e:	4013      	ands	r3, r2
10014d40:	81a3      	strh	r3, [r4, #12]
10014d42:	9b00      	ldr	r3, [sp, #0]
10014d44:	2b02      	cmp	r3, #2
10014d46:	d021      	beq.n	10014d8c <setvbuf+0xd4>
10014d48:	ab03      	add	r3, sp, #12
10014d4a:	aa02      	add	r2, sp, #8
10014d4c:	0021      	movs	r1, r4
10014d4e:	0030      	movs	r0, r6
10014d50:	f000 fab8 	bl	100152c4 <__swhatbuf_r>
10014d54:	89a3      	ldrh	r3, [r4, #12]
10014d56:	4318      	orrs	r0, r3
10014d58:	81a0      	strh	r0, [r4, #12]
10014d5a:	2d00      	cmp	r5, #0
10014d5c:	d101      	bne.n	10014d62 <setvbuf+0xaa>
10014d5e:	9d02      	ldr	r5, [sp, #8]
10014d60:	e001      	b.n	10014d66 <setvbuf+0xae>
10014d62:	2f00      	cmp	r7, #0
10014d64:	d125      	bne.n	10014db2 <setvbuf+0xfa>
10014d66:	0028      	movs	r0, r5
10014d68:	f7ff fdee 	bl	10014948 <malloc>
10014d6c:	9501      	str	r5, [sp, #4]
10014d6e:	1e07      	subs	r7, r0, #0
10014d70:	d11a      	bne.n	10014da8 <setvbuf+0xf0>
10014d72:	9b02      	ldr	r3, [sp, #8]
10014d74:	9301      	str	r3, [sp, #4]
10014d76:	42ab      	cmp	r3, r5
10014d78:	d102      	bne.n	10014d80 <setvbuf+0xc8>
10014d7a:	2001      	movs	r0, #1
10014d7c:	4240      	negs	r0, r0
10014d7e:	e006      	b.n	10014d8e <setvbuf+0xd6>
10014d80:	9801      	ldr	r0, [sp, #4]
10014d82:	f7ff fde1 	bl	10014948 <malloc>
10014d86:	1e07      	subs	r7, r0, #0
10014d88:	d10e      	bne.n	10014da8 <setvbuf+0xf0>
10014d8a:	e7f6      	b.n	10014d7a <setvbuf+0xc2>
10014d8c:	2000      	movs	r0, #0
10014d8e:	2202      	movs	r2, #2
10014d90:	89a3      	ldrh	r3, [r4, #12]
10014d92:	4313      	orrs	r3, r2
10014d94:	81a3      	strh	r3, [r4, #12]
10014d96:	2300      	movs	r3, #0
10014d98:	60a3      	str	r3, [r4, #8]
10014d9a:	0023      	movs	r3, r4
10014d9c:	3347      	adds	r3, #71	; 0x47
10014d9e:	6023      	str	r3, [r4, #0]
10014da0:	6123      	str	r3, [r4, #16]
10014da2:	2301      	movs	r3, #1
10014da4:	6163      	str	r3, [r4, #20]
10014da6:	e02a      	b.n	10014dfe <setvbuf+0x146>
10014da8:	2280      	movs	r2, #128	; 0x80
10014daa:	89a3      	ldrh	r3, [r4, #12]
10014dac:	9d01      	ldr	r5, [sp, #4]
10014dae:	4313      	orrs	r3, r2
10014db0:	81a3      	strh	r3, [r4, #12]
10014db2:	69b3      	ldr	r3, [r6, #24]
10014db4:	2b00      	cmp	r3, #0
10014db6:	d102      	bne.n	10014dbe <setvbuf+0x106>
10014db8:	0030      	movs	r0, r6
10014dba:	f000 f9ef 	bl	1001519c <__sinit>
10014dbe:	9b00      	ldr	r3, [sp, #0]
10014dc0:	2b01      	cmp	r3, #1
10014dc2:	d103      	bne.n	10014dcc <setvbuf+0x114>
10014dc4:	89a3      	ldrh	r3, [r4, #12]
10014dc6:	9a00      	ldr	r2, [sp, #0]
10014dc8:	431a      	orrs	r2, r3
10014dca:	81a2      	strh	r2, [r4, #12]
10014dcc:	2308      	movs	r3, #8
10014dce:	89a2      	ldrh	r2, [r4, #12]
10014dd0:	6027      	str	r7, [r4, #0]
10014dd2:	4013      	ands	r3, r2
10014dd4:	6127      	str	r7, [r4, #16]
10014dd6:	6165      	str	r5, [r4, #20]
10014dd8:	1e18      	subs	r0, r3, #0
10014dda:	d00c      	beq.n	10014df6 <setvbuf+0x13e>
10014ddc:	2301      	movs	r3, #1
10014dde:	401a      	ands	r2, r3
10014de0:	2300      	movs	r3, #0
10014de2:	1e10      	subs	r0, r2, #0
10014de4:	4298      	cmp	r0, r3
10014de6:	d004      	beq.n	10014df2 <setvbuf+0x13a>
10014de8:	426d      	negs	r5, r5
10014dea:	60a3      	str	r3, [r4, #8]
10014dec:	61a5      	str	r5, [r4, #24]
10014dee:	0018      	movs	r0, r3
10014df0:	e005      	b.n	10014dfe <setvbuf+0x146>
10014df2:	60a5      	str	r5, [r4, #8]
10014df4:	e003      	b.n	10014dfe <setvbuf+0x146>
10014df6:	60a3      	str	r3, [r4, #8]
10014df8:	e001      	b.n	10014dfe <setvbuf+0x146>
10014dfa:	2001      	movs	r0, #1
10014dfc:	4240      	negs	r0, r0
10014dfe:	b005      	add	sp, #20
10014e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
10014e02:	46c0      	nop			; (mov r8, r8)
10014e04:	10017d98 	.word	0x10017d98
10014e08:	10017c3c 	.word	0x10017c3c
10014e0c:	10017c5c 	.word	0x10017c5c
10014e10:	10017c7c 	.word	0x10017c7c
10014e14:	fffff35c 	.word	0xfffff35c

10014e18 <__swbuf_r>:
10014e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10014e1a:	0005      	movs	r5, r0
10014e1c:	000f      	movs	r7, r1
10014e1e:	0014      	movs	r4, r2
10014e20:	2800      	cmp	r0, #0
10014e22:	d004      	beq.n	10014e2e <__swbuf_r+0x16>
10014e24:	6983      	ldr	r3, [r0, #24]
10014e26:	2b00      	cmp	r3, #0
10014e28:	d101      	bne.n	10014e2e <__swbuf_r+0x16>
10014e2a:	f000 f9b7 	bl	1001519c <__sinit>
10014e2e:	4b23      	ldr	r3, [pc, #140]	; (10014ebc <__swbuf_r+0xa4>)
10014e30:	429c      	cmp	r4, r3
10014e32:	d101      	bne.n	10014e38 <__swbuf_r+0x20>
10014e34:	686c      	ldr	r4, [r5, #4]
10014e36:	e008      	b.n	10014e4a <__swbuf_r+0x32>
10014e38:	4b21      	ldr	r3, [pc, #132]	; (10014ec0 <__swbuf_r+0xa8>)
10014e3a:	429c      	cmp	r4, r3
10014e3c:	d101      	bne.n	10014e42 <__swbuf_r+0x2a>
10014e3e:	68ac      	ldr	r4, [r5, #8]
10014e40:	e003      	b.n	10014e4a <__swbuf_r+0x32>
10014e42:	4b20      	ldr	r3, [pc, #128]	; (10014ec4 <__swbuf_r+0xac>)
10014e44:	429c      	cmp	r4, r3
10014e46:	d100      	bne.n	10014e4a <__swbuf_r+0x32>
10014e48:	68ec      	ldr	r4, [r5, #12]
10014e4a:	69a3      	ldr	r3, [r4, #24]
10014e4c:	60a3      	str	r3, [r4, #8]
10014e4e:	89a3      	ldrh	r3, [r4, #12]
10014e50:	071b      	lsls	r3, r3, #28
10014e52:	d50a      	bpl.n	10014e6a <__swbuf_r+0x52>
10014e54:	6923      	ldr	r3, [r4, #16]
10014e56:	2b00      	cmp	r3, #0
10014e58:	d007      	beq.n	10014e6a <__swbuf_r+0x52>
10014e5a:	6823      	ldr	r3, [r4, #0]
10014e5c:	6922      	ldr	r2, [r4, #16]
10014e5e:	b2fe      	uxtb	r6, r7
10014e60:	1a98      	subs	r0, r3, r2
10014e62:	6963      	ldr	r3, [r4, #20]
10014e64:	4298      	cmp	r0, r3
10014e66:	db0f      	blt.n	10014e88 <__swbuf_r+0x70>
10014e68:	e008      	b.n	10014e7c <__swbuf_r+0x64>
10014e6a:	0021      	movs	r1, r4
10014e6c:	0028      	movs	r0, r5
10014e6e:	f000 f82b 	bl	10014ec8 <__swsetup_r>
10014e72:	2800      	cmp	r0, #0
10014e74:	d0f1      	beq.n	10014e5a <__swbuf_r+0x42>
10014e76:	2001      	movs	r0, #1
10014e78:	4240      	negs	r0, r0
10014e7a:	e01d      	b.n	10014eb8 <__swbuf_r+0xa0>
10014e7c:	0021      	movs	r1, r4
10014e7e:	0028      	movs	r0, r5
10014e80:	f000 f91e 	bl	100150c0 <_fflush_r>
10014e84:	2800      	cmp	r0, #0
10014e86:	d1f6      	bne.n	10014e76 <__swbuf_r+0x5e>
10014e88:	68a3      	ldr	r3, [r4, #8]
10014e8a:	3001      	adds	r0, #1
10014e8c:	3b01      	subs	r3, #1
10014e8e:	60a3      	str	r3, [r4, #8]
10014e90:	6823      	ldr	r3, [r4, #0]
10014e92:	1c5a      	adds	r2, r3, #1
10014e94:	6022      	str	r2, [r4, #0]
10014e96:	701f      	strb	r7, [r3, #0]
10014e98:	6963      	ldr	r3, [r4, #20]
10014e9a:	4298      	cmp	r0, r3
10014e9c:	d005      	beq.n	10014eaa <__swbuf_r+0x92>
10014e9e:	89a3      	ldrh	r3, [r4, #12]
10014ea0:	0030      	movs	r0, r6
10014ea2:	07db      	lsls	r3, r3, #31
10014ea4:	d508      	bpl.n	10014eb8 <__swbuf_r+0xa0>
10014ea6:	2e0a      	cmp	r6, #10
10014ea8:	d106      	bne.n	10014eb8 <__swbuf_r+0xa0>
10014eaa:	0021      	movs	r1, r4
10014eac:	0028      	movs	r0, r5
10014eae:	f000 f907 	bl	100150c0 <_fflush_r>
10014eb2:	2800      	cmp	r0, #0
10014eb4:	d1df      	bne.n	10014e76 <__swbuf_r+0x5e>
10014eb6:	0030      	movs	r0, r6
10014eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10014eba:	46c0      	nop			; (mov r8, r8)
10014ebc:	10017c3c 	.word	0x10017c3c
10014ec0:	10017c5c 	.word	0x10017c5c
10014ec4:	10017c7c 	.word	0x10017c7c

10014ec8 <__swsetup_r>:
10014ec8:	4b36      	ldr	r3, [pc, #216]	; (10014fa4 <__swsetup_r+0xdc>)
10014eca:	b570      	push	{r4, r5, r6, lr}
10014ecc:	681d      	ldr	r5, [r3, #0]
10014ece:	0006      	movs	r6, r0
10014ed0:	000c      	movs	r4, r1
10014ed2:	2d00      	cmp	r5, #0
10014ed4:	d005      	beq.n	10014ee2 <__swsetup_r+0x1a>
10014ed6:	69ab      	ldr	r3, [r5, #24]
10014ed8:	2b00      	cmp	r3, #0
10014eda:	d102      	bne.n	10014ee2 <__swsetup_r+0x1a>
10014edc:	0028      	movs	r0, r5
10014ede:	f000 f95d 	bl	1001519c <__sinit>
10014ee2:	4b31      	ldr	r3, [pc, #196]	; (10014fa8 <__swsetup_r+0xe0>)
10014ee4:	429c      	cmp	r4, r3
10014ee6:	d101      	bne.n	10014eec <__swsetup_r+0x24>
10014ee8:	686c      	ldr	r4, [r5, #4]
10014eea:	e008      	b.n	10014efe <__swsetup_r+0x36>
10014eec:	4b2f      	ldr	r3, [pc, #188]	; (10014fac <__swsetup_r+0xe4>)
10014eee:	429c      	cmp	r4, r3
10014ef0:	d101      	bne.n	10014ef6 <__swsetup_r+0x2e>
10014ef2:	68ac      	ldr	r4, [r5, #8]
10014ef4:	e003      	b.n	10014efe <__swsetup_r+0x36>
10014ef6:	4b2e      	ldr	r3, [pc, #184]	; (10014fb0 <__swsetup_r+0xe8>)
10014ef8:	429c      	cmp	r4, r3
10014efa:	d100      	bne.n	10014efe <__swsetup_r+0x36>
10014efc:	68ec      	ldr	r4, [r5, #12]
10014efe:	220c      	movs	r2, #12
10014f00:	5ea3      	ldrsh	r3, [r4, r2]
10014f02:	b29a      	uxth	r2, r3
10014f04:	0711      	lsls	r1, r2, #28
10014f06:	d423      	bmi.n	10014f50 <__swsetup_r+0x88>
10014f08:	06d1      	lsls	r1, r2, #27
10014f0a:	d407      	bmi.n	10014f1c <__swsetup_r+0x54>
10014f0c:	2209      	movs	r2, #9
10014f0e:	2001      	movs	r0, #1
10014f10:	6032      	str	r2, [r6, #0]
10014f12:	3237      	adds	r2, #55	; 0x37
10014f14:	4313      	orrs	r3, r2
10014f16:	81a3      	strh	r3, [r4, #12]
10014f18:	4240      	negs	r0, r0
10014f1a:	e042      	b.n	10014fa2 <__swsetup_r+0xda>
10014f1c:	0753      	lsls	r3, r2, #29
10014f1e:	d513      	bpl.n	10014f48 <__swsetup_r+0x80>
10014f20:	6b61      	ldr	r1, [r4, #52]	; 0x34
10014f22:	2900      	cmp	r1, #0
10014f24:	d008      	beq.n	10014f38 <__swsetup_r+0x70>
10014f26:	0023      	movs	r3, r4
10014f28:	3344      	adds	r3, #68	; 0x44
10014f2a:	4299      	cmp	r1, r3
10014f2c:	d002      	beq.n	10014f34 <__swsetup_r+0x6c>
10014f2e:	0030      	movs	r0, r6
10014f30:	f7ff fd34 	bl	1001499c <_free_r>
10014f34:	2300      	movs	r3, #0
10014f36:	6363      	str	r3, [r4, #52]	; 0x34
10014f38:	2224      	movs	r2, #36	; 0x24
10014f3a:	89a3      	ldrh	r3, [r4, #12]
10014f3c:	4393      	bics	r3, r2
10014f3e:	81a3      	strh	r3, [r4, #12]
10014f40:	2300      	movs	r3, #0
10014f42:	6063      	str	r3, [r4, #4]
10014f44:	6923      	ldr	r3, [r4, #16]
10014f46:	6023      	str	r3, [r4, #0]
10014f48:	2208      	movs	r2, #8
10014f4a:	89a3      	ldrh	r3, [r4, #12]
10014f4c:	4313      	orrs	r3, r2
10014f4e:	81a3      	strh	r3, [r4, #12]
10014f50:	6923      	ldr	r3, [r4, #16]
10014f52:	2b00      	cmp	r3, #0
10014f54:	d10b      	bne.n	10014f6e <__swsetup_r+0xa6>
10014f56:	23a0      	movs	r3, #160	; 0xa0
10014f58:	89a2      	ldrh	r2, [r4, #12]
10014f5a:	009b      	lsls	r3, r3, #2
10014f5c:	4013      	ands	r3, r2
10014f5e:	2280      	movs	r2, #128	; 0x80
10014f60:	0092      	lsls	r2, r2, #2
10014f62:	4293      	cmp	r3, r2
10014f64:	d003      	beq.n	10014f6e <__swsetup_r+0xa6>
10014f66:	0021      	movs	r1, r4
10014f68:	0030      	movs	r0, r6
10014f6a:	f000 f9d1 	bl	10015310 <__smakebuf_r>
10014f6e:	2301      	movs	r3, #1
10014f70:	89a2      	ldrh	r2, [r4, #12]
10014f72:	4013      	ands	r3, r2
10014f74:	d005      	beq.n	10014f82 <__swsetup_r+0xba>
10014f76:	2300      	movs	r3, #0
10014f78:	60a3      	str	r3, [r4, #8]
10014f7a:	6963      	ldr	r3, [r4, #20]
10014f7c:	425b      	negs	r3, r3
10014f7e:	61a3      	str	r3, [r4, #24]
10014f80:	e003      	b.n	10014f8a <__swsetup_r+0xc2>
10014f82:	0792      	lsls	r2, r2, #30
10014f84:	d400      	bmi.n	10014f88 <__swsetup_r+0xc0>
10014f86:	6963      	ldr	r3, [r4, #20]
10014f88:	60a3      	str	r3, [r4, #8]
10014f8a:	2000      	movs	r0, #0
10014f8c:	6923      	ldr	r3, [r4, #16]
10014f8e:	4283      	cmp	r3, r0
10014f90:	d107      	bne.n	10014fa2 <__swsetup_r+0xda>
10014f92:	220c      	movs	r2, #12
10014f94:	5ea3      	ldrsh	r3, [r4, r2]
10014f96:	061a      	lsls	r2, r3, #24
10014f98:	d503      	bpl.n	10014fa2 <__swsetup_r+0xda>
10014f9a:	2240      	movs	r2, #64	; 0x40
10014f9c:	4313      	orrs	r3, r2
10014f9e:	81a3      	strh	r3, [r4, #12]
10014fa0:	3801      	subs	r0, #1
10014fa2:	bd70      	pop	{r4, r5, r6, pc}
10014fa4:	10017d98 	.word	0x10017d98
10014fa8:	10017c3c 	.word	0x10017c3c
10014fac:	10017c5c 	.word	0x10017c5c
10014fb0:	10017c7c 	.word	0x10017c7c

10014fb4 <__sflush_r>:
10014fb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10014fb6:	898a      	ldrh	r2, [r1, #12]
10014fb8:	0005      	movs	r5, r0
10014fba:	000c      	movs	r4, r1
10014fbc:	0713      	lsls	r3, r2, #28
10014fbe:	d45a      	bmi.n	10015076 <__sflush_r+0xc2>
10014fc0:	684b      	ldr	r3, [r1, #4]
10014fc2:	2b00      	cmp	r3, #0
10014fc4:	dc02      	bgt.n	10014fcc <__sflush_r+0x18>
10014fc6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
10014fc8:	2b00      	cmp	r3, #0
10014fca:	dd19      	ble.n	10015000 <__sflush_r+0x4c>
10014fcc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
10014fce:	2f00      	cmp	r7, #0
10014fd0:	d016      	beq.n	10015000 <__sflush_r+0x4c>
10014fd2:	2300      	movs	r3, #0
10014fd4:	682e      	ldr	r6, [r5, #0]
10014fd6:	602b      	str	r3, [r5, #0]
10014fd8:	2380      	movs	r3, #128	; 0x80
10014fda:	015b      	lsls	r3, r3, #5
10014fdc:	401a      	ands	r2, r3
10014fde:	d001      	beq.n	10014fe4 <__sflush_r+0x30>
10014fe0:	6d60      	ldr	r0, [r4, #84]	; 0x54
10014fe2:	e014      	b.n	1001500e <__sflush_r+0x5a>
10014fe4:	2301      	movs	r3, #1
10014fe6:	6a21      	ldr	r1, [r4, #32]
10014fe8:	0028      	movs	r0, r5
10014fea:	47b8      	blx	r7
10014fec:	1c43      	adds	r3, r0, #1
10014fee:	d10e      	bne.n	1001500e <__sflush_r+0x5a>
10014ff0:	682b      	ldr	r3, [r5, #0]
10014ff2:	2b00      	cmp	r3, #0
10014ff4:	d00b      	beq.n	1001500e <__sflush_r+0x5a>
10014ff6:	2b1d      	cmp	r3, #29
10014ff8:	d001      	beq.n	10014ffe <__sflush_r+0x4a>
10014ffa:	2b16      	cmp	r3, #22
10014ffc:	d102      	bne.n	10015004 <__sflush_r+0x50>
10014ffe:	602e      	str	r6, [r5, #0]
10015000:	2000      	movs	r0, #0
10015002:	e05a      	b.n	100150ba <__sflush_r+0x106>
10015004:	2240      	movs	r2, #64	; 0x40
10015006:	89a3      	ldrh	r3, [r4, #12]
10015008:	4313      	orrs	r3, r2
1001500a:	81a3      	strh	r3, [r4, #12]
1001500c:	e055      	b.n	100150ba <__sflush_r+0x106>
1001500e:	89a3      	ldrh	r3, [r4, #12]
10015010:	075b      	lsls	r3, r3, #29
10015012:	d506      	bpl.n	10015022 <__sflush_r+0x6e>
10015014:	6863      	ldr	r3, [r4, #4]
10015016:	1ac0      	subs	r0, r0, r3
10015018:	6b63      	ldr	r3, [r4, #52]	; 0x34
1001501a:	2b00      	cmp	r3, #0
1001501c:	d001      	beq.n	10015022 <__sflush_r+0x6e>
1001501e:	6c23      	ldr	r3, [r4, #64]	; 0x40
10015020:	1ac0      	subs	r0, r0, r3
10015022:	2300      	movs	r3, #0
10015024:	0002      	movs	r2, r0
10015026:	6a21      	ldr	r1, [r4, #32]
10015028:	0028      	movs	r0, r5
1001502a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
1001502c:	47b8      	blx	r7
1001502e:	89a3      	ldrh	r3, [r4, #12]
10015030:	1c42      	adds	r2, r0, #1
10015032:	d106      	bne.n	10015042 <__sflush_r+0x8e>
10015034:	6829      	ldr	r1, [r5, #0]
10015036:	291d      	cmp	r1, #29
10015038:	d83a      	bhi.n	100150b0 <__sflush_r+0xfc>
1001503a:	4a20      	ldr	r2, [pc, #128]	; (100150bc <__sflush_r+0x108>)
1001503c:	40ca      	lsrs	r2, r1
1001503e:	07d2      	lsls	r2, r2, #31
10015040:	d536      	bpl.n	100150b0 <__sflush_r+0xfc>
10015042:	2200      	movs	r2, #0
10015044:	6062      	str	r2, [r4, #4]
10015046:	6922      	ldr	r2, [r4, #16]
10015048:	6022      	str	r2, [r4, #0]
1001504a:	04db      	lsls	r3, r3, #19
1001504c:	d505      	bpl.n	1001505a <__sflush_r+0xa6>
1001504e:	1c43      	adds	r3, r0, #1
10015050:	d102      	bne.n	10015058 <__sflush_r+0xa4>
10015052:	682b      	ldr	r3, [r5, #0]
10015054:	2b00      	cmp	r3, #0
10015056:	d100      	bne.n	1001505a <__sflush_r+0xa6>
10015058:	6560      	str	r0, [r4, #84]	; 0x54
1001505a:	6b61      	ldr	r1, [r4, #52]	; 0x34
1001505c:	602e      	str	r6, [r5, #0]
1001505e:	2900      	cmp	r1, #0
10015060:	d0ce      	beq.n	10015000 <__sflush_r+0x4c>
10015062:	0023      	movs	r3, r4
10015064:	3344      	adds	r3, #68	; 0x44
10015066:	4299      	cmp	r1, r3
10015068:	d002      	beq.n	10015070 <__sflush_r+0xbc>
1001506a:	0028      	movs	r0, r5
1001506c:	f7ff fc96 	bl	1001499c <_free_r>
10015070:	2000      	movs	r0, #0
10015072:	6360      	str	r0, [r4, #52]	; 0x34
10015074:	e021      	b.n	100150ba <__sflush_r+0x106>
10015076:	690f      	ldr	r7, [r1, #16]
10015078:	2f00      	cmp	r7, #0
1001507a:	d0c1      	beq.n	10015000 <__sflush_r+0x4c>
1001507c:	680b      	ldr	r3, [r1, #0]
1001507e:	600f      	str	r7, [r1, #0]
10015080:	1bdb      	subs	r3, r3, r7
10015082:	9301      	str	r3, [sp, #4]
10015084:	2300      	movs	r3, #0
10015086:	0792      	lsls	r2, r2, #30
10015088:	d100      	bne.n	1001508c <__sflush_r+0xd8>
1001508a:	694b      	ldr	r3, [r1, #20]
1001508c:	60a3      	str	r3, [r4, #8]
1001508e:	e003      	b.n	10015098 <__sflush_r+0xe4>
10015090:	9b01      	ldr	r3, [sp, #4]
10015092:	183f      	adds	r7, r7, r0
10015094:	1a1b      	subs	r3, r3, r0
10015096:	9301      	str	r3, [sp, #4]
10015098:	9b01      	ldr	r3, [sp, #4]
1001509a:	2b00      	cmp	r3, #0
1001509c:	ddb0      	ble.n	10015000 <__sflush_r+0x4c>
1001509e:	9b01      	ldr	r3, [sp, #4]
100150a0:	003a      	movs	r2, r7
100150a2:	6a21      	ldr	r1, [r4, #32]
100150a4:	0028      	movs	r0, r5
100150a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
100150a8:	47b0      	blx	r6
100150aa:	2800      	cmp	r0, #0
100150ac:	dcf0      	bgt.n	10015090 <__sflush_r+0xdc>
100150ae:	89a3      	ldrh	r3, [r4, #12]
100150b0:	2240      	movs	r2, #64	; 0x40
100150b2:	2001      	movs	r0, #1
100150b4:	4313      	orrs	r3, r2
100150b6:	81a3      	strh	r3, [r4, #12]
100150b8:	4240      	negs	r0, r0
100150ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
100150bc:	20400001 	.word	0x20400001

100150c0 <_fflush_r>:
100150c0:	690b      	ldr	r3, [r1, #16]
100150c2:	b570      	push	{r4, r5, r6, lr}
100150c4:	0005      	movs	r5, r0
100150c6:	000c      	movs	r4, r1
100150c8:	2b00      	cmp	r3, #0
100150ca:	d101      	bne.n	100150d0 <_fflush_r+0x10>
100150cc:	2000      	movs	r0, #0
100150ce:	e01c      	b.n	1001510a <_fflush_r+0x4a>
100150d0:	2800      	cmp	r0, #0
100150d2:	d004      	beq.n	100150de <_fflush_r+0x1e>
100150d4:	6983      	ldr	r3, [r0, #24]
100150d6:	2b00      	cmp	r3, #0
100150d8:	d101      	bne.n	100150de <_fflush_r+0x1e>
100150da:	f000 f85f 	bl	1001519c <__sinit>
100150de:	4b0b      	ldr	r3, [pc, #44]	; (1001510c <_fflush_r+0x4c>)
100150e0:	429c      	cmp	r4, r3
100150e2:	d101      	bne.n	100150e8 <_fflush_r+0x28>
100150e4:	686c      	ldr	r4, [r5, #4]
100150e6:	e008      	b.n	100150fa <_fflush_r+0x3a>
100150e8:	4b09      	ldr	r3, [pc, #36]	; (10015110 <_fflush_r+0x50>)
100150ea:	429c      	cmp	r4, r3
100150ec:	d101      	bne.n	100150f2 <_fflush_r+0x32>
100150ee:	68ac      	ldr	r4, [r5, #8]
100150f0:	e003      	b.n	100150fa <_fflush_r+0x3a>
100150f2:	4b08      	ldr	r3, [pc, #32]	; (10015114 <_fflush_r+0x54>)
100150f4:	429c      	cmp	r4, r3
100150f6:	d100      	bne.n	100150fa <_fflush_r+0x3a>
100150f8:	68ec      	ldr	r4, [r5, #12]
100150fa:	220c      	movs	r2, #12
100150fc:	5ea3      	ldrsh	r3, [r4, r2]
100150fe:	2b00      	cmp	r3, #0
10015100:	d0e4      	beq.n	100150cc <_fflush_r+0xc>
10015102:	0021      	movs	r1, r4
10015104:	0028      	movs	r0, r5
10015106:	f7ff ff55 	bl	10014fb4 <__sflush_r>
1001510a:	bd70      	pop	{r4, r5, r6, pc}
1001510c:	10017c3c 	.word	0x10017c3c
10015110:	10017c5c 	.word	0x10017c5c
10015114:	10017c7c 	.word	0x10017c7c

10015118 <_cleanup_r>:
10015118:	b510      	push	{r4, lr}
1001511a:	4902      	ldr	r1, [pc, #8]	; (10015124 <_cleanup_r+0xc>)
1001511c:	f000 f8b0 	bl	10015280 <_fwalk_reent>
10015120:	bd10      	pop	{r4, pc}
10015122:	46c0      	nop			; (mov r8, r8)
10015124:	100150c1 	.word	0x100150c1

10015128 <std.isra.0>:
10015128:	2300      	movs	r3, #0
1001512a:	b510      	push	{r4, lr}
1001512c:	0004      	movs	r4, r0
1001512e:	6003      	str	r3, [r0, #0]
10015130:	6043      	str	r3, [r0, #4]
10015132:	6083      	str	r3, [r0, #8]
10015134:	8181      	strh	r1, [r0, #12]
10015136:	6643      	str	r3, [r0, #100]	; 0x64
10015138:	81c2      	strh	r2, [r0, #14]
1001513a:	6103      	str	r3, [r0, #16]
1001513c:	6143      	str	r3, [r0, #20]
1001513e:	6183      	str	r3, [r0, #24]
10015140:	0019      	movs	r1, r3
10015142:	2208      	movs	r2, #8
10015144:	305c      	adds	r0, #92	; 0x5c
10015146:	f7ff fc21 	bl	1001498c <memset>
1001514a:	4b05      	ldr	r3, [pc, #20]	; (10015160 <std.isra.0+0x38>)
1001514c:	6224      	str	r4, [r4, #32]
1001514e:	6263      	str	r3, [r4, #36]	; 0x24
10015150:	4b04      	ldr	r3, [pc, #16]	; (10015164 <std.isra.0+0x3c>)
10015152:	62a3      	str	r3, [r4, #40]	; 0x28
10015154:	4b04      	ldr	r3, [pc, #16]	; (10015168 <std.isra.0+0x40>)
10015156:	62e3      	str	r3, [r4, #44]	; 0x2c
10015158:	4b04      	ldr	r3, [pc, #16]	; (1001516c <std.isra.0+0x44>)
1001515a:	6323      	str	r3, [r4, #48]	; 0x30
1001515c:	bd10      	pop	{r4, pc}
1001515e:	46c0      	nop			; (mov r8, r8)
10015160:	100159a1 	.word	0x100159a1
10015164:	100159c9 	.word	0x100159c9
10015168:	10015a01 	.word	0x10015a01
1001516c:	10015a2d 	.word	0x10015a2d

10015170 <__sfmoreglue>:
10015170:	b570      	push	{r4, r5, r6, lr}
10015172:	2568      	movs	r5, #104	; 0x68
10015174:	1e4b      	subs	r3, r1, #1
10015176:	435d      	muls	r5, r3
10015178:	000e      	movs	r6, r1
1001517a:	0029      	movs	r1, r5
1001517c:	3174      	adds	r1, #116	; 0x74
1001517e:	f7ff fc53 	bl	10014a28 <_malloc_r>
10015182:	1e04      	subs	r4, r0, #0
10015184:	d008      	beq.n	10015198 <__sfmoreglue+0x28>
10015186:	2100      	movs	r1, #0
10015188:	002a      	movs	r2, r5
1001518a:	6001      	str	r1, [r0, #0]
1001518c:	6046      	str	r6, [r0, #4]
1001518e:	300c      	adds	r0, #12
10015190:	60a0      	str	r0, [r4, #8]
10015192:	3268      	adds	r2, #104	; 0x68
10015194:	f7ff fbfa 	bl	1001498c <memset>
10015198:	0020      	movs	r0, r4
1001519a:	bd70      	pop	{r4, r5, r6, pc}

1001519c <__sinit>:
1001519c:	6983      	ldr	r3, [r0, #24]
1001519e:	b513      	push	{r0, r1, r4, lr}
100151a0:	0004      	movs	r4, r0
100151a2:	2b00      	cmp	r3, #0
100151a4:	d128      	bne.n	100151f8 <__sinit+0x5c>
100151a6:	6483      	str	r3, [r0, #72]	; 0x48
100151a8:	64c3      	str	r3, [r0, #76]	; 0x4c
100151aa:	6503      	str	r3, [r0, #80]	; 0x50
100151ac:	4b13      	ldr	r3, [pc, #76]	; (100151fc <__sinit+0x60>)
100151ae:	4a14      	ldr	r2, [pc, #80]	; (10015200 <__sinit+0x64>)
100151b0:	681b      	ldr	r3, [r3, #0]
100151b2:	6282      	str	r2, [r0, #40]	; 0x28
100151b4:	9301      	str	r3, [sp, #4]
100151b6:	4298      	cmp	r0, r3
100151b8:	d101      	bne.n	100151be <__sinit+0x22>
100151ba:	2301      	movs	r3, #1
100151bc:	6183      	str	r3, [r0, #24]
100151be:	0020      	movs	r0, r4
100151c0:	f000 f820 	bl	10015204 <__sfp>
100151c4:	6060      	str	r0, [r4, #4]
100151c6:	0020      	movs	r0, r4
100151c8:	f000 f81c 	bl	10015204 <__sfp>
100151cc:	60a0      	str	r0, [r4, #8]
100151ce:	0020      	movs	r0, r4
100151d0:	f000 f818 	bl	10015204 <__sfp>
100151d4:	2200      	movs	r2, #0
100151d6:	60e0      	str	r0, [r4, #12]
100151d8:	2104      	movs	r1, #4
100151da:	6860      	ldr	r0, [r4, #4]
100151dc:	f7ff ffa4 	bl	10015128 <std.isra.0>
100151e0:	2201      	movs	r2, #1
100151e2:	2109      	movs	r1, #9
100151e4:	68a0      	ldr	r0, [r4, #8]
100151e6:	f7ff ff9f 	bl	10015128 <std.isra.0>
100151ea:	2202      	movs	r2, #2
100151ec:	2112      	movs	r1, #18
100151ee:	68e0      	ldr	r0, [r4, #12]
100151f0:	f7ff ff9a 	bl	10015128 <std.isra.0>
100151f4:	2301      	movs	r3, #1
100151f6:	61a3      	str	r3, [r4, #24]
100151f8:	bd13      	pop	{r0, r1, r4, pc}
100151fa:	46c0      	nop			; (mov r8, r8)
100151fc:	10017c38 	.word	0x10017c38
10015200:	10015119 	.word	0x10015119

10015204 <__sfp>:
10015204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10015206:	4b1d      	ldr	r3, [pc, #116]	; (1001527c <__sfp+0x78>)
10015208:	0006      	movs	r6, r0
1001520a:	681d      	ldr	r5, [r3, #0]
1001520c:	69ab      	ldr	r3, [r5, #24]
1001520e:	2b00      	cmp	r3, #0
10015210:	d102      	bne.n	10015218 <__sfp+0x14>
10015212:	0028      	movs	r0, r5
10015214:	f7ff ffc2 	bl	1001519c <__sinit>
10015218:	3548      	adds	r5, #72	; 0x48
1001521a:	68ac      	ldr	r4, [r5, #8]
1001521c:	686b      	ldr	r3, [r5, #4]
1001521e:	3b01      	subs	r3, #1
10015220:	d405      	bmi.n	1001522e <__sfp+0x2a>
10015222:	220c      	movs	r2, #12
10015224:	5ea7      	ldrsh	r7, [r4, r2]
10015226:	2f00      	cmp	r7, #0
10015228:	d010      	beq.n	1001524c <__sfp+0x48>
1001522a:	3468      	adds	r4, #104	; 0x68
1001522c:	e7f7      	b.n	1001521e <__sfp+0x1a>
1001522e:	682b      	ldr	r3, [r5, #0]
10015230:	2b00      	cmp	r3, #0
10015232:	d001      	beq.n	10015238 <__sfp+0x34>
10015234:	682d      	ldr	r5, [r5, #0]
10015236:	e7f0      	b.n	1001521a <__sfp+0x16>
10015238:	2104      	movs	r1, #4
1001523a:	0030      	movs	r0, r6
1001523c:	f7ff ff98 	bl	10015170 <__sfmoreglue>
10015240:	6028      	str	r0, [r5, #0]
10015242:	2800      	cmp	r0, #0
10015244:	d1f6      	bne.n	10015234 <__sfp+0x30>
10015246:	230c      	movs	r3, #12
10015248:	6033      	str	r3, [r6, #0]
1001524a:	e016      	b.n	1001527a <__sfp+0x76>
1001524c:	2301      	movs	r3, #1
1001524e:	0020      	movs	r0, r4
10015250:	425b      	negs	r3, r3
10015252:	81e3      	strh	r3, [r4, #14]
10015254:	3302      	adds	r3, #2
10015256:	81a3      	strh	r3, [r4, #12]
10015258:	6667      	str	r7, [r4, #100]	; 0x64
1001525a:	6027      	str	r7, [r4, #0]
1001525c:	60a7      	str	r7, [r4, #8]
1001525e:	6067      	str	r7, [r4, #4]
10015260:	6127      	str	r7, [r4, #16]
10015262:	6167      	str	r7, [r4, #20]
10015264:	61a7      	str	r7, [r4, #24]
10015266:	305c      	adds	r0, #92	; 0x5c
10015268:	2208      	movs	r2, #8
1001526a:	0039      	movs	r1, r7
1001526c:	f7ff fb8e 	bl	1001498c <memset>
10015270:	0020      	movs	r0, r4
10015272:	6367      	str	r7, [r4, #52]	; 0x34
10015274:	63a7      	str	r7, [r4, #56]	; 0x38
10015276:	64a7      	str	r7, [r4, #72]	; 0x48
10015278:	64e7      	str	r7, [r4, #76]	; 0x4c
1001527a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1001527c:	10017c38 	.word	0x10017c38

10015280 <_fwalk_reent>:
10015280:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10015282:	0004      	movs	r4, r0
10015284:	0007      	movs	r7, r0
10015286:	2600      	movs	r6, #0
10015288:	9101      	str	r1, [sp, #4]
1001528a:	3448      	adds	r4, #72	; 0x48
1001528c:	2c00      	cmp	r4, #0
1001528e:	d016      	beq.n	100152be <_fwalk_reent+0x3e>
10015290:	6863      	ldr	r3, [r4, #4]
10015292:	68a5      	ldr	r5, [r4, #8]
10015294:	9300      	str	r3, [sp, #0]
10015296:	9b00      	ldr	r3, [sp, #0]
10015298:	3b01      	subs	r3, #1
1001529a:	9300      	str	r3, [sp, #0]
1001529c:	d40d      	bmi.n	100152ba <_fwalk_reent+0x3a>
1001529e:	89ab      	ldrh	r3, [r5, #12]
100152a0:	2b01      	cmp	r3, #1
100152a2:	d908      	bls.n	100152b6 <_fwalk_reent+0x36>
100152a4:	220e      	movs	r2, #14
100152a6:	5eab      	ldrsh	r3, [r5, r2]
100152a8:	3301      	adds	r3, #1
100152aa:	d004      	beq.n	100152b6 <_fwalk_reent+0x36>
100152ac:	0029      	movs	r1, r5
100152ae:	0038      	movs	r0, r7
100152b0:	9b01      	ldr	r3, [sp, #4]
100152b2:	4798      	blx	r3
100152b4:	4306      	orrs	r6, r0
100152b6:	3568      	adds	r5, #104	; 0x68
100152b8:	e7ed      	b.n	10015296 <_fwalk_reent+0x16>
100152ba:	6824      	ldr	r4, [r4, #0]
100152bc:	e7e6      	b.n	1001528c <_fwalk_reent+0xc>
100152be:	0030      	movs	r0, r6
100152c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

100152c4 <__swhatbuf_r>:
100152c4:	b570      	push	{r4, r5, r6, lr}
100152c6:	000e      	movs	r6, r1
100152c8:	001d      	movs	r5, r3
100152ca:	230e      	movs	r3, #14
100152cc:	5ec9      	ldrsh	r1, [r1, r3]
100152ce:	b090      	sub	sp, #64	; 0x40
100152d0:	0014      	movs	r4, r2
100152d2:	2900      	cmp	r1, #0
100152d4:	da06      	bge.n	100152e4 <__swhatbuf_r+0x20>
100152d6:	2300      	movs	r3, #0
100152d8:	602b      	str	r3, [r5, #0]
100152da:	89b3      	ldrh	r3, [r6, #12]
100152dc:	061b      	lsls	r3, r3, #24
100152de:	d50f      	bpl.n	10015300 <__swhatbuf_r+0x3c>
100152e0:	2340      	movs	r3, #64	; 0x40
100152e2:	e00f      	b.n	10015304 <__swhatbuf_r+0x40>
100152e4:	aa01      	add	r2, sp, #4
100152e6:	f000 fbcd 	bl	10015a84 <_fstat_r>
100152ea:	2800      	cmp	r0, #0
100152ec:	dbf3      	blt.n	100152d6 <__swhatbuf_r+0x12>
100152ee:	23f0      	movs	r3, #240	; 0xf0
100152f0:	9a02      	ldr	r2, [sp, #8]
100152f2:	021b      	lsls	r3, r3, #8
100152f4:	4013      	ands	r3, r2
100152f6:	4a05      	ldr	r2, [pc, #20]	; (1001530c <__swhatbuf_r+0x48>)
100152f8:	189b      	adds	r3, r3, r2
100152fa:	425a      	negs	r2, r3
100152fc:	4153      	adcs	r3, r2
100152fe:	602b      	str	r3, [r5, #0]
10015300:	2380      	movs	r3, #128	; 0x80
10015302:	00db      	lsls	r3, r3, #3
10015304:	2000      	movs	r0, #0
10015306:	6023      	str	r3, [r4, #0]
10015308:	b010      	add	sp, #64	; 0x40
1001530a:	bd70      	pop	{r4, r5, r6, pc}
1001530c:	ffffe000 	.word	0xffffe000

10015310 <__smakebuf_r>:
10015310:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10015312:	2602      	movs	r6, #2
10015314:	898b      	ldrh	r3, [r1, #12]
10015316:	0005      	movs	r5, r0
10015318:	000c      	movs	r4, r1
1001531a:	4233      	tst	r3, r6
1001531c:	d110      	bne.n	10015340 <__smakebuf_r+0x30>
1001531e:	ab01      	add	r3, sp, #4
10015320:	466a      	mov	r2, sp
10015322:	f7ff ffcf 	bl	100152c4 <__swhatbuf_r>
10015326:	9900      	ldr	r1, [sp, #0]
10015328:	0007      	movs	r7, r0
1001532a:	0028      	movs	r0, r5
1001532c:	f7ff fb7c 	bl	10014a28 <_malloc_r>
10015330:	2800      	cmp	r0, #0
10015332:	d10c      	bne.n	1001534e <__smakebuf_r+0x3e>
10015334:	220c      	movs	r2, #12
10015336:	5ea3      	ldrsh	r3, [r4, r2]
10015338:	059a      	lsls	r2, r3, #22
1001533a:	d423      	bmi.n	10015384 <__smakebuf_r+0x74>
1001533c:	4333      	orrs	r3, r6
1001533e:	81a3      	strh	r3, [r4, #12]
10015340:	0023      	movs	r3, r4
10015342:	3347      	adds	r3, #71	; 0x47
10015344:	6023      	str	r3, [r4, #0]
10015346:	6123      	str	r3, [r4, #16]
10015348:	2301      	movs	r3, #1
1001534a:	6163      	str	r3, [r4, #20]
1001534c:	e01a      	b.n	10015384 <__smakebuf_r+0x74>
1001534e:	2280      	movs	r2, #128	; 0x80
10015350:	4b0d      	ldr	r3, [pc, #52]	; (10015388 <__smakebuf_r+0x78>)
10015352:	62ab      	str	r3, [r5, #40]	; 0x28
10015354:	89a3      	ldrh	r3, [r4, #12]
10015356:	6020      	str	r0, [r4, #0]
10015358:	4313      	orrs	r3, r2
1001535a:	81a3      	strh	r3, [r4, #12]
1001535c:	9b00      	ldr	r3, [sp, #0]
1001535e:	6120      	str	r0, [r4, #16]
10015360:	6163      	str	r3, [r4, #20]
10015362:	9b01      	ldr	r3, [sp, #4]
10015364:	2b00      	cmp	r3, #0
10015366:	d00a      	beq.n	1001537e <__smakebuf_r+0x6e>
10015368:	230e      	movs	r3, #14
1001536a:	5ee1      	ldrsh	r1, [r4, r3]
1001536c:	0028      	movs	r0, r5
1001536e:	f000 fb9b 	bl	10015aa8 <_isatty_r>
10015372:	2800      	cmp	r0, #0
10015374:	d003      	beq.n	1001537e <__smakebuf_r+0x6e>
10015376:	2201      	movs	r2, #1
10015378:	89a3      	ldrh	r3, [r4, #12]
1001537a:	4313      	orrs	r3, r2
1001537c:	81a3      	strh	r3, [r4, #12]
1001537e:	89a3      	ldrh	r3, [r4, #12]
10015380:	431f      	orrs	r7, r3
10015382:	81a7      	strh	r7, [r4, #12]
10015384:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
10015386:	46c0      	nop			; (mov r8, r8)
10015388:	10015119 	.word	0x10015119

1001538c <__sfputc_r>:
1001538c:	6893      	ldr	r3, [r2, #8]
1001538e:	b510      	push	{r4, lr}
10015390:	3b01      	subs	r3, #1
10015392:	6093      	str	r3, [r2, #8]
10015394:	2b00      	cmp	r3, #0
10015396:	da05      	bge.n	100153a4 <__sfputc_r+0x18>
10015398:	6994      	ldr	r4, [r2, #24]
1001539a:	42a3      	cmp	r3, r4
1001539c:	db08      	blt.n	100153b0 <__sfputc_r+0x24>
1001539e:	b2cb      	uxtb	r3, r1
100153a0:	2b0a      	cmp	r3, #10
100153a2:	d005      	beq.n	100153b0 <__sfputc_r+0x24>
100153a4:	6813      	ldr	r3, [r2, #0]
100153a6:	1c58      	adds	r0, r3, #1
100153a8:	6010      	str	r0, [r2, #0]
100153aa:	7019      	strb	r1, [r3, #0]
100153ac:	b2c8      	uxtb	r0, r1
100153ae:	e001      	b.n	100153b4 <__sfputc_r+0x28>
100153b0:	f7ff fd32 	bl	10014e18 <__swbuf_r>
100153b4:	bd10      	pop	{r4, pc}

100153b6 <__sfputs_r>:
100153b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100153b8:	0006      	movs	r6, r0
100153ba:	000f      	movs	r7, r1
100153bc:	0014      	movs	r4, r2
100153be:	18d5      	adds	r5, r2, r3
100153c0:	42ac      	cmp	r4, r5
100153c2:	d008      	beq.n	100153d6 <__sfputs_r+0x20>
100153c4:	7821      	ldrb	r1, [r4, #0]
100153c6:	003a      	movs	r2, r7
100153c8:	0030      	movs	r0, r6
100153ca:	f7ff ffdf 	bl	1001538c <__sfputc_r>
100153ce:	3401      	adds	r4, #1
100153d0:	1c43      	adds	r3, r0, #1
100153d2:	d1f5      	bne.n	100153c0 <__sfputs_r+0xa>
100153d4:	e000      	b.n	100153d8 <__sfputs_r+0x22>
100153d6:	2000      	movs	r0, #0
100153d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

100153dc <_vfiprintf_r>:
100153dc:	b5f0      	push	{r4, r5, r6, r7, lr}
100153de:	b09f      	sub	sp, #124	; 0x7c
100153e0:	0006      	movs	r6, r0
100153e2:	000f      	movs	r7, r1
100153e4:	9202      	str	r2, [sp, #8]
100153e6:	9305      	str	r3, [sp, #20]
100153e8:	2800      	cmp	r0, #0
100153ea:	d004      	beq.n	100153f6 <_vfiprintf_r+0x1a>
100153ec:	6983      	ldr	r3, [r0, #24]
100153ee:	2b00      	cmp	r3, #0
100153f0:	d101      	bne.n	100153f6 <_vfiprintf_r+0x1a>
100153f2:	f7ff fed3 	bl	1001519c <__sinit>
100153f6:	4b7f      	ldr	r3, [pc, #508]	; (100155f4 <_vfiprintf_r+0x218>)
100153f8:	429f      	cmp	r7, r3
100153fa:	d101      	bne.n	10015400 <_vfiprintf_r+0x24>
100153fc:	6877      	ldr	r7, [r6, #4]
100153fe:	e008      	b.n	10015412 <_vfiprintf_r+0x36>
10015400:	4b7d      	ldr	r3, [pc, #500]	; (100155f8 <_vfiprintf_r+0x21c>)
10015402:	429f      	cmp	r7, r3
10015404:	d101      	bne.n	1001540a <_vfiprintf_r+0x2e>
10015406:	68b7      	ldr	r7, [r6, #8]
10015408:	e003      	b.n	10015412 <_vfiprintf_r+0x36>
1001540a:	4b7c      	ldr	r3, [pc, #496]	; (100155fc <_vfiprintf_r+0x220>)
1001540c:	429f      	cmp	r7, r3
1001540e:	d100      	bne.n	10015412 <_vfiprintf_r+0x36>
10015410:	68f7      	ldr	r7, [r6, #12]
10015412:	89bb      	ldrh	r3, [r7, #12]
10015414:	071b      	lsls	r3, r3, #28
10015416:	d50a      	bpl.n	1001542e <_vfiprintf_r+0x52>
10015418:	693b      	ldr	r3, [r7, #16]
1001541a:	2b00      	cmp	r3, #0
1001541c:	d007      	beq.n	1001542e <_vfiprintf_r+0x52>
1001541e:	2300      	movs	r3, #0
10015420:	ad06      	add	r5, sp, #24
10015422:	616b      	str	r3, [r5, #20]
10015424:	3320      	adds	r3, #32
10015426:	766b      	strb	r3, [r5, #25]
10015428:	3310      	adds	r3, #16
1001542a:	76ab      	strb	r3, [r5, #26]
1001542c:	e03d      	b.n	100154aa <_vfiprintf_r+0xce>
1001542e:	0039      	movs	r1, r7
10015430:	0030      	movs	r0, r6
10015432:	f7ff fd49 	bl	10014ec8 <__swsetup_r>
10015436:	2800      	cmp	r0, #0
10015438:	d0f1      	beq.n	1001541e <_vfiprintf_r+0x42>
1001543a:	2001      	movs	r0, #1
1001543c:	4240      	negs	r0, r0
1001543e:	e0d6      	b.n	100155ee <_vfiprintf_r+0x212>
10015440:	9a05      	ldr	r2, [sp, #20]
10015442:	1d11      	adds	r1, r2, #4
10015444:	6812      	ldr	r2, [r2, #0]
10015446:	9105      	str	r1, [sp, #20]
10015448:	2a00      	cmp	r2, #0
1001544a:	da00      	bge.n	1001544e <_vfiprintf_r+0x72>
1001544c:	e07f      	b.n	1001554e <_vfiprintf_r+0x172>
1001544e:	9209      	str	r2, [sp, #36]	; 0x24
10015450:	3401      	adds	r4, #1
10015452:	7823      	ldrb	r3, [r4, #0]
10015454:	2b2e      	cmp	r3, #46	; 0x2e
10015456:	d100      	bne.n	1001545a <_vfiprintf_r+0x7e>
10015458:	e08d      	b.n	10015576 <_vfiprintf_r+0x19a>
1001545a:	7821      	ldrb	r1, [r4, #0]
1001545c:	2203      	movs	r2, #3
1001545e:	4868      	ldr	r0, [pc, #416]	; (10015600 <_vfiprintf_r+0x224>)
10015460:	f000 fb48 	bl	10015af4 <memchr>
10015464:	2800      	cmp	r0, #0
10015466:	d007      	beq.n	10015478 <_vfiprintf_r+0x9c>
10015468:	4b65      	ldr	r3, [pc, #404]	; (10015600 <_vfiprintf_r+0x224>)
1001546a:	682a      	ldr	r2, [r5, #0]
1001546c:	1ac0      	subs	r0, r0, r3
1001546e:	2340      	movs	r3, #64	; 0x40
10015470:	4083      	lsls	r3, r0
10015472:	4313      	orrs	r3, r2
10015474:	602b      	str	r3, [r5, #0]
10015476:	3401      	adds	r4, #1
10015478:	7821      	ldrb	r1, [r4, #0]
1001547a:	1c63      	adds	r3, r4, #1
1001547c:	2206      	movs	r2, #6
1001547e:	4861      	ldr	r0, [pc, #388]	; (10015604 <_vfiprintf_r+0x228>)
10015480:	9302      	str	r3, [sp, #8]
10015482:	7629      	strb	r1, [r5, #24]
10015484:	f000 fb36 	bl	10015af4 <memchr>
10015488:	2800      	cmp	r0, #0
1001548a:	d100      	bne.n	1001548e <_vfiprintf_r+0xb2>
1001548c:	e09d      	b.n	100155ca <_vfiprintf_r+0x1ee>
1001548e:	4b5e      	ldr	r3, [pc, #376]	; (10015608 <_vfiprintf_r+0x22c>)
10015490:	2b00      	cmp	r3, #0
10015492:	d000      	beq.n	10015496 <_vfiprintf_r+0xba>
10015494:	e090      	b.n	100155b8 <_vfiprintf_r+0x1dc>
10015496:	2207      	movs	r2, #7
10015498:	9b05      	ldr	r3, [sp, #20]
1001549a:	3307      	adds	r3, #7
1001549c:	4393      	bics	r3, r2
1001549e:	3308      	adds	r3, #8
100154a0:	9305      	str	r3, [sp, #20]
100154a2:	696b      	ldr	r3, [r5, #20]
100154a4:	9a03      	ldr	r2, [sp, #12]
100154a6:	189b      	adds	r3, r3, r2
100154a8:	616b      	str	r3, [r5, #20]
100154aa:	9c02      	ldr	r4, [sp, #8]
100154ac:	7823      	ldrb	r3, [r4, #0]
100154ae:	2b00      	cmp	r3, #0
100154b0:	d104      	bne.n	100154bc <_vfiprintf_r+0xe0>
100154b2:	9b02      	ldr	r3, [sp, #8]
100154b4:	1ae3      	subs	r3, r4, r3
100154b6:	9304      	str	r3, [sp, #16]
100154b8:	d012      	beq.n	100154e0 <_vfiprintf_r+0x104>
100154ba:	e003      	b.n	100154c4 <_vfiprintf_r+0xe8>
100154bc:	2b25      	cmp	r3, #37	; 0x25
100154be:	d0f8      	beq.n	100154b2 <_vfiprintf_r+0xd6>
100154c0:	3401      	adds	r4, #1
100154c2:	e7f3      	b.n	100154ac <_vfiprintf_r+0xd0>
100154c4:	9b04      	ldr	r3, [sp, #16]
100154c6:	9a02      	ldr	r2, [sp, #8]
100154c8:	0039      	movs	r1, r7
100154ca:	0030      	movs	r0, r6
100154cc:	f7ff ff73 	bl	100153b6 <__sfputs_r>
100154d0:	1c43      	adds	r3, r0, #1
100154d2:	d100      	bne.n	100154d6 <_vfiprintf_r+0xfa>
100154d4:	e086      	b.n	100155e4 <_vfiprintf_r+0x208>
100154d6:	696a      	ldr	r2, [r5, #20]
100154d8:	9b04      	ldr	r3, [sp, #16]
100154da:	4694      	mov	ip, r2
100154dc:	4463      	add	r3, ip
100154de:	616b      	str	r3, [r5, #20]
100154e0:	7823      	ldrb	r3, [r4, #0]
100154e2:	2b00      	cmp	r3, #0
100154e4:	d07e      	beq.n	100155e4 <_vfiprintf_r+0x208>
100154e6:	2201      	movs	r2, #1
100154e8:	2300      	movs	r3, #0
100154ea:	4252      	negs	r2, r2
100154ec:	606a      	str	r2, [r5, #4]
100154ee:	a902      	add	r1, sp, #8
100154f0:	3254      	adds	r2, #84	; 0x54
100154f2:	1852      	adds	r2, r2, r1
100154f4:	3401      	adds	r4, #1
100154f6:	602b      	str	r3, [r5, #0]
100154f8:	60eb      	str	r3, [r5, #12]
100154fa:	60ab      	str	r3, [r5, #8]
100154fc:	7013      	strb	r3, [r2, #0]
100154fe:	65ab      	str	r3, [r5, #88]	; 0x58
10015500:	7821      	ldrb	r1, [r4, #0]
10015502:	2205      	movs	r2, #5
10015504:	4841      	ldr	r0, [pc, #260]	; (1001560c <_vfiprintf_r+0x230>)
10015506:	f000 faf5 	bl	10015af4 <memchr>
1001550a:	2800      	cmp	r0, #0
1001550c:	d008      	beq.n	10015520 <_vfiprintf_r+0x144>
1001550e:	4b3f      	ldr	r3, [pc, #252]	; (1001560c <_vfiprintf_r+0x230>)
10015510:	682a      	ldr	r2, [r5, #0]
10015512:	1ac0      	subs	r0, r0, r3
10015514:	2301      	movs	r3, #1
10015516:	4083      	lsls	r3, r0
10015518:	4313      	orrs	r3, r2
1001551a:	602b      	str	r3, [r5, #0]
1001551c:	3401      	adds	r4, #1
1001551e:	e7ef      	b.n	10015500 <_vfiprintf_r+0x124>
10015520:	682b      	ldr	r3, [r5, #0]
10015522:	06da      	lsls	r2, r3, #27
10015524:	d504      	bpl.n	10015530 <_vfiprintf_r+0x154>
10015526:	2253      	movs	r2, #83	; 0x53
10015528:	2120      	movs	r1, #32
1001552a:	a802      	add	r0, sp, #8
1001552c:	1812      	adds	r2, r2, r0
1001552e:	7011      	strb	r1, [r2, #0]
10015530:	071a      	lsls	r2, r3, #28
10015532:	d504      	bpl.n	1001553e <_vfiprintf_r+0x162>
10015534:	2253      	movs	r2, #83	; 0x53
10015536:	212b      	movs	r1, #43	; 0x2b
10015538:	a802      	add	r0, sp, #8
1001553a:	1812      	adds	r2, r2, r0
1001553c:	7011      	strb	r1, [r2, #0]
1001553e:	7822      	ldrb	r2, [r4, #0]
10015540:	2a2a      	cmp	r2, #42	; 0x2a
10015542:	d100      	bne.n	10015546 <_vfiprintf_r+0x16a>
10015544:	e77c      	b.n	10015440 <_vfiprintf_r+0x64>
10015546:	9b09      	ldr	r3, [sp, #36]	; 0x24
10015548:	2000      	movs	r0, #0
1001554a:	210a      	movs	r1, #10
1001554c:	e005      	b.n	1001555a <_vfiprintf_r+0x17e>
1001554e:	4252      	negs	r2, r2
10015550:	60ea      	str	r2, [r5, #12]
10015552:	2202      	movs	r2, #2
10015554:	4313      	orrs	r3, r2
10015556:	602b      	str	r3, [r5, #0]
10015558:	e77a      	b.n	10015450 <_vfiprintf_r+0x74>
1001555a:	7822      	ldrb	r2, [r4, #0]
1001555c:	3a30      	subs	r2, #48	; 0x30
1001555e:	2a09      	cmp	r2, #9
10015560:	d804      	bhi.n	1001556c <_vfiprintf_r+0x190>
10015562:	434b      	muls	r3, r1
10015564:	3401      	adds	r4, #1
10015566:	189b      	adds	r3, r3, r2
10015568:	2001      	movs	r0, #1
1001556a:	e7f6      	b.n	1001555a <_vfiprintf_r+0x17e>
1001556c:	2800      	cmp	r0, #0
1001556e:	d100      	bne.n	10015572 <_vfiprintf_r+0x196>
10015570:	e76f      	b.n	10015452 <_vfiprintf_r+0x76>
10015572:	9309      	str	r3, [sp, #36]	; 0x24
10015574:	e76d      	b.n	10015452 <_vfiprintf_r+0x76>
10015576:	7863      	ldrb	r3, [r4, #1]
10015578:	2b2a      	cmp	r3, #42	; 0x2a
1001557a:	d10a      	bne.n	10015592 <_vfiprintf_r+0x1b6>
1001557c:	9b05      	ldr	r3, [sp, #20]
1001557e:	3402      	adds	r4, #2
10015580:	1d1a      	adds	r2, r3, #4
10015582:	681b      	ldr	r3, [r3, #0]
10015584:	9205      	str	r2, [sp, #20]
10015586:	2b00      	cmp	r3, #0
10015588:	da01      	bge.n	1001558e <_vfiprintf_r+0x1b2>
1001558a:	2301      	movs	r3, #1
1001558c:	425b      	negs	r3, r3
1001558e:	9307      	str	r3, [sp, #28]
10015590:	e763      	b.n	1001545a <_vfiprintf_r+0x7e>
10015592:	2300      	movs	r3, #0
10015594:	200a      	movs	r0, #10
10015596:	001a      	movs	r2, r3
10015598:	3401      	adds	r4, #1
1001559a:	606b      	str	r3, [r5, #4]
1001559c:	7821      	ldrb	r1, [r4, #0]
1001559e:	3930      	subs	r1, #48	; 0x30
100155a0:	2909      	cmp	r1, #9
100155a2:	d804      	bhi.n	100155ae <_vfiprintf_r+0x1d2>
100155a4:	4342      	muls	r2, r0
100155a6:	3401      	adds	r4, #1
100155a8:	1852      	adds	r2, r2, r1
100155aa:	2301      	movs	r3, #1
100155ac:	e7f6      	b.n	1001559c <_vfiprintf_r+0x1c0>
100155ae:	2b00      	cmp	r3, #0
100155b0:	d100      	bne.n	100155b4 <_vfiprintf_r+0x1d8>
100155b2:	e752      	b.n	1001545a <_vfiprintf_r+0x7e>
100155b4:	9207      	str	r2, [sp, #28]
100155b6:	e750      	b.n	1001545a <_vfiprintf_r+0x7e>
100155b8:	ab05      	add	r3, sp, #20
100155ba:	9300      	str	r3, [sp, #0]
100155bc:	003a      	movs	r2, r7
100155be:	4b14      	ldr	r3, [pc, #80]	; (10015610 <_vfiprintf_r+0x234>)
100155c0:	0029      	movs	r1, r5
100155c2:	0030      	movs	r0, r6
100155c4:	e000      	b.n	100155c8 <_vfiprintf_r+0x1ec>
100155c6:	bf00      	nop
100155c8:	e007      	b.n	100155da <_vfiprintf_r+0x1fe>
100155ca:	ab05      	add	r3, sp, #20
100155cc:	9300      	str	r3, [sp, #0]
100155ce:	003a      	movs	r2, r7
100155d0:	4b0f      	ldr	r3, [pc, #60]	; (10015610 <_vfiprintf_r+0x234>)
100155d2:	0029      	movs	r1, r5
100155d4:	0030      	movs	r0, r6
100155d6:	f000 f88b 	bl	100156f0 <_printf_i>
100155da:	9003      	str	r0, [sp, #12]
100155dc:	9b03      	ldr	r3, [sp, #12]
100155de:	3301      	adds	r3, #1
100155e0:	d000      	beq.n	100155e4 <_vfiprintf_r+0x208>
100155e2:	e75e      	b.n	100154a2 <_vfiprintf_r+0xc6>
100155e4:	89bb      	ldrh	r3, [r7, #12]
100155e6:	065b      	lsls	r3, r3, #25
100155e8:	d500      	bpl.n	100155ec <_vfiprintf_r+0x210>
100155ea:	e726      	b.n	1001543a <_vfiprintf_r+0x5e>
100155ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
100155ee:	b01f      	add	sp, #124	; 0x7c
100155f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
100155f2:	46c0      	nop			; (mov r8, r8)
100155f4:	10017c3c 	.word	0x10017c3c
100155f8:	10017c5c 	.word	0x10017c5c
100155fc:	10017c7c 	.word	0x10017c7c
10015600:	10017ca2 	.word	0x10017ca2
10015604:	10017ca6 	.word	0x10017ca6
10015608:	00000000 	.word	0x00000000
1001560c:	10017c9c 	.word	0x10017c9c
10015610:	100153b7 	.word	0x100153b7

10015614 <_printf_common>:
10015614:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10015616:	0017      	movs	r7, r2
10015618:	9301      	str	r3, [sp, #4]
1001561a:	688a      	ldr	r2, [r1, #8]
1001561c:	690b      	ldr	r3, [r1, #16]
1001561e:	9000      	str	r0, [sp, #0]
10015620:	000c      	movs	r4, r1
10015622:	4293      	cmp	r3, r2
10015624:	da00      	bge.n	10015628 <_printf_common+0x14>
10015626:	0013      	movs	r3, r2
10015628:	0022      	movs	r2, r4
1001562a:	603b      	str	r3, [r7, #0]
1001562c:	3243      	adds	r2, #67	; 0x43
1001562e:	7812      	ldrb	r2, [r2, #0]
10015630:	2a00      	cmp	r2, #0
10015632:	d001      	beq.n	10015638 <_printf_common+0x24>
10015634:	3301      	adds	r3, #1
10015636:	603b      	str	r3, [r7, #0]
10015638:	6823      	ldr	r3, [r4, #0]
1001563a:	069b      	lsls	r3, r3, #26
1001563c:	d502      	bpl.n	10015644 <_printf_common+0x30>
1001563e:	683b      	ldr	r3, [r7, #0]
10015640:	3302      	adds	r3, #2
10015642:	603b      	str	r3, [r7, #0]
10015644:	2506      	movs	r5, #6
10015646:	6823      	ldr	r3, [r4, #0]
10015648:	401d      	ands	r5, r3
1001564a:	d01e      	beq.n	1001568a <_printf_common+0x76>
1001564c:	0023      	movs	r3, r4
1001564e:	3343      	adds	r3, #67	; 0x43
10015650:	781b      	ldrb	r3, [r3, #0]
10015652:	1e5a      	subs	r2, r3, #1
10015654:	4193      	sbcs	r3, r2
10015656:	6822      	ldr	r2, [r4, #0]
10015658:	0692      	lsls	r2, r2, #26
1001565a:	d51c      	bpl.n	10015696 <_printf_common+0x82>
1001565c:	2030      	movs	r0, #48	; 0x30
1001565e:	18e1      	adds	r1, r4, r3
10015660:	3143      	adds	r1, #67	; 0x43
10015662:	7008      	strb	r0, [r1, #0]
10015664:	0021      	movs	r1, r4
10015666:	1c5a      	adds	r2, r3, #1
10015668:	3145      	adds	r1, #69	; 0x45
1001566a:	7809      	ldrb	r1, [r1, #0]
1001566c:	18a2      	adds	r2, r4, r2
1001566e:	3243      	adds	r2, #67	; 0x43
10015670:	3302      	adds	r3, #2
10015672:	7011      	strb	r1, [r2, #0]
10015674:	e00f      	b.n	10015696 <_printf_common+0x82>
10015676:	0022      	movs	r2, r4
10015678:	2301      	movs	r3, #1
1001567a:	3219      	adds	r2, #25
1001567c:	9901      	ldr	r1, [sp, #4]
1001567e:	9800      	ldr	r0, [sp, #0]
10015680:	9e08      	ldr	r6, [sp, #32]
10015682:	47b0      	blx	r6
10015684:	1c43      	adds	r3, r0, #1
10015686:	d00e      	beq.n	100156a6 <_printf_common+0x92>
10015688:	3501      	adds	r5, #1
1001568a:	68e3      	ldr	r3, [r4, #12]
1001568c:	683a      	ldr	r2, [r7, #0]
1001568e:	1a9b      	subs	r3, r3, r2
10015690:	429d      	cmp	r5, r3
10015692:	dbf0      	blt.n	10015676 <_printf_common+0x62>
10015694:	e7da      	b.n	1001564c <_printf_common+0x38>
10015696:	0022      	movs	r2, r4
10015698:	9901      	ldr	r1, [sp, #4]
1001569a:	3243      	adds	r2, #67	; 0x43
1001569c:	9800      	ldr	r0, [sp, #0]
1001569e:	9d08      	ldr	r5, [sp, #32]
100156a0:	47a8      	blx	r5
100156a2:	1c43      	adds	r3, r0, #1
100156a4:	d102      	bne.n	100156ac <_printf_common+0x98>
100156a6:	2001      	movs	r0, #1
100156a8:	4240      	negs	r0, r0
100156aa:	e020      	b.n	100156ee <_printf_common+0xda>
100156ac:	2306      	movs	r3, #6
100156ae:	6820      	ldr	r0, [r4, #0]
100156b0:	68e1      	ldr	r1, [r4, #12]
100156b2:	683a      	ldr	r2, [r7, #0]
100156b4:	4003      	ands	r3, r0
100156b6:	2500      	movs	r5, #0
100156b8:	2b04      	cmp	r3, #4
100156ba:	d103      	bne.n	100156c4 <_printf_common+0xb0>
100156bc:	1a8d      	subs	r5, r1, r2
100156be:	43eb      	mvns	r3, r5
100156c0:	17db      	asrs	r3, r3, #31
100156c2:	401d      	ands	r5, r3
100156c4:	68a3      	ldr	r3, [r4, #8]
100156c6:	6922      	ldr	r2, [r4, #16]
100156c8:	4293      	cmp	r3, r2
100156ca:	dd01      	ble.n	100156d0 <_printf_common+0xbc>
100156cc:	1a9b      	subs	r3, r3, r2
100156ce:	18ed      	adds	r5, r5, r3
100156d0:	2700      	movs	r7, #0
100156d2:	42bd      	cmp	r5, r7
100156d4:	d00a      	beq.n	100156ec <_printf_common+0xd8>
100156d6:	0022      	movs	r2, r4
100156d8:	2301      	movs	r3, #1
100156da:	321a      	adds	r2, #26
100156dc:	9901      	ldr	r1, [sp, #4]
100156de:	9800      	ldr	r0, [sp, #0]
100156e0:	9e08      	ldr	r6, [sp, #32]
100156e2:	47b0      	blx	r6
100156e4:	1c43      	adds	r3, r0, #1
100156e6:	d0de      	beq.n	100156a6 <_printf_common+0x92>
100156e8:	3701      	adds	r7, #1
100156ea:	e7f2      	b.n	100156d2 <_printf_common+0xbe>
100156ec:	2000      	movs	r0, #0
100156ee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

100156f0 <_printf_i>:
100156f0:	b5f0      	push	{r4, r5, r6, r7, lr}
100156f2:	b08b      	sub	sp, #44	; 0x2c
100156f4:	9206      	str	r2, [sp, #24]
100156f6:	000a      	movs	r2, r1
100156f8:	3243      	adds	r2, #67	; 0x43
100156fa:	9307      	str	r3, [sp, #28]
100156fc:	9005      	str	r0, [sp, #20]
100156fe:	9204      	str	r2, [sp, #16]
10015700:	7e0a      	ldrb	r2, [r1, #24]
10015702:	000c      	movs	r4, r1
10015704:	9b10      	ldr	r3, [sp, #64]	; 0x40
10015706:	2a6e      	cmp	r2, #110	; 0x6e
10015708:	d100      	bne.n	1001570c <_printf_i+0x1c>
1001570a:	e0ab      	b.n	10015864 <_printf_i+0x174>
1001570c:	d811      	bhi.n	10015732 <_printf_i+0x42>
1001570e:	2a63      	cmp	r2, #99	; 0x63
10015710:	d022      	beq.n	10015758 <_printf_i+0x68>
10015712:	d809      	bhi.n	10015728 <_printf_i+0x38>
10015714:	2a00      	cmp	r2, #0
10015716:	d100      	bne.n	1001571a <_printf_i+0x2a>
10015718:	e0b5      	b.n	10015886 <_printf_i+0x196>
1001571a:	2a58      	cmp	r2, #88	; 0x58
1001571c:	d000      	beq.n	10015720 <_printf_i+0x30>
1001571e:	e0c5      	b.n	100158ac <_printf_i+0x1bc>
10015720:	3145      	adds	r1, #69	; 0x45
10015722:	700a      	strb	r2, [r1, #0]
10015724:	4a81      	ldr	r2, [pc, #516]	; (1001592c <_printf_i+0x23c>)
10015726:	e04f      	b.n	100157c8 <_printf_i+0xd8>
10015728:	2a64      	cmp	r2, #100	; 0x64
1001572a:	d01d      	beq.n	10015768 <_printf_i+0x78>
1001572c:	2a69      	cmp	r2, #105	; 0x69
1001572e:	d01b      	beq.n	10015768 <_printf_i+0x78>
10015730:	e0bc      	b.n	100158ac <_printf_i+0x1bc>
10015732:	2a73      	cmp	r2, #115	; 0x73
10015734:	d100      	bne.n	10015738 <_printf_i+0x48>
10015736:	e0aa      	b.n	1001588e <_printf_i+0x19e>
10015738:	d809      	bhi.n	1001574e <_printf_i+0x5e>
1001573a:	2a6f      	cmp	r2, #111	; 0x6f
1001573c:	d029      	beq.n	10015792 <_printf_i+0xa2>
1001573e:	2a70      	cmp	r2, #112	; 0x70
10015740:	d000      	beq.n	10015744 <_printf_i+0x54>
10015742:	e0b3      	b.n	100158ac <_printf_i+0x1bc>
10015744:	2220      	movs	r2, #32
10015746:	6809      	ldr	r1, [r1, #0]
10015748:	430a      	orrs	r2, r1
1001574a:	6022      	str	r2, [r4, #0]
1001574c:	e037      	b.n	100157be <_printf_i+0xce>
1001574e:	2a75      	cmp	r2, #117	; 0x75
10015750:	d01f      	beq.n	10015792 <_printf_i+0xa2>
10015752:	2a78      	cmp	r2, #120	; 0x78
10015754:	d033      	beq.n	100157be <_printf_i+0xce>
10015756:	e0a9      	b.n	100158ac <_printf_i+0x1bc>
10015758:	000e      	movs	r6, r1
1001575a:	681a      	ldr	r2, [r3, #0]
1001575c:	3642      	adds	r6, #66	; 0x42
1001575e:	1d11      	adds	r1, r2, #4
10015760:	6019      	str	r1, [r3, #0]
10015762:	6813      	ldr	r3, [r2, #0]
10015764:	7033      	strb	r3, [r6, #0]
10015766:	e0a4      	b.n	100158b2 <_printf_i+0x1c2>
10015768:	6821      	ldr	r1, [r4, #0]
1001576a:	681a      	ldr	r2, [r3, #0]
1001576c:	0608      	lsls	r0, r1, #24
1001576e:	d406      	bmi.n	1001577e <_printf_i+0x8e>
10015770:	0649      	lsls	r1, r1, #25
10015772:	d504      	bpl.n	1001577e <_printf_i+0x8e>
10015774:	1d11      	adds	r1, r2, #4
10015776:	6019      	str	r1, [r3, #0]
10015778:	2300      	movs	r3, #0
1001577a:	5ed5      	ldrsh	r5, [r2, r3]
1001577c:	e002      	b.n	10015784 <_printf_i+0x94>
1001577e:	1d11      	adds	r1, r2, #4
10015780:	6019      	str	r1, [r3, #0]
10015782:	6815      	ldr	r5, [r2, #0]
10015784:	2d00      	cmp	r5, #0
10015786:	da3b      	bge.n	10015800 <_printf_i+0x110>
10015788:	232d      	movs	r3, #45	; 0x2d
1001578a:	9a04      	ldr	r2, [sp, #16]
1001578c:	426d      	negs	r5, r5
1001578e:	7013      	strb	r3, [r2, #0]
10015790:	e036      	b.n	10015800 <_printf_i+0x110>
10015792:	6821      	ldr	r1, [r4, #0]
10015794:	681a      	ldr	r2, [r3, #0]
10015796:	0608      	lsls	r0, r1, #24
10015798:	d406      	bmi.n	100157a8 <_printf_i+0xb8>
1001579a:	0649      	lsls	r1, r1, #25
1001579c:	d504      	bpl.n	100157a8 <_printf_i+0xb8>
1001579e:	6815      	ldr	r5, [r2, #0]
100157a0:	1d11      	adds	r1, r2, #4
100157a2:	6019      	str	r1, [r3, #0]
100157a4:	b2ad      	uxth	r5, r5
100157a6:	e002      	b.n	100157ae <_printf_i+0xbe>
100157a8:	1d11      	adds	r1, r2, #4
100157aa:	6019      	str	r1, [r3, #0]
100157ac:	6815      	ldr	r5, [r2, #0]
100157ae:	4b5f      	ldr	r3, [pc, #380]	; (1001592c <_printf_i+0x23c>)
100157b0:	7e22      	ldrb	r2, [r4, #24]
100157b2:	9303      	str	r3, [sp, #12]
100157b4:	2708      	movs	r7, #8
100157b6:	2a6f      	cmp	r2, #111	; 0x6f
100157b8:	d01d      	beq.n	100157f6 <_printf_i+0x106>
100157ba:	270a      	movs	r7, #10
100157bc:	e01b      	b.n	100157f6 <_printf_i+0x106>
100157be:	0022      	movs	r2, r4
100157c0:	2178      	movs	r1, #120	; 0x78
100157c2:	3245      	adds	r2, #69	; 0x45
100157c4:	7011      	strb	r1, [r2, #0]
100157c6:	4a5a      	ldr	r2, [pc, #360]	; (10015930 <_printf_i+0x240>)
100157c8:	6819      	ldr	r1, [r3, #0]
100157ca:	9203      	str	r2, [sp, #12]
100157cc:	1d08      	adds	r0, r1, #4
100157ce:	6822      	ldr	r2, [r4, #0]
100157d0:	6018      	str	r0, [r3, #0]
100157d2:	680d      	ldr	r5, [r1, #0]
100157d4:	0610      	lsls	r0, r2, #24
100157d6:	d402      	bmi.n	100157de <_printf_i+0xee>
100157d8:	0650      	lsls	r0, r2, #25
100157da:	d500      	bpl.n	100157de <_printf_i+0xee>
100157dc:	b2ad      	uxth	r5, r5
100157de:	07d3      	lsls	r3, r2, #31
100157e0:	d502      	bpl.n	100157e8 <_printf_i+0xf8>
100157e2:	2320      	movs	r3, #32
100157e4:	431a      	orrs	r2, r3
100157e6:	6022      	str	r2, [r4, #0]
100157e8:	2710      	movs	r7, #16
100157ea:	2d00      	cmp	r5, #0
100157ec:	d103      	bne.n	100157f6 <_printf_i+0x106>
100157ee:	2320      	movs	r3, #32
100157f0:	6822      	ldr	r2, [r4, #0]
100157f2:	439a      	bics	r2, r3
100157f4:	6022      	str	r2, [r4, #0]
100157f6:	0023      	movs	r3, r4
100157f8:	2200      	movs	r2, #0
100157fa:	3343      	adds	r3, #67	; 0x43
100157fc:	701a      	strb	r2, [r3, #0]
100157fe:	e002      	b.n	10015806 <_printf_i+0x116>
10015800:	270a      	movs	r7, #10
10015802:	4b4a      	ldr	r3, [pc, #296]	; (1001592c <_printf_i+0x23c>)
10015804:	9303      	str	r3, [sp, #12]
10015806:	6863      	ldr	r3, [r4, #4]
10015808:	60a3      	str	r3, [r4, #8]
1001580a:	2b00      	cmp	r3, #0
1001580c:	db09      	blt.n	10015822 <_printf_i+0x132>
1001580e:	2204      	movs	r2, #4
10015810:	6821      	ldr	r1, [r4, #0]
10015812:	4391      	bics	r1, r2
10015814:	6021      	str	r1, [r4, #0]
10015816:	2d00      	cmp	r5, #0
10015818:	d105      	bne.n	10015826 <_printf_i+0x136>
1001581a:	9e04      	ldr	r6, [sp, #16]
1001581c:	2b00      	cmp	r3, #0
1001581e:	d011      	beq.n	10015844 <_printf_i+0x154>
10015820:	e07b      	b.n	1001591a <_printf_i+0x22a>
10015822:	2d00      	cmp	r5, #0
10015824:	d079      	beq.n	1001591a <_printf_i+0x22a>
10015826:	9e04      	ldr	r6, [sp, #16]
10015828:	0028      	movs	r0, r5
1001582a:	0039      	movs	r1, r7
1001582c:	f7fd fa70 	bl	10012d10 <__aeabi_uidivmod>
10015830:	9b03      	ldr	r3, [sp, #12]
10015832:	3e01      	subs	r6, #1
10015834:	5c5b      	ldrb	r3, [r3, r1]
10015836:	0028      	movs	r0, r5
10015838:	7033      	strb	r3, [r6, #0]
1001583a:	0039      	movs	r1, r7
1001583c:	f7fd f9e2 	bl	10012c04 <__aeabi_uidiv>
10015840:	1e05      	subs	r5, r0, #0
10015842:	d1f1      	bne.n	10015828 <_printf_i+0x138>
10015844:	2f08      	cmp	r7, #8
10015846:	d109      	bne.n	1001585c <_printf_i+0x16c>
10015848:	6823      	ldr	r3, [r4, #0]
1001584a:	07db      	lsls	r3, r3, #31
1001584c:	d506      	bpl.n	1001585c <_printf_i+0x16c>
1001584e:	6863      	ldr	r3, [r4, #4]
10015850:	6922      	ldr	r2, [r4, #16]
10015852:	4293      	cmp	r3, r2
10015854:	dc02      	bgt.n	1001585c <_printf_i+0x16c>
10015856:	2330      	movs	r3, #48	; 0x30
10015858:	3e01      	subs	r6, #1
1001585a:	7033      	strb	r3, [r6, #0]
1001585c:	9b04      	ldr	r3, [sp, #16]
1001585e:	1b9b      	subs	r3, r3, r6
10015860:	6123      	str	r3, [r4, #16]
10015862:	e02b      	b.n	100158bc <_printf_i+0x1cc>
10015864:	6809      	ldr	r1, [r1, #0]
10015866:	681a      	ldr	r2, [r3, #0]
10015868:	0608      	lsls	r0, r1, #24
1001586a:	d407      	bmi.n	1001587c <_printf_i+0x18c>
1001586c:	0649      	lsls	r1, r1, #25
1001586e:	d505      	bpl.n	1001587c <_printf_i+0x18c>
10015870:	1d11      	adds	r1, r2, #4
10015872:	6019      	str	r1, [r3, #0]
10015874:	6813      	ldr	r3, [r2, #0]
10015876:	8aa2      	ldrh	r2, [r4, #20]
10015878:	801a      	strh	r2, [r3, #0]
1001587a:	e004      	b.n	10015886 <_printf_i+0x196>
1001587c:	1d11      	adds	r1, r2, #4
1001587e:	6019      	str	r1, [r3, #0]
10015880:	6813      	ldr	r3, [r2, #0]
10015882:	6962      	ldr	r2, [r4, #20]
10015884:	601a      	str	r2, [r3, #0]
10015886:	2300      	movs	r3, #0
10015888:	9e04      	ldr	r6, [sp, #16]
1001588a:	6123      	str	r3, [r4, #16]
1001588c:	e016      	b.n	100158bc <_printf_i+0x1cc>
1001588e:	681a      	ldr	r2, [r3, #0]
10015890:	1d11      	adds	r1, r2, #4
10015892:	6019      	str	r1, [r3, #0]
10015894:	6816      	ldr	r6, [r2, #0]
10015896:	2100      	movs	r1, #0
10015898:	6862      	ldr	r2, [r4, #4]
1001589a:	0030      	movs	r0, r6
1001589c:	f000 f92a 	bl	10015af4 <memchr>
100158a0:	2800      	cmp	r0, #0
100158a2:	d001      	beq.n	100158a8 <_printf_i+0x1b8>
100158a4:	1b80      	subs	r0, r0, r6
100158a6:	6060      	str	r0, [r4, #4]
100158a8:	6863      	ldr	r3, [r4, #4]
100158aa:	e003      	b.n	100158b4 <_printf_i+0x1c4>
100158ac:	0026      	movs	r6, r4
100158ae:	3642      	adds	r6, #66	; 0x42
100158b0:	7032      	strb	r2, [r6, #0]
100158b2:	2301      	movs	r3, #1
100158b4:	6123      	str	r3, [r4, #16]
100158b6:	2300      	movs	r3, #0
100158b8:	9a04      	ldr	r2, [sp, #16]
100158ba:	7013      	strb	r3, [r2, #0]
100158bc:	9b07      	ldr	r3, [sp, #28]
100158be:	aa09      	add	r2, sp, #36	; 0x24
100158c0:	9300      	str	r3, [sp, #0]
100158c2:	0021      	movs	r1, r4
100158c4:	9b06      	ldr	r3, [sp, #24]
100158c6:	9805      	ldr	r0, [sp, #20]
100158c8:	f7ff fea4 	bl	10015614 <_printf_common>
100158cc:	1c43      	adds	r3, r0, #1
100158ce:	d102      	bne.n	100158d6 <_printf_i+0x1e6>
100158d0:	2001      	movs	r0, #1
100158d2:	4240      	negs	r0, r0
100158d4:	e027      	b.n	10015926 <_printf_i+0x236>
100158d6:	6923      	ldr	r3, [r4, #16]
100158d8:	0032      	movs	r2, r6
100158da:	9906      	ldr	r1, [sp, #24]
100158dc:	9805      	ldr	r0, [sp, #20]
100158de:	9d07      	ldr	r5, [sp, #28]
100158e0:	47a8      	blx	r5
100158e2:	1c43      	adds	r3, r0, #1
100158e4:	d0f4      	beq.n	100158d0 <_printf_i+0x1e0>
100158e6:	6823      	ldr	r3, [r4, #0]
100158e8:	2500      	movs	r5, #0
100158ea:	079b      	lsls	r3, r3, #30
100158ec:	d40f      	bmi.n	1001590e <_printf_i+0x21e>
100158ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
100158f0:	68e0      	ldr	r0, [r4, #12]
100158f2:	4298      	cmp	r0, r3
100158f4:	da17      	bge.n	10015926 <_printf_i+0x236>
100158f6:	0018      	movs	r0, r3
100158f8:	e015      	b.n	10015926 <_printf_i+0x236>
100158fa:	0022      	movs	r2, r4
100158fc:	2301      	movs	r3, #1
100158fe:	3219      	adds	r2, #25
10015900:	9906      	ldr	r1, [sp, #24]
10015902:	9805      	ldr	r0, [sp, #20]
10015904:	9e07      	ldr	r6, [sp, #28]
10015906:	47b0      	blx	r6
10015908:	1c43      	adds	r3, r0, #1
1001590a:	d0e1      	beq.n	100158d0 <_printf_i+0x1e0>
1001590c:	3501      	adds	r5, #1
1001590e:	68e3      	ldr	r3, [r4, #12]
10015910:	9a09      	ldr	r2, [sp, #36]	; 0x24
10015912:	1a9b      	subs	r3, r3, r2
10015914:	429d      	cmp	r5, r3
10015916:	dbf0      	blt.n	100158fa <_printf_i+0x20a>
10015918:	e7e9      	b.n	100158ee <_printf_i+0x1fe>
1001591a:	0026      	movs	r6, r4
1001591c:	9b03      	ldr	r3, [sp, #12]
1001591e:	3642      	adds	r6, #66	; 0x42
10015920:	781b      	ldrb	r3, [r3, #0]
10015922:	7033      	strb	r3, [r6, #0]
10015924:	e78e      	b.n	10015844 <_printf_i+0x154>
10015926:	b00b      	add	sp, #44	; 0x2c
10015928:	bdf0      	pop	{r4, r5, r6, r7, pc}
1001592a:	46c0      	nop			; (mov r8, r8)
1001592c:	10017cad 	.word	0x10017cad
10015930:	10017cbe 	.word	0x10017cbe

10015934 <_putc_r>:
10015934:	b570      	push	{r4, r5, r6, lr}
10015936:	0006      	movs	r6, r0
10015938:	000d      	movs	r5, r1
1001593a:	0014      	movs	r4, r2
1001593c:	2800      	cmp	r0, #0
1001593e:	d004      	beq.n	1001594a <_putc_r+0x16>
10015940:	6983      	ldr	r3, [r0, #24]
10015942:	2b00      	cmp	r3, #0
10015944:	d101      	bne.n	1001594a <_putc_r+0x16>
10015946:	f7ff fc29 	bl	1001519c <__sinit>
1001594a:	4b12      	ldr	r3, [pc, #72]	; (10015994 <_putc_r+0x60>)
1001594c:	429c      	cmp	r4, r3
1001594e:	d101      	bne.n	10015954 <_putc_r+0x20>
10015950:	6874      	ldr	r4, [r6, #4]
10015952:	e008      	b.n	10015966 <_putc_r+0x32>
10015954:	4b10      	ldr	r3, [pc, #64]	; (10015998 <_putc_r+0x64>)
10015956:	429c      	cmp	r4, r3
10015958:	d101      	bne.n	1001595e <_putc_r+0x2a>
1001595a:	68b4      	ldr	r4, [r6, #8]
1001595c:	e003      	b.n	10015966 <_putc_r+0x32>
1001595e:	4b0f      	ldr	r3, [pc, #60]	; (1001599c <_putc_r+0x68>)
10015960:	429c      	cmp	r4, r3
10015962:	d100      	bne.n	10015966 <_putc_r+0x32>
10015964:	68f4      	ldr	r4, [r6, #12]
10015966:	68a3      	ldr	r3, [r4, #8]
10015968:	3b01      	subs	r3, #1
1001596a:	60a3      	str	r3, [r4, #8]
1001596c:	2b00      	cmp	r3, #0
1001596e:	da05      	bge.n	1001597c <_putc_r+0x48>
10015970:	69a2      	ldr	r2, [r4, #24]
10015972:	4293      	cmp	r3, r2
10015974:	db08      	blt.n	10015988 <_putc_r+0x54>
10015976:	b2eb      	uxtb	r3, r5
10015978:	2b0a      	cmp	r3, #10
1001597a:	d005      	beq.n	10015988 <_putc_r+0x54>
1001597c:	6823      	ldr	r3, [r4, #0]
1001597e:	b2e8      	uxtb	r0, r5
10015980:	1c5a      	adds	r2, r3, #1
10015982:	6022      	str	r2, [r4, #0]
10015984:	701d      	strb	r5, [r3, #0]
10015986:	e004      	b.n	10015992 <_putc_r+0x5e>
10015988:	0022      	movs	r2, r4
1001598a:	0029      	movs	r1, r5
1001598c:	0030      	movs	r0, r6
1001598e:	f7ff fa43 	bl	10014e18 <__swbuf_r>
10015992:	bd70      	pop	{r4, r5, r6, pc}
10015994:	10017c3c 	.word	0x10017c3c
10015998:	10017c5c 	.word	0x10017c5c
1001599c:	10017c7c 	.word	0x10017c7c

100159a0 <__sread>:
100159a0:	b570      	push	{r4, r5, r6, lr}
100159a2:	000c      	movs	r4, r1
100159a4:	250e      	movs	r5, #14
100159a6:	5f49      	ldrsh	r1, [r1, r5]
100159a8:	f000 f8b0 	bl	10015b0c <_read_r>
100159ac:	2800      	cmp	r0, #0
100159ae:	db03      	blt.n	100159b8 <__sread+0x18>
100159b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
100159b2:	181b      	adds	r3, r3, r0
100159b4:	6563      	str	r3, [r4, #84]	; 0x54
100159b6:	e003      	b.n	100159c0 <__sread+0x20>
100159b8:	89a2      	ldrh	r2, [r4, #12]
100159ba:	4b02      	ldr	r3, [pc, #8]	; (100159c4 <__sread+0x24>)
100159bc:	4013      	ands	r3, r2
100159be:	81a3      	strh	r3, [r4, #12]
100159c0:	bd70      	pop	{r4, r5, r6, pc}
100159c2:	46c0      	nop			; (mov r8, r8)
100159c4:	ffffefff 	.word	0xffffefff

100159c8 <__swrite>:
100159c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100159ca:	001f      	movs	r7, r3
100159cc:	898b      	ldrh	r3, [r1, #12]
100159ce:	0005      	movs	r5, r0
100159d0:	000c      	movs	r4, r1
100159d2:	0016      	movs	r6, r2
100159d4:	05db      	lsls	r3, r3, #23
100159d6:	d505      	bpl.n	100159e4 <__swrite+0x1c>
100159d8:	230e      	movs	r3, #14
100159da:	5ec9      	ldrsh	r1, [r1, r3]
100159dc:	2200      	movs	r2, #0
100159de:	2302      	movs	r3, #2
100159e0:	f000 f874 	bl	10015acc <_lseek_r>
100159e4:	89a2      	ldrh	r2, [r4, #12]
100159e6:	4b05      	ldr	r3, [pc, #20]	; (100159fc <__swrite+0x34>)
100159e8:	0028      	movs	r0, r5
100159ea:	4013      	ands	r3, r2
100159ec:	81a3      	strh	r3, [r4, #12]
100159ee:	0032      	movs	r2, r6
100159f0:	230e      	movs	r3, #14
100159f2:	5ee1      	ldrsh	r1, [r4, r3]
100159f4:	003b      	movs	r3, r7
100159f6:	f000 f81f 	bl	10015a38 <_write_r>
100159fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100159fc:	ffffefff 	.word	0xffffefff

10015a00 <__sseek>:
10015a00:	b570      	push	{r4, r5, r6, lr}
10015a02:	000c      	movs	r4, r1
10015a04:	250e      	movs	r5, #14
10015a06:	5f49      	ldrsh	r1, [r1, r5]
10015a08:	f000 f860 	bl	10015acc <_lseek_r>
10015a0c:	89a3      	ldrh	r3, [r4, #12]
10015a0e:	1c42      	adds	r2, r0, #1
10015a10:	d103      	bne.n	10015a1a <__sseek+0x1a>
10015a12:	4a05      	ldr	r2, [pc, #20]	; (10015a28 <__sseek+0x28>)
10015a14:	4013      	ands	r3, r2
10015a16:	81a3      	strh	r3, [r4, #12]
10015a18:	e004      	b.n	10015a24 <__sseek+0x24>
10015a1a:	2280      	movs	r2, #128	; 0x80
10015a1c:	0152      	lsls	r2, r2, #5
10015a1e:	4313      	orrs	r3, r2
10015a20:	81a3      	strh	r3, [r4, #12]
10015a22:	6560      	str	r0, [r4, #84]	; 0x54
10015a24:	bd70      	pop	{r4, r5, r6, pc}
10015a26:	46c0      	nop			; (mov r8, r8)
10015a28:	ffffefff 	.word	0xffffefff

10015a2c <__sclose>:
10015a2c:	b510      	push	{r4, lr}
10015a2e:	230e      	movs	r3, #14
10015a30:	5ec9      	ldrsh	r1, [r1, r3]
10015a32:	f000 f815 	bl	10015a60 <_close_r>
10015a36:	bd10      	pop	{r4, pc}

10015a38 <_write_r>:
10015a38:	b570      	push	{r4, r5, r6, lr}
10015a3a:	0005      	movs	r5, r0
10015a3c:	0008      	movs	r0, r1
10015a3e:	0011      	movs	r1, r2
10015a40:	2200      	movs	r2, #0
10015a42:	4c06      	ldr	r4, [pc, #24]	; (10015a5c <_write_r+0x24>)
10015a44:	6022      	str	r2, [r4, #0]
10015a46:	001a      	movs	r2, r3
10015a48:	f7f7 fc34 	bl	1000d2b4 <_write>
10015a4c:	1c43      	adds	r3, r0, #1
10015a4e:	d103      	bne.n	10015a58 <_write_r+0x20>
10015a50:	6823      	ldr	r3, [r4, #0]
10015a52:	2b00      	cmp	r3, #0
10015a54:	d000      	beq.n	10015a58 <_write_r+0x20>
10015a56:	602b      	str	r3, [r5, #0]
10015a58:	bd70      	pop	{r4, r5, r6, pc}
10015a5a:	46c0      	nop			; (mov r8, r8)
10015a5c:	1001ac24 	.word	0x1001ac24

10015a60 <_close_r>:
10015a60:	2300      	movs	r3, #0
10015a62:	b570      	push	{r4, r5, r6, lr}
10015a64:	4c06      	ldr	r4, [pc, #24]	; (10015a80 <_close_r+0x20>)
10015a66:	0005      	movs	r5, r0
10015a68:	0008      	movs	r0, r1
10015a6a:	6023      	str	r3, [r4, #0]
10015a6c:	f7f7 fc5c 	bl	1000d328 <_close>
10015a70:	1c43      	adds	r3, r0, #1
10015a72:	d103      	bne.n	10015a7c <_close_r+0x1c>
10015a74:	6823      	ldr	r3, [r4, #0]
10015a76:	2b00      	cmp	r3, #0
10015a78:	d000      	beq.n	10015a7c <_close_r+0x1c>
10015a7a:	602b      	str	r3, [r5, #0]
10015a7c:	bd70      	pop	{r4, r5, r6, pc}
10015a7e:	46c0      	nop			; (mov r8, r8)
10015a80:	1001ac24 	.word	0x1001ac24

10015a84 <_fstat_r>:
10015a84:	2300      	movs	r3, #0
10015a86:	b570      	push	{r4, r5, r6, lr}
10015a88:	4c06      	ldr	r4, [pc, #24]	; (10015aa4 <_fstat_r+0x20>)
10015a8a:	0005      	movs	r5, r0
10015a8c:	0008      	movs	r0, r1
10015a8e:	0011      	movs	r1, r2
10015a90:	6023      	str	r3, [r4, #0]
10015a92:	f7f7 fc4d 	bl	1000d330 <_fstat>
10015a96:	1c43      	adds	r3, r0, #1
10015a98:	d103      	bne.n	10015aa2 <_fstat_r+0x1e>
10015a9a:	6823      	ldr	r3, [r4, #0]
10015a9c:	2b00      	cmp	r3, #0
10015a9e:	d000      	beq.n	10015aa2 <_fstat_r+0x1e>
10015aa0:	602b      	str	r3, [r5, #0]
10015aa2:	bd70      	pop	{r4, r5, r6, pc}
10015aa4:	1001ac24 	.word	0x1001ac24

10015aa8 <_isatty_r>:
10015aa8:	2300      	movs	r3, #0
10015aaa:	b570      	push	{r4, r5, r6, lr}
10015aac:	4c06      	ldr	r4, [pc, #24]	; (10015ac8 <_isatty_r+0x20>)
10015aae:	0005      	movs	r5, r0
10015ab0:	0008      	movs	r0, r1
10015ab2:	6023      	str	r3, [r4, #0]
10015ab4:	f7f7 fc42 	bl	1000d33c <_isatty>
10015ab8:	1c43      	adds	r3, r0, #1
10015aba:	d103      	bne.n	10015ac4 <_isatty_r+0x1c>
10015abc:	6823      	ldr	r3, [r4, #0]
10015abe:	2b00      	cmp	r3, #0
10015ac0:	d000      	beq.n	10015ac4 <_isatty_r+0x1c>
10015ac2:	602b      	str	r3, [r5, #0]
10015ac4:	bd70      	pop	{r4, r5, r6, pc}
10015ac6:	46c0      	nop			; (mov r8, r8)
10015ac8:	1001ac24 	.word	0x1001ac24

10015acc <_lseek_r>:
10015acc:	b570      	push	{r4, r5, r6, lr}
10015ace:	0005      	movs	r5, r0
10015ad0:	0008      	movs	r0, r1
10015ad2:	0011      	movs	r1, r2
10015ad4:	2200      	movs	r2, #0
10015ad6:	4c06      	ldr	r4, [pc, #24]	; (10015af0 <_lseek_r+0x24>)
10015ad8:	6022      	str	r2, [r4, #0]
10015ada:	001a      	movs	r2, r3
10015adc:	f7f7 fc30 	bl	1000d340 <_lseek>
10015ae0:	1c43      	adds	r3, r0, #1
10015ae2:	d103      	bne.n	10015aec <_lseek_r+0x20>
10015ae4:	6823      	ldr	r3, [r4, #0]
10015ae6:	2b00      	cmp	r3, #0
10015ae8:	d000      	beq.n	10015aec <_lseek_r+0x20>
10015aea:	602b      	str	r3, [r5, #0]
10015aec:	bd70      	pop	{r4, r5, r6, pc}
10015aee:	46c0      	nop			; (mov r8, r8)
10015af0:	1001ac24 	.word	0x1001ac24

10015af4 <memchr>:
10015af4:	b2c9      	uxtb	r1, r1
10015af6:	1882      	adds	r2, r0, r2
10015af8:	4290      	cmp	r0, r2
10015afa:	d004      	beq.n	10015b06 <memchr+0x12>
10015afc:	7803      	ldrb	r3, [r0, #0]
10015afe:	428b      	cmp	r3, r1
10015b00:	d002      	beq.n	10015b08 <memchr+0x14>
10015b02:	3001      	adds	r0, #1
10015b04:	e7f8      	b.n	10015af8 <memchr+0x4>
10015b06:	2000      	movs	r0, #0
10015b08:	4770      	bx	lr
	...

10015b0c <_read_r>:
10015b0c:	b570      	push	{r4, r5, r6, lr}
10015b0e:	0005      	movs	r5, r0
10015b10:	0008      	movs	r0, r1
10015b12:	0011      	movs	r1, r2
10015b14:	2200      	movs	r2, #0
10015b16:	4c06      	ldr	r4, [pc, #24]	; (10015b30 <_read_r+0x24>)
10015b18:	6022      	str	r2, [r4, #0]
10015b1a:	001a      	movs	r2, r3
10015b1c:	f7f7 fbaa 	bl	1000d274 <_read>
10015b20:	1c43      	adds	r3, r0, #1
10015b22:	d103      	bne.n	10015b2c <_read_r+0x20>
10015b24:	6823      	ldr	r3, [r4, #0]
10015b26:	2b00      	cmp	r3, #0
10015b28:	d000      	beq.n	10015b2c <_read_r+0x20>
10015b2a:	602b      	str	r3, [r5, #0]
10015b2c:	bd70      	pop	{r4, r5, r6, pc}
10015b2e:	46c0      	nop			; (mov r8, r8)
10015b30:	1001ac24 	.word	0x1001ac24
10015b34:	000003e8 	.word	0x000003e8

10015b38 <test>:
10015b38:	00000083 00004000 00000200 00c800c8     .....@..........
10015b48:	41a00000 42700000 3f000000 3e666666     ...A..pB...?fff>
10015b58:	3f2ccccd 3f000000 3f000000 0000000a     ..,?...?...?....
10015b68:	72617453 676e6974 61694220 6f4c2073     Starting Bias Lo
10015b78:	5220706f 73646165 00000000 706d6153     op Reads....Samp
10015b88:	3a73656c 0a642520 00000000 65636341     les: %d.....Acce
10015b98:	666f206c 74657366 74616420 57482061     l offset data HW
10015ba8:	62205453 253d7469 25203a64 66342e37     ST bit=%d: %7.4f
10015bb8:	2e372520 25206634 66342e37 00000a0d      %7.4f %7.4f....
10015bc8:	6f727947 66666f20 20746573 61746164     Gyro offset data
10015bd8:	53574820 69622054 64253d74 3725203a      HWST bit=%d: %7
10015be8:	2066342e 342e3725 37252066 0d66342e     .4f %7.4f %7.4f.
10015bf8:	0000000a 78352325 2325203a 0a0d7835     ....%#5x: %#5x..
10015c08:	00000000 706d6f43 20737361 20746f6e     ....Compass not 
10015c18:	6e756f66 00002e64 72617453 676e6974     found...Starting
10015c28:	55504d20 30303536 53574820 000d2154      MPU6500 HWST!..
10015c38:	72746552 69766569 4220676e 65736169     Retrieving Biase
10015c48:	00000d73 72746552 69766569 4220676e     s...Retrieving B
10015c58:	65736169 72452073 20726f72 6f70202d     iases Error - po
10015c68:	62697373 4920656c 65204332 726f7272     ssible I2C error
10015c78:	00000000 72746552 69766569 5320676e     ....Retrieving S
10015c88:	69422054 73657361 00000000 72746552     T Biases....Retr
10015c98:	69766569 5320676e 69422054 73657361     ieving ST Biases
10015ca8:	72724520 2d20726f 736f7020 6c626973      Error - possibl
10015cb8:	32492065 72652043 00726f72 64616552     e I2C error.Read
10015cc8:	20676e69 2050544f 69676552 72657473     ing OTP Register
10015cd8:	72724520 002e726f 65636341 544f206c      Error..Accel OT
10015ce8:	64253a50 6425202c 6425202c 0000000a     P:%d, %d, %d....
10015cf8:	45434341 52433a4c 52455449 41204149     ACCEL:CRITERIA A
10015d08:	00000000 73616942 6968535f 253d7466     ....Bias_Shift=%
10015d18:	66342e37 6942202c 525f7361 253d6765     7.4f, Bias_Reg=%
10015d28:	66342e37 6942202c 485f7361 3d545357     7.4f, Bias_HWST=
10015d38:	342e3725 000a0d66 2050544f 756c6176     %7.4f...OTP valu
10015d48:	25203a65 66342e37 00000a0d 69746172     e: %7.4f....rati
10015d58:	37253d6f 2c66342e 72687420 6f687365     o=%7.4f, thresho
10015d68:	253d646c 66342e37 00000a0d 45434341     ld=%7.4f....ACCE
10015d78:	6146204c 41206c69 20736978 6425203d     L Fail Axis = %d
10015d88:	0000000a 45434341 52433a4c 52455449     ....ACCEL:CRITER
10015d98:	42204149 0000000d 206e694d 203a474d     IA B....Min MG: 
10015da8:	342e3725 000a0d66 2078614d 203a474d     %7.4f...Max MG: 
10015db8:	342e3725 000a0d66 73616942 6968735f     %7.4f...Bias_shi
10015dc8:	253d7466 66342e37 7473202c 2e37253d     ft=%7.4f, st=%7.
10015dd8:	202c6634 3d676572 342e3725 00000a66     4f, reg=%7.4f...
10015de8:	65636341 4146206c 61204c49 3a736978     Accel FAIL axis:
10015df8:	3c206425 3232203d 20676d35 3e20726f     %d <= 225mg or >
10015e08:	3736203d 0a676d35 00000000 65636341     = 675mg.....Acce
10015e18:	52433a6c 52455449 43204149 6962203a     l:CRITERIA C: bi
10015e28:	6c207361 20737365 6e616874 2e372520     as less than %7.
10015e38:	000a6634 4c494146 203a4445 65636341     4f..FAILED: Acce
10015e48:	7861206c 253a7369 203d2064 20646c25     l axis:%d = %ld 
10015e58:	3035203e 0a676d30 00000000 65636341     > 500mg.....Acce
10015e68:	6553206c 5420666c 20747365 75736552     l Self Test Resu
10015e78:	3a73746c 0a642520 00000000 6f727947     lts: %d.....Gyro
10015e88:	50544f20 2c64253a 2c642520 0d642520      OTP:%d, %d, %d.
10015e98:	0000000a 4f525947 4952433a 49524554     ....GYRO:CRITERI
10015ea8:	00412041 6f727947 69614620 7841206c     A A.Gyro Fail Ax
10015eb8:	3d207369 0a642520 00000000 4f525947     is = %d.....GYRO
10015ec8:	4952433a 49524554 0d422041 00000000     :CRITERIA B.....
10015ed8:	2078614d 3a535044 2e372520 0a0d6634     Max DPS: %7.4f..
10015ee8:	00000000 4f525947 49414620 7861204c     ....GYRO FAIL ax
10015ef8:	253a7369 72672064 65746165 68742072     is:%d greater th
10015f08:	36206e61 73706430 0000000a 6f727947     an 60dps....Gyro
10015f18:	4952433a 49524554 3a432041 61696220     :CRITERIA C: bia
10015f28:	656c2073 74207373 206e6168 342e3725     s less than %7.4
10015f38:	00000a66 4c494146 203a4445 6f727947     f...FAILED: Gyro
10015f48:	69786120 64253a73 25203d20 3e20646c      axis:%d = %ld >
10015f58:	64303220 000a7370 6f727947 6c655320      20dps..Gyro Sel
10015f68:	65542066 52207473 6c757365 203a7374     f Test Results: 
10015f78:	000a6425 706d6f43 20737361 666c6553     %d..Compass Self
10015f88:	73655420 65522074 746c7573 25203a73      Test Results: %
10015f98:	00000a64 74697845 20676e69 54535748     d...Exiting HWST
10015fa8:	00000000                                ....

10015fac <hw>:
10015fac:	04000069 01410080 01000000 00001333     i.....A.....3...

10015fbc <reg>:
10015fbc:	0c1a1975 1c1b236a 201f1e1d 3b437472     u...j#..... rtC;
10015fcc:	3a393841 376c6b69 6d24776f 2625706e     A89:ikl7ow$mnp%&
10015fdc:	2a292827 67646334 00000049 006ccd4c     '()*4cdgI...L.l.
10015fec:	002cc90c 00765636 00664626 c4abf2fe     ..,.6Vv.&Ff.....
10015ffc:	dfdff1aa dfdfafbb 8db3aab8 350d98b4     ...............5
1001600c:	0000005d aaaaaab8 c5c388b0 000000c7     ]...............
1001601c:	f3b9b1d8 b691a38b 00d9b409 f3b9b1da     ................
1001602c:	b691a38b 00dab4da 736d735b 656c625f     ........[sms_ble
1001603c:	6961705f 65725f72 73657571 6e665f74     _pair_request_fn
1001604c:	6150095d 6e697269 65722067 73657571     ].Pairing reques
1001605c:	2e2e2e74 656e4220 64252077 4c42202c     t... Bnew %d, BL
1001606c:	78302045 78323025 3154202c 2c642520     E 0x%02x, T1 %d,
1001607c:	20325420 00006425 656d6954 63203172      T2 %d..Timer1 c
1001608c:	65727275 6d20746e 3a65646f 00642520     urrent mode: %d.
1001609c:	736d735b 656c625f 776f705f 645f7265     [sms_ble_power_d
100160ac:	5d6e776f 00000000 736d735b 656c625f     own]....[sms_ble
100160bc:	776f705f 645f7265 5d6e776f 6f745309     _power_down].Sto
100160cc:	6e697070 6f632067 6e616d6d 65722064     pping command re
100160dc:	76696563 64206465 6e697275 64612067     ceived during ad
100160ec:	74726576 6d657369 2e746e65 6f745320     vertisement. Sto
100160fc:	6e697070 2e2e2e67 00000020 6c696166     pping... ...fail
1001610c:	21216465 00000021 656e6f64 00000021     ed!!!...done!...
1001611c:	736d735b 656c625f 776f705f 645f7265     [sms_ble_power_d
1001612c:	5d6e776f 65440909 65636976 69617020     own]..Device pai
1001613c:	2e646572 64202e2e 62617369 676e696c     red... disabling
1001614c:	746e6920 75727265 20737470 77732026      interrupts & sw
1001615c:	68637469 20676e69 6e776f64 6e657320     itching down sen
1001616c:	73726f73 00000000 736d735b 656c625f     sors....[sms_ble
1001617c:	776f705f 645f7265 5d6e776f 75430909     _power_down]..Cu
1001618c:	6e657272 20796c74 69646e69 69746163     rrently indicati
1001619c:	0000676e 736d735b 656c625f 776f705f     ng..[sms_ble_pow
100161ac:	645f7265 5d6e776f 65440909 65636976     er_down]..Device
100161bc:	6e6f6320 7463656e 2e2e6465 6964202e      connected... di
100161cc:	6e6f6373 7463656e 00676e69 736d735b     sconnecting.[sms
100161dc:	656c625f 7664615f 7065725f 5f74726f     _ble_adv_report_
100161ec:	095d6e66 65766441 73697472 6e656d65     fn].Advertisemen
100161fc:	69742074 756f656d 2e2e2e74 00000000     t timeout.......
1001620c:	736d735b 656c625f 6e6f635f 7463656e     [sms_ble_connect
1001621c:	665f6465 09095d6e 69766544 20736563     ed_fn]..Devices 
1001622c:	6e6e6f63 65746365 2e2e2e64 00000000     connected.......
1001623c:	736d735b 656c625f 6961705f 5f646572     [sms_ble_paired_
1001624c:	005d6e66 736d735b 656c625f 7664615f     fn].[sms_ble_adv
1001625c:	69747265 095d6573 65766441 73697472     ertise].Advertis
1001626c:	6e656d65 61642074 73206174 66207465     ement data set f
1001627c:	656c6961 00002164 736d735b 656c625f     ailed!..[sms_ble
1001628c:	7664615f 69747265 095d6573 454c4209     _advertise]..BLE
1001629c:	61745320 64657472 76644120 69747265      Started Adverti
100162ac:	656d6573 0000746e 736d735b 7265735f     sement..[sms_ser
100162bc:	65636976 7664615f 69747265 095d6573     vice_advertise].
100162cc:	20454c42 65766441 73697472 6e656d65     BLE Advertisemen
100162dc:	74732074 20747261 6c696166 203a6465     t start failed: 
100162ec:	73616572 30206e6f 00782578 736d735b     reason 0x%x.[sms
100162fc:	656c625f 7369645f 6e6e6f63 65746365     _ble_disconnecte
1001630c:	6e665f64 6550095d 64207265 6f637369     d_fn].Peer disco
1001631c:	63656e6e 2e646574 42202e2e 2077656e     nnected... Bnew 
1001632c:	202c6425 20454c42 30257830 202c7832     %d, BLE 0x%02x, 
1001633c:	25203154 54202c64 64252032 00000000     T1 %d, T2 %d....
1001634c:	6e630a0d 25203a74 00000064              ..cnt: %d...

10016358 <sms_ble_gap_cb>:
	...
10016364:	10009d01 00000000 10009d35 10009e45     ........5...E...
	...
1001637c:	10009d7d 10009afd 00000000 00000000     }...............
	...

100163a4 <sms_ble_gatt_server_cb>:
100163a4:	10009b49 10009ba5 00000000 00000000     I...............
	...
100163cc:	736d735b 7475625f 5f6e6f74 666e6f63     [sms_button_conf
100163dc:	72756769 70095d65 6c626f72 77206d65     igure].problem w
100163ec:	656c6968 74657320 676e6974 20707520     hile setting up 
100163fc:	74747562 00306e6f 736d735b 7475625f     button0.[sms_but
1001640c:	5f6e6f74 666e6f63 72756769 50095d65     ton_configure].P
1001641c:	6c626f72 77206d65 656c6968 74657320     roblem while set
1001642c:	676e6974 20707520 74747562 00316e6f     ting up button1.
1001643c:	736d735b 7475625f 5f6e6f74 666e6f63     [sms_button_conf
1001644c:	72756769 50095d65 6c626f72 77206d65     igure].Problem w
1001645c:	656c6968 74657320 676e6974 20707520     hile setting up 
1001646c:	414c5058 44454e49 65737520 75622072     XPLAINED user bu
1001647c:	6e6f7474 00000000 736d735b 7475625f     tton....[sms_but
1001648c:	5f6e6f74 5f746567 74617473 09095d65     ton_get_state]..
1001649c:	74747542 73206e6f 65746174 6425203a     Button state: %d
100164ac:	00642520 736d735b 7475625f 5f6e6f74      %d.[sms_button_
100164bc:	2d5d6e66 00000030 736d735b 7475625f     fn]-0...[sms_but
100164cc:	5f6e6f74 2d5d6e66 00000031 736d735b     ton_fn]-1...[sms
100164dc:	7475625f 5f6e6f74 095d6e66 61745309     _button_fn]..Sta
100164ec:	6e697472 65732067 726f736e 42282073     rting sensors (B
100164fc:	00002930 736d735b 7475625f 5f6e6f74     0)..[sms_button_
1001650c:	095d6e66 6f4e0909 73752074 73206465     fn]...Not used s
1001651c:	65746174 2e2e2e73 00000000 736d735b     tates.......[sms
1001652c:	7475625f 5f6e6f74 095d6e66 61745309     _button_fn]..Sta
1001653c:	6e697472 65732067 726f736e 42282073     rting sensors (B
1001654c:	00002931 736d735b 7475625f 5f6e6f74     1)..[sms_button_
1001655c:	095d6e66 6c697453 6e69206c 61636964     fn].Still indica
1001656c:	676e6974 002e2e2e 736d735b 7475625f     ting....[sms_but
1001657c:	5f6e6f74 69666564 735f656e 69767265     ton_define_servi
1001658c:	5d736563 72655309 65636976 65642073     ces].Services de
1001659c:	696e6966 6620676e 656c6961 72202c64     fining failed, r
100165ac:	6f736165 7830206e 00007825 736d735b     eason 0x%x..[sms
100165bc:	7475625f 5f6e6f74 69666564 735f656e     _button_define_s
100165cc:	69767265 5d736563 72655309 65636976     ervices].Service
100165dc:	65642073 656e6966 53202c64 6220534d     s defined, SMS b
100165ec:	6f747475 6168206e 656c646e 6425203a     utton handle: %d
100165fc:	00000000 626f7250 206d656c 6c696877     ....Problem whil
1001660c:	65732065 6e697474 70672067 70206f69     e setting gpio p
1001661c:	00006e69 2e2e7325 4209092e 6572702d     in..%s.....B-pre
1001662c:	64252076 2d42202c 20727563 202c6425     v %d, B-cur %d, 
1001663c:	20454c42 30257830 202c7832 25203154     BLE 0x%02x, T1 %
1001664c:	54202c64 64252032 4d53202c 64252053     d, T2 %d, SMS %d
1001665c:	00000000 736d735b 756d695f 6e6f635f     ....[sms_imu_con
1001666c:	75676966 675f6572 5d6f6970 6f725009     figure_gpio].Pro
1001667c:	6d656c62 69687720 7320656c 69747465     blem while setti
1001668c:	7520676e 4d492070 52442055 70205944     ng up IMU DRDY p
1001669c:	00006e69 736d735b 756d695f 6e6f635f     in..[sms_imu_con
100166ac:	75676966 675f6572 5d6f6970 6f725009     figure_gpio].Pro
100166bc:	6d656c62 69687720 7320656c 69747465     blem while setti
100166cc:	7520676e 4d492070 43562055 69702043     ng up IMU VCC pi
100166dc:	0000006e 72617453 676e6974 20707520     n...Starting up 
100166ec:	2e55504d 00002e2e 69616620 2164656c     MPU..... failed!
100166fc:	00000000 74746553 20676e69 4d207075     ....Setting up M
1001670c:	2e2e5550 0000002e 736d735b 64656c5f     PU......[sms_led
1001671c:	6970675f 6e695f6f 095d7469 626f7270     _gpio_init].prob
1001672c:	206d656c 6c696877 65732065 6e697474     lem while settin
1001673c:	70752067 64656c20 00000030 736d735b     g up led0...[sms
1001674c:	6572705f 72757373 6f635f65 6769666e     _pressure_config
1001675c:	5f657275 6f697067 7270095d 656c626f     ure_gpio].proble
1001676c:	6877206d 20656c69 74746573 20676e69     m while setting 
1001677c:	56207075 70206363 00006e69 736d735b     up Vcc pin..[sms
1001678c:	6572705f 72757373 74735f65 75747261     _pressure_startu
1001679c:	09095d70 72617453 676e6974 65727020     p]..Starting pre
100167ac:	72757373 65732065 726f736e 00000000     ssure sensor....
100167bc:	736d735b 6572705f 72757373 736d5f65     [sms_pressure_ms
100167cc:	635f3835 75636c61 6574616c 6574205d     58_calculate] te
100167dc:	7265706d 72757461 203d2065 20646c25     mperature = %ld 
100167ec:	65727020 72757373 203d2065 00646c25      pressure = %ld.
100167fc:	736d735b 6572705f 72757373 6f705f65     [sms_pressure_po
1001680c:	645f6c6c 5d617461 61745309 6e697472     ll_data].Startin
1001681c:	61642067 70206174 696c6c6f 0000676e     g data polling..
1001682c:	736d735b 6572705f 72757373 736d5f65     [sms_pressure_ms
1001683c:	705f3835 5f6c6c6f 61746164 7270205d     58_poll_data] pr
1001684c:	656c626f 6572206d 6e696461 736d2067     oblem reading ms
1001685c:	64203835 00617461 736d735b 6572705f     58 data.[sms_pre
1001686c:	72757373 65645f65 656e6966 7265735f     ssure_define_ser
1001687c:	65636976 53095d73 69767265 20736563     vices].Services 
1001688c:	69666564 676e696e 69616620 2c64656c     defining failed,
1001689c:	61657220 206e6f73 78257830 00000000      reason 0x%x....
100168ac:	736d735b 6572705f 72757373 65645f65     [sms_pressure_de
100168bc:	656e6966 7265735f 65636976 53095d73     fine_services].S
100168cc:	69767265 20736563 69666564 2c64656e     ervices defined,
100168dc:	534d5320 65727020 72757373 61682065      SMS pressure ha
100168ec:	656c646e 6425203a 00000000 736d735b     ndle: %d....[sms
100168fc:	6175645f 6d69746c 5f317265 095d6e66     _dualtimer1_fn].
1001690c:	6c696146 74206465 6e69206f 6d207469     Failed to init m
1001691c:	20383573 69766564 00006563 736d735b     s58 device..[sms
1001692c:	6175645f 6d69746c 5f317265 095d6e66     _dualtimer1_fn].
1001693c:	6c696146 74206465 6e69206f 61697469     Failed to initia
1001694c:	657a696c 65727020 72757373 65732065     lize pressure se
1001695c:	726f736e 6f57202e 6e696b72 6f6d2067     nsor. Working mo
1001696c:	3d206564 54554220 5f4e4f54 4f4c4f53     de = BUTTON_SOLO
1001697c:	00000000 736d735b 6175645f 6d69746c     ....[sms_dualtim
1001698c:	5f317265 095d6e66 61745309 6e697472     er1_fn]..Startin
1001699c:	65732067 726f736e 4d282073 20383553     g sensors (MS58 
100169ac:	65736572 2e2e2974 0000002e 736d735b     reset)......[sms
100169bc:	6175645f 6d69746c 5f317265 005d6e66     _dualtimer1_fn].
100169cc:	736d735b 6175645f 6d69746c 5f317265     [sms_dualtimer1_
100169dc:	095d6e66 61745309 6e697472 65732067     fn]..Starting se
100169ec:	726f736e 73282073 74747568 20676e69     nsors (shutting 
100169fc:	6e776f64 2e2e2e29 00000000 736d735b     down).......[sms
10016a0c:	6175645f 6d69746c 5f327265 005d6e66     _dualtimer2_fn].
10016a1c:	2e2e2e20 69766967 7520676e 00002170      ...giving up!..
10016a2c:	2e2e2e20 74696177 2e676e69 63202e2e      ...waiting... c
10016a3c:	746e756f 203a7265 00006425 736d735b     ounter: %d..[sms
10016a4c:	6175645f 6d69746c 5f327265 095d6e66     _dualtimer2_fn].
10016a5c:	696c4209 6e696b6e 74732067 75747261     .Blinking startu
10016a6c:	2e2e2e70 00000000 736d735b 6175645f     p.......[sms_dua
10016a7c:	6d69746c 5f327265 095d6e66 696c4209     ltimer2_fn]..Bli
10016a8c:	6e696b6e 68732067 6f647475 2e2e6e77     nking shutdown..
10016a9c:	0000002e 736d735b 6175645f 6d69746c     ....[sms_dualtim
10016aac:	5f327265 095d6e66 776f5009 6e697265     er2_fn]..Powerin
10016abc:	666f2067 2e2e2e66 00000000 1000c294     g off...........
10016acc:	1000c2a2 1000c2b0 1000c2be 1000c2cc     ................
10016adc:	1000c2da 1000c2e8 1000c2f8 1000c308     ................
10016aec:	1000c318 1000c328 1000c338 1000c348     ....(...8...H...
10016afc:	1000c358 1000c368 1000c378 1000c388     X...h...x.......
10016b0c:	1000c398 1000c3a8 1000c3b8 1000c3c8     ................
10016b1c:	1000c3d8 1000c3e8 1000c3f8 1000c408     ................
10016b2c:	1000c418 1000c428 1000c438 1000c446     ....(...8...F...
10016b3c:	1000c454 1000c462 1000c470 1000c47e     T...b...p...~...
10016b4c:	1000c48c 1000c49a 1000c4a8 1000c4b8     ................
10016b5c:	1000c4c8 1000c4d8 1000c4e8 1000c4f8     ................
10016b6c:	1000c508 1000c518 1000c528 1000c538     ........(...8...
10016b7c:	1000c548 1000c558 1000c568 1000c578     H...X...h...x...
10016b8c:	1000c588 1000c598 1000c5a8 1000c5b6     ................
10016b9c:	1000c5c4 1000c5f0 1000c5fe 1000c60c     ................
10016bac:	1000c61a 1000c628 1000c636 1000c644     ....(...6...D...
10016bbc:	1000c652 1000c660 1000c66e 1000c67c     R...`...n...|...
10016bcc:	1000c68a 1000c698 1000c6a6 1000c6b4     ................
10016bdc:	1000c6c2 1000c6d0 1000c6de 1000c6ec     ................
10016bec:	1000c6fa 1000c708 1000c716 1000c724     ............$...
10016bfc:	1000c732 1000c740 1000c74e 1000c75c     2...@...N...\...
10016c0c:	1000c76a 1000c778 1000c786 1000c794     j...x...........
10016c1c:	1000c7a2 1000c7b0 1000c7be 1000c7cc     ................
10016c2c:	1000c7da 1000c7e8 1000c7f6 1000c804     ................
10016c3c:	1000c812 1000c820 1000c82e 1000c83c     .... .......<...
10016c4c:	1000c84a 1000c858 1000c866 1000c874     J...X...f...t...
10016c5c:	1000c882 1000c890 1000c89e 1000c8ac     ................
10016c6c:	1000c8ba 1000c8c8 1000c8d6 1000c970     ............p...
10016c7c:	1000c998 1000c9c0 1000c9e8 1000cc28     ............(...
10016c8c:	1000ca18 1000ca30 1000caa8 1000cac0     ....0...........
10016c9c:	1000ca48 1000ca60 1000ca78 1000ca90     H...`...x.......
10016cac:	1000cad8 1000cd9c 1000cd9c 1000cd9c     ................
10016cbc:	1000cd9c 1000cd9c 1000cd9c 1000cd9c     ................
10016ccc:	1000cd9c 1000cb80 1000cb98 1000cbb0     ................
10016cdc:	1000cc3e 1000cb08 1000cd9c 1000cd9c     >...............
10016cec:	1000cd9c 1000cd9c 1000cd9c 1000cd9c     ................
10016cfc:	1000cbc8 1000cbe0 1000cbf8 1000cc10     ................
10016d0c:	1000cd9c 1000cd54 1000cd6c 1000cd9c     ....T...l.......
10016d1c:	1000cd9c 1000cc6a 1000cc80 1000cc96     ....j...........
10016d2c:	1000ccac 1000cd9c 1000cd9c 1000cd9c     ................
10016d3c:	1000cd9c 1000cd9c 1000cd9c 1000cd9c     ................
10016d4c:	1000cd9c 1000c95c 1000c984 1000c9ac     ....\...........
10016d5c:	1000c9d4 1000ca00 1000caf0 1000cb20     ............ ...
10016d6c:	1000cb38 1000cb50 1000cb68 1000cc54     8...P...h...T...
10016d7c:	1000ccc2 1000cd3c 1000cd84 1000d4be     ....<...........
10016d8c:	1000d4d0 1000d4a6 1000d4a6 1000d4a6     ................
10016d9c:	1000d4be 1000d4a6 1000d4a6 1000dec2     ................
10016dac:	1000df36 1000deaa 1000df3c 1000deb0     6.......<.......
10016dbc:	1000deb6 1000debc 1000e61c 1000e61c     ................
10016dcc:	1000e61c 1000e61c 1000e61c 1000e61c     ................
10016ddc:	1000e61c 1000e61c 1000e61c 1000e61c     ................
10016dec:	1000e61c 1000e61c 1000e61c 1000e61c     ................
10016dfc:	1000e61c 1000e61c 1000e61c 1000e61c     ................
10016e0c:	1000e61c 1000e63a 1000e63a 1000e63a     ....:...:...:...
10016e1c:	1000e63a 1000e63a 1000e63a 1000e63a     :...:...:...:...
10016e2c:	1000e63a 1000e63a 1000e63a 1000e65c     :...:...:...\...
10016e3c:	1000e65c 1000e65c 1000e65c 1000e65c     \...\...\...\...
10016e4c:	1000e65c 1000e65c 1000e65c 1000e65c     \...\...\...\...
10016e5c:	1000e65c 1000e68c 1000e68c 1000e68c     \...............
10016e6c:	1000e68c 1000e68c 1000e68c 1000e6a6     ................
10016e7c:	1000e6a6 1000e6a6 1000e6a6 1000e6a6     ................
10016e8c:	1000e6a6 1000e6a6 1000e6a6 1000e6a6     ................
10016e9c:	1000e6c0 1000e6c0 1000e6e2 1000e6e2     ................
10016eac:	1000e6fc 1000e6e2 34333231 00003635     ........123456..
10016ebc:	efcdab00 00efcdab                       ........

10016ec4 <ble_mgr_gatt_server_handle>:
	...
10016edc:	1000d3b9 1000d3e1 1000d429 00000000     ........).......
10016eec:	65646e55 656e6966 76452064 20746e65     Undefined Event 
10016efc:	65636552 64657669 00000000 6e616353     Received....Scan
10016f0c:	676e696e 61662020 64656c69 00000000     ning  failed....
10016f1c:	65766441 73697472 20676e69 6c696166     Advertising fail
10016f2c:	00006465 2d454c42 2055544d 6e616843     ed..BLE-MTU Chan
10016f3c:	2c646567 6e6f4320 7463656e 206e6f69     ged, Connection 
10016f4c:	646e6148 203a656c 202c6425 2077654e     Handle: %d, New 
10016f5c:	756c6156 25203a65 00000064 2055544d     Value: %d...MTU 
10016f6c:	6e616843 2c646567 6e6f4320 7463656e     Changed, Connect
10016f7c:	206e6f69 646e6148 253a656c 4f202c64     ion Handle:%d, O
10016f8c:	61726570 6e6f6974 0064253a 2055544d     peration:%d.MTU 
10016f9c:	6e616843 46206567 656c6961 43202c64     Change Failed, C
10016fac:	656e6e6f 6f697463 6148206e 656c646e     onnection Handle
10016fbc:	2c64253a 65704f20 69746172 253a6e6f     :%d, Operation:%
10016fcc:	00000064 72616843 69725720 43206574     d...Char Write C
10016fdc:	4320646d 6c706d6f 2c657465 6e6f4320     md Complete, Con
10016fec:	7463656e 206e6f69 646e6148 253a656c     nection Handle:%
10016ffc:	4f202c64 61726570 6e6f6974 0064253a     d, Operation:%d.
1001700c:	72616843 69725720 43206574 4620646d     Char Write Cmd F
1001701c:	656c6961 43202c64 656e6e6f 6f697463     ailed, Connectio
1001702c:	6148206e 656c646e 2c64253a 65704f20     n Handle:%d, Ope
1001703c:	69746172 253a6e6f 00000064 74617453     ration:%d...Stat
1001704c:	6f4e2065 61482074 656c646e 64252064     e Not Handled %d
1001705c:	00000000 69766544 64206563 6f637369     ....Device disco
1001706c:	63656e6e 20646574 73616552 303a6e6f     nnected Reason:0
1001707c:	32302578 61482078 656c646e 2578303d     x%02x Handle=0x%
1001708c:	00000078 425f5441 435f454c 5f4e4e4f     x...AT_BLE_CONN_
1001709c:	41524150 50555f4d 45544144 00000020     PARAM_UPDATE ...
100170ac:	72636e45 69747079 66206e6f 656c6961     Encryption faile
100170bc:	00000064 72636e45 69747079 63206e6f     d...Encryption c
100170cc:	6c706d6f 64657465 63757320 73736563     ompleted success
100170dc:	6c6c7566 00000079 20454c42 69766544     fully...BLE Devi
100170ec:	6e206563 6620746f 646e756f 636e6520     ce not found enc
100170fc:	74707972 206e6f69 6f666e69 00000000     ryption info....
1001710c:	6f666e49 7665443a 20656369 6e756f66     Info:Device foun
1001711c:	64612064 73657264 255b2073 20205d64     d address [%d]  
1001712c:	30257830 30255832 30255832 30255832     0x%02X%02X%02X%0
1001713c:	30255832 30255832 00205832 6f666e49     2X%02X%02X .Info
1001714c:	78616d3a 6d756d69 2e6f6e20 7320666f     :maximum no.of s
1001715c:	206e6163 69766564 72206563 68636165     can device reach
1001716c:	2e2e6465 6f74532e 6e697070 63532067     ed...Stopping Sc
1001717c:	00006e61 6c696146 74206465 7473206f     an..Failed to st
1001718c:	7320706f 6e6e6163 00676e69 30257830     op scanning.0x%0
1001719c:	202c5832 00000000 4b525343 0000203a     2X, ....CSRK: ..
100171ac:	3a4b5249 00000000 72696150 20676e69     IRK:....Pairing 
100171bc:	6c696166 2e2e6465 7369442e 6e6e6f63     failed...Disconn
100171cc:	69746365 0000676e 63736944 656e6e6f     ecting..Disconne
100171dc:	52207463 65757165 46207473 656c6961     ct Request Faile
100171ec:	00000064 72696150 20676e69 636f7270     d...Pairing proc
100171fc:	72756465 6f632065 656c706d 20646574     edure completed 
1001720c:	63637573 66737365 796c6c75 00000000     successfully....
1001721c:	20454c42 69766544 6e206563 6620746f     BLE Device not f
1001722c:	646e756f 206f7420 726f7473 68742065     ound to store th
1001723c:	61702065 6e697269 6e692067 00006f66     e pairing info..
1001724c:	3a4b544c 00000020 72636e45 69747079     LTK: ...Encrypti
1001725c:	4e206e6f 7320746f 74726174 00006465     on Not started..
1001726c:	76616c53 65532065 69727563 52207974     Slave Security R
1001727c:	2d207165 74754120 746e6568 74616369     eq - Authenticat
1001728c:	206e6f69 6c696146 00006465 656e6547     ion Failed..Gene
1001729c:	65746172 544c2064 00203a4b 30257830     rated LTK: .0x%0
100172ac:	00205832 646e6553 20676e69 72696170     2X .Sending pair
100172bc:	20676e69 70736572 65736e6f 00000000     ing response....
100172cc:	72696150 71655220 74736575 41202d20     Pair Request - A
100172dc:	65687475 6369746e 6f697461 6146206e     uthentication Fa
100172ec:	64656c69 00000000 65746e45 68742072     iled....Enter th
100172fc:	61502065 656b7373 2d362879 69676944     e Passkey(6-Digi
1001730c:	69202974 6554206e 6e696d72 003a6c61     t) in Terminal:.
1001731c:	206e6950 656d6954 0074756f 63736944     Pin Timeout.Disc
1001732c:	656e6e6f 6e697463 2e2e2067 0000002e     onnecting ......
1001733c:	61656c50 45206573 7265746e 65687420     Please Enter the
1001734c:	6c6f6620 69776f6c 5020676e 2d737361      following Pass-
1001735c:	65646f63 206e6f28 6568746f 65442072     code(on other De
1001736c:	65636976 00003a29 72696150 79656b2d     vice):..Pair-key
1001737c:	70657220 6620796c 656c6961 00000064      reply failed...
1001738c:	20424f4f 74616546 20657275 20746f4e     OOB Feature Not 
1001739c:	70707573 6574726f 00000064 65746e45     supported...Ente
100173ac:	20646572 73736150 646f632d 00003a65     red Pass-code:..
100173bc:	2d434e45 3a716552 6e6f4320 6148206e     ENC-Req: Conn Ha
100173cc:	656c646e 76654420 20656369 6e756f46     ndle Device Foun
100173dc:	64683a64 64253a6c 00000000 74736f68     d:hdl:%d....host
100173ec:	76656420 20656369 76696465 00782520      device ediv %x.
100173fc:	72656570 76656420 20656369 76696465     peer device ediv
1001740c:	00782520 5f636e65 20716572 76696465      %x.enc_req ediv
1001741c:	00782520 20656854 65646e69 73692078      %x.The index is
1001742c:	00642520 2d434e45 3a716552 79654b20      %d.ENC-Req: Key
1001743c:	756f4620 0000646e 72696150 20676e69      Found..Pairing 
1001744c:	6f666e69 74616d72 206e6f69 7020666f     information of p
1001745c:	20726565 69766564 69206563 6f6e2073     eer device is no
1001746c:	76612074 616c6961 2e656c62 00000000     t available.....
1001747c:	61656c50 75206573 6961706e 68742072     Please unpair th
1001748c:	65642065 65636976 6f726620 6570206d     e device from pe
1001749c:	64207265 63697665 6f6d2865 656c6962     er device(mobile
100174ac:	65732029 6e697474 6d207367 20756e65     ) settings menu 
100174bc:	20646e61 72617473 61702074 6e697269     and start pairin
100174cc:	67612067 006e6961 72636e45 69747079     g again.Encrypti
100174dc:	52206e6f 65757165 52207473 796c7065     on Request Reply
100174ec:	69614620 0064656c 72636e45 69747079      Failed.Encrypti
100174fc:	52206e6f 65757165 52207473 796c7065     on Request Reply
1001750c:	00000000 656c625b 696e695f 09095d74     ....[ble_init]..
1001751c:	696e4909 6c616974 6e697a69 41532067     .Initializing SA
1001752c:	3131424d 00000000 656c625b 696e695f     MB11....[ble_ini
1001753c:	09095d74 424d4153 49203131 6974696e     t]..SAMB11 Initi
1001754c:	7a696c61 6f697461 6166206e 64656c69     alization failed
1001755c:	00000000 656c625b 696e695f 09095d74     ....[ble_init]..
1001756c:	61656c50 63206573 6b636568 65687420     Please check the
1001757c:	776f7020 61207265 6320646e 656e6e6f      power and conne
1001758c:	6f697463 202f206e 64726168 65726177     ction / hardware
1001759c:	6e6f6320 7463656e 0000726f 52424153      connector..SABR
100175ac:	4d532d65 00000053 69766544 6e206563     e-SMS...Device n
100175bc:	20656d61 20746573 6c696166 00006465     ame set failed..
100175cc:	656c625b 7465735f 7665645f 6e6f635f     [ble_set_dev_con
100175dc:	5d676966 44420909 64646120 73736572     fig]..BD address
100175ec:	74656720 69616620 0064656c 656c625b      get failed.[ble
100175fc:	7465735f 7665645f 6e6f635f 5d676966     _set_dev_config]
1001760c:	44420909 64644120 73736572 2578303a     ..BD Address:0x%
1001761c:	25583230 25583230 25583230 25583230     02X%02X%02X%02X%
1001762c:	25583230 2c583230 64644120 73736572     02X%02X, Address
1001763c:	70795420 64253a65 00000000 656c625b      Type:%d....[ble
1001764c:	7465735f 7665645f 6e6f635f 5d676966     _set_dev_config]
1001765c:	74655309 454c4220 76654420 20656369     .Set BLE Device 
1001766c:	666e6f63 72756769 6f697461 6166206e     configuration fa
1001767c:	64656c69 00000000 656c625b 7465735f     iled....[ble_set
1001768c:	7665645f 6e6f635f 5d676966 74655309     _dev_config].Set
1001769c:	454c4220 76654420 20656369 72646441      BLE Device Addr
100176ac:	20737365 6c696166 00006465 6e616353     ess failed..Scan
100176bc:	676e696e 502e2e2e 7361656c 61772065     ning...Please wa
100176cc:	2e2e7469 0000002e 76616c53 65732065     it......Slave se
100176dc:	69727563 72207974 65757165 73207473     curity request s
100176ec:	65636375 75667373 0000006c 76616c53     uccessful...Slav
100176fc:	65732065 69727563 72207974 65757165     e security reque
1001770c:	66207473 656c6961 00000064 6e6e6f43     st failed...Conn
1001771c:	65746365 6f742064 65657020 65642072     ected to peer de
1001772c:	65636976 74697720 64612068 73657264     vice with addres
1001773c:	78302073 78323025 78323025 78323025     s 0x%02x%02x%02x
1001774c:	78323025 78323025 78323025 00000000     %02x%02x%02x....
1001775c:	6e6e6f43 69746365 48206e6f 6c646e61     Connection Handl
1001776c:	64252065 00000000 6f736552 6e69766c     e %d....Resolvin
1001777c:	61522067 6d6f646e 64646120 73736572     g Random address
1001778c:	63757320 73736563 00002a2a 6f736552      success**..Reso
1001779c:	6e69766c 61522067 6d6f646e 64646120     lving Random add
100177ac:	73736572 69616620 2a64656c 0000002a     ress failed**...
100177bc:	2078614d 626d756e 6f207265 6f632066     Max number of co
100177cc:	63656e6e 6e6f6974 61657220 64656863     nnection reached
100177dc:	6425203a 3d3d3d20 7369443e 6e6e6f63     : %d ===>Disconn
100177ec:	69746365 2e2e676e 0000002e 69766544     ecting......Devi
100177fc:	43206563 656e6e6f 6f697463 6146206e     ce Connection Fa
1001780c:	64656c69 53202d20 75746174 25203a73     iled - Status: %
1001781c:	00000064 23232323 23232323 65442323     d...##########De
1001782c:	65636976 756f4620 0000646e 23232323     vice Found..####
1001783c:	23232323 65442323 65636976 746f4e20     ######Device Not
1001784c:	756f4620 0000646e 69766544 69206563      Found..Device i
1001785c:	253a7864 00000064 2d454c42 6e657645     dx:%d...BLE-Even
1001786c:	64253a74 00000000 54544147 7265535f     t:%d....GATT_Ser
1001787c:	20726576 6e657645 64253a74 00000000     ver Event:%d....
1001788c:	2d454c42 616e614d 3a726567 6e6b6e55     BLE-Manager:Unkn
1001789c:	206e776f 6e657645 78303d74 00005825     own Event=0x%X..
100178ac:	656c625b 6e616d5f 72656761 0909095d     [ble_manager]...
100178bc:	756e614d 74636166 72657275 65707320     Manufacturer spe
100178cc:	69666963 61642063 65206174 6c62616e     cific data enabl
100178dc:	00006465 5a2d571c 50532dbe 00000000     ed...W-Z.-SP....
100178ec:	20454c42 65766441 73697472 6e656d65     BLE Advertisemen
100178fc:	61642074 73206174 66207465 656c6961     t data set faile
1001790c:	00000064                                d...

10017910 <ble_mgr_gap_handle>:
10017910:	1000d345 1000d5f5 1000d369 1000d391     E.......i.......
10017920:	00000000 1000e271 1000d471 1000d50d     ....q...q.......
10017930:	1000d851 1000d6a1 1000da51 1000d869     Q.......Q...i...
10017940:	1000dbdd 1000dd21 1000d531 1000e4bd     ....!...1.......
	...
1001795c:	1000f516 1000f524 1000f56c 1000f5b0     ....$...l.......
1001796c:	1000f5da 1000f644 1000f65c 6c756f43     ....D...\...Coul
1001797c:	6f6e2064 6e692074 61697469 657a696c     d not initialize
1001798c:	55504d20 00000021 69616d5b 09095d6e      MPU!...[main]..
1001799c:	61570909 676e696b 2e707520 00002e2e     ..Waking up.....
100179ac:	6e6f6420 00002165 69616d5b 09095d6e      done!..[main]..
100179bc:	69440909 6c626173 20676e69 74747562     ..Disabling butt
100179cc:	69206e6f 2e2e746e 0000002e 2e2e0d0a     on int..........
100179dc:	204f4e2e 52554f53 21214543 00000000     .NO SOURCE!!....
100179ec:	2e2e0d0a 4e54422e 00000030 69616d5b     .....BTN0...[mai
100179fc:	09095d6e 72450909 20726f72 73206e69     n]....Error in s
10017a0c:	625f736d 6f747475 6e665f6e 00212928     ms_button_fn()!.
10017a1c:	2e2e0d0a 4e54422e 00000031 2e2e0d0a     .....BTN1.......
10017a2c:	55504d2e 4452445f 00000059 2e2e0d0a     .MPU_DRDY.......
10017a3c:	4e4f412e 4d49545f 00005245 69616d5b     .AON_TIMER..[mai
10017a4c:	09095d6e 6f500909 6e696c6c 72702067     n]....Polling pr
10017a5c:	75737365 64206572 2e617461 00002e2e     essure data.....
10017a6c:	69616d5b 09095d6e 4f410909 6974204e     [main]....AON ti
10017a7c:	2072656d 64616572 68772079 20656c69     mer ready while 
10017a8c:	69646e69 69746163 2e2e676e 6b73202e     indicating... sk
10017a9c:	69707069 0000676e 2e2e0d0a 4155442e     ipping.......DUA
10017aac:	4d49544c 00315245 2e2e0d0a 4155442e     LTIMER1......DUA
10017abc:	4d49544c 00325245 2e2e0d0a 003f3f2e     LTIMER2......??.
10017acc:	69616d5b 09095d6e 6e450909 696c6261     [main]....Enabli
10017adc:	6220676e 6f747475 6e69206e 2e2e2e74     ng button int...
10017aec:	00000000 69616d5b 09095d6e 4c550909     ....[main]....UL
10017afc:	2e2e2e50 00000000 00212120 656d7441     P....... !!.Atme
10017b0c:	6f43206c 022e7072                                l Corp.

10017b13 <CSWTCH.45>:
10017b13:	00100402                                         ...

10017b16 <CSWTCH.47>:
10017b16:	03010300 03030303 03030303 02020303              ...............

10017b25 <client_conf_uuid>:
10017b25:	29042902                                         .)

10017b27 <presentation_format_uuid>:
10017b27:	29012904                                         .)

10017b29 <user_desc_uuid>:
10017b29:	29032901                                         .)

10017b2b <server_conf_uuid>:
10017b2b:	29002903                                         .)

10017b2d <extended_props_uuid>:
10017b2d:	28022900                                         .)

10017b2f <include_uuid>:
10017b2f:	28032802                                         .(

10017b31 <char_uuid>:
10017b31:	f6002803 1a100131 d8100131 b0100131     .(..1...1...1...
10017b41:	d8100131 a4100131 d8100131 b0100131     1...1...1...1...
10017b51:	1a100131 1a100131 a4100131 b0100131     1...1...1...1...
10017b61:	5c100131 5c100132 5c100132 de100132     1..\2..\2..\2...
10017b71:	1a100131 1a100131 c4100131 ae100131     1...1...1...1...
10017b81:	c4100131 a4100131 c4100131 ae100131     1...1...1...1...
10017b91:	1a100131 1a100131 a4100131 ae100131     1...1...1...1...
10017ba1:	5c100131 5c100132 5c100132 68100132     1..\2..\2..\2..h
10017bb1:	54100132 b2100135 b2100134 b0100134     2..T5...4...4...
10017bc1:	46100134 46100135 3c100135 b0100135     4..F5..F5..<5...
10017bd1:	46100134 3c100135 46100135 b0100135     4..F5..<5..F5...
10017be1:	4c100134 4c100135 4c100135 d6100135     4..L5..L5..L5...
10017bf1:	38100135 f810013e f810013c f610013c     5..8>...<...<...
10017c01:	1010013c 1010013e 0210013e f610013e     <...>...>...>...
10017c11:	1010013c 0210013e 1010013e f610013e     <...>...>...>...
10017c21:	1810013c 1810013e 1810013e 1810013e     <...>...>...>...
10017c31:	43100140 38000000                                @..C...

10017c38 <_global_impure_ptr>:
10017c38:	10017d38                                8}..

10017c3c <__sf_fake_stdin>:
	...

10017c5c <__sf_fake_stdout>:
	...

10017c7c <__sf_fake_stderr>:
	...
10017c9c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
10017cac:	32313000 36353433 41393837 45444342     .0123456789ABCDE
10017cbc:	31300046 35343332 39383736 64636261     F.0123456789abcd
10017ccc:	00006665                                ef..

10017cd0 <_init>:
10017cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10017cd2:	46c0      	nop			; (mov r8, r8)
10017cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
10017cd6:	bc08      	pop	{r3}
10017cd8:	469e      	mov	lr, r3
10017cda:	4770      	bx	lr

10017cdc <__init_array_start>:
10017cdc:	100080b1 	.word	0x100080b1

10017ce0 <_fini>:
10017ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10017ce2:	46c0      	nop			; (mov r8, r8)
10017ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
10017ce6:	bc08      	pop	{r3}
10017ce8:	469e      	mov	lr, r3
10017cea:	4770      	bx	lr

10017cec <__fini_array_start>:
10017cec:	10008089 	.word	0x10008089
