# name: input
# key: input
# group: verilog
# --

input ${1:[${2:MSB} : ${3:LSB}] }${4:Name};