Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  9 12:27:37 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_with_AA_timing_summary_routed.rpt -pb OV7670_VGA_Display_with_AA_timing_summary_routed.pb -rpx OV7670_VGA_Display_with_AA_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display_with_AA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (133)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (539)
5. checking no_input_delay (15)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (133)
--------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (539)
--------------------------------------------------
 There are 539 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.808        0.000                      0                  149        0.163        0.000                      0                  149        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.808        0.000                      0                  149        0.163        0.000                      0                  149        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 3.056ns (40.510%)  route 4.488ns (59.490%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.605     5.126    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.580 r  U_Frame_Buffer/mem_reg_0_3/DOBDO[0]
                         net (fo=6, routed)           2.286     9.866    U_Frame_Buffer/mem_reg_0_14_1[1]
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.152    10.018 f  U_Frame_Buffer/vgaRed[3]_i_15/O
                         net (fo=1, routed)           0.661    10.679    U_Frame_Buffer/vgaRed[3]_i_15_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I1_O)        0.326    11.005 r  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.806    11.811    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124    11.935 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.734    12.670    U_Frame_Buffer_n_0
    SLICE_X2Y19          FDSE                                         r  vgaRed_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y19          FDSE                                         r  vgaRed_reg[1]/C
                         clock pessimism              0.188    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X2Y19          FDSE (Setup_fdse_C_S)       -0.524    14.478    vgaRed_reg[1]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 3.056ns (40.151%)  route 4.555ns (59.849%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.605     5.126    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.580 r  U_Frame_Buffer/mem_reg_0_3/DOBDO[0]
                         net (fo=6, routed)           2.286     9.866    U_Frame_Buffer/mem_reg_0_14_1[1]
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.152    10.018 f  U_Frame_Buffer/vgaRed[3]_i_15/O
                         net (fo=1, routed)           0.661    10.679    U_Frame_Buffer/vgaRed[3]_i_15_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I1_O)        0.326    11.005 r  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.806    11.811    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124    11.935 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.802    12.737    U_Frame_Buffer_n_0
    SLICE_X4Y20          FDSE                                         r  vgaGreen_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y20          FDSE                                         r  vgaGreen_reg[1]/C
                         clock pessimism              0.188    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X4Y20          FDSE (Setup_fdse_C_S)       -0.429    14.571    vgaGreen_reg[1]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 3.056ns (40.151%)  route 4.555ns (59.849%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.605     5.126    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.580 r  U_Frame_Buffer/mem_reg_0_3/DOBDO[0]
                         net (fo=6, routed)           2.286     9.866    U_Frame_Buffer/mem_reg_0_14_1[1]
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.152    10.018 f  U_Frame_Buffer/vgaRed[3]_i_15/O
                         net (fo=1, routed)           0.661    10.679    U_Frame_Buffer/vgaRed[3]_i_15_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I1_O)        0.326    11.005 r  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.806    11.811    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124    11.935 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.802    12.737    U_Frame_Buffer_n_0
    SLICE_X4Y20          FDSE                                         r  vgaGreen_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X4Y20          FDSE                                         r  vgaGreen_reg[2]/C
                         clock pessimism              0.188    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X4Y20          FDSE (Setup_fdse_C_S)       -0.429    14.571    vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 3.056ns (40.338%)  route 4.520ns (59.662%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.605     5.126    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.580 r  U_Frame_Buffer/mem_reg_0_3/DOBDO[0]
                         net (fo=6, routed)           2.286     9.866    U_Frame_Buffer/mem_reg_0_14_1[1]
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.152    10.018 f  U_Frame_Buffer/vgaRed[3]_i_15/O
                         net (fo=1, routed)           0.661    10.679    U_Frame_Buffer/vgaRed[3]_i_15_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I1_O)        0.326    11.005 r  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.806    11.811    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124    11.935 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.766    12.702    U_Frame_Buffer_n_0
    SLICE_X1Y20          FDSE                                         r  vgaBlue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y20          FDSE                                         r  vgaBlue_reg[1]/C
                         clock pessimism              0.188    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X1Y20          FDSE (Setup_fdse_C_S)       -0.429    14.573    vgaBlue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 3.056ns (40.338%)  route 4.520ns (59.662%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.605     5.126    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.580 r  U_Frame_Buffer/mem_reg_0_3/DOBDO[0]
                         net (fo=6, routed)           2.286     9.866    U_Frame_Buffer/mem_reg_0_14_1[1]
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.152    10.018 f  U_Frame_Buffer/vgaRed[3]_i_15/O
                         net (fo=1, routed)           0.661    10.679    U_Frame_Buffer/vgaRed[3]_i_15_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I1_O)        0.326    11.005 r  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.806    11.811    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124    11.935 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.766    12.702    U_Frame_Buffer_n_0
    SLICE_X1Y20          FDSE                                         r  vgaBlue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y20          FDSE                                         r  vgaBlue_reg[3]/C
                         clock pessimism              0.188    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X1Y20          FDSE (Setup_fdse_C_S)       -0.429    14.573    vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 3.056ns (40.386%)  route 4.511ns (59.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.605     5.126    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.580 r  U_Frame_Buffer/mem_reg_0_3/DOBDO[0]
                         net (fo=6, routed)           2.286     9.866    U_Frame_Buffer/mem_reg_0_14_1[1]
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.152    10.018 f  U_Frame_Buffer/vgaRed[3]_i_15/O
                         net (fo=1, routed)           0.661    10.679    U_Frame_Buffer/vgaRed[3]_i_15_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I1_O)        0.326    11.005 r  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.806    11.811    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124    11.935 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.757    12.693    U_Frame_Buffer_n_0
    SLICE_X3Y20          FDSE                                         r  vgaGreen_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y20          FDSE                                         r  vgaGreen_reg[0]/C
                         clock pessimism              0.188    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X3Y20          FDSE (Setup_fdse_C_S)       -0.429    14.573    vgaGreen_reg[0]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 3.056ns (40.386%)  route 4.511ns (59.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.605     5.126    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.580 r  U_Frame_Buffer/mem_reg_0_3/DOBDO[0]
                         net (fo=6, routed)           2.286     9.866    U_Frame_Buffer/mem_reg_0_14_1[1]
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.152    10.018 f  U_Frame_Buffer/vgaRed[3]_i_15/O
                         net (fo=1, routed)           0.661    10.679    U_Frame_Buffer/vgaRed[3]_i_15_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I1_O)        0.326    11.005 r  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.806    11.811    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124    11.935 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.757    12.693    U_Frame_Buffer_n_0
    SLICE_X3Y20          FDSE                                         r  vgaGreen_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y20          FDSE                                         r  vgaGreen_reg[3]/C
                         clock pessimism              0.188    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X3Y20          FDSE (Setup_fdse_C_S)       -0.429    14.573    vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 3.056ns (40.510%)  route 4.488ns (59.490%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.605     5.126    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.580 r  U_Frame_Buffer/mem_reg_0_3/DOBDO[0]
                         net (fo=6, routed)           2.286     9.866    U_Frame_Buffer/mem_reg_0_14_1[1]
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.152    10.018 f  U_Frame_Buffer/vgaRed[3]_i_15/O
                         net (fo=1, routed)           0.661    10.679    U_Frame_Buffer/vgaRed[3]_i_15_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I1_O)        0.326    11.005 r  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.806    11.811    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124    11.935 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.734    12.670    U_Frame_Buffer_n_0
    SLICE_X3Y19          FDSE                                         r  vgaRed_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  vgaRed_reg[3]/C
                         clock pessimism              0.188    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X3Y19          FDSE (Setup_fdse_C_S)       -0.429    14.573    vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 3.056ns (40.869%)  route 4.421ns (59.131%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.605     5.126    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.580 r  U_Frame_Buffer/mem_reg_0_3/DOBDO[0]
                         net (fo=6, routed)           2.286     9.866    U_Frame_Buffer/mem_reg_0_14_1[1]
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.152    10.018 f  U_Frame_Buffer/vgaRed[3]_i_15/O
                         net (fo=1, routed)           0.661    10.679    U_Frame_Buffer/vgaRed[3]_i_15_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I1_O)        0.326    11.005 r  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.806    11.811    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124    11.935 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.668    12.603    U_Frame_Buffer_n_0
    SLICE_X1Y19          FDSE                                         r  vgaBlue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDSE                                         r  vgaBlue_reg[0]/C
                         clock pessimism              0.188    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X1Y19          FDSE (Setup_fdse_C_S)       -0.429    14.573    vgaBlue_reg[0]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 3.056ns (40.869%)  route 4.421ns (59.131%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.605     5.126    U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.580 r  U_Frame_Buffer/mem_reg_0_3/DOBDO[0]
                         net (fo=6, routed)           2.286     9.866    U_Frame_Buffer/mem_reg_0_14_1[1]
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.152    10.018 f  U_Frame_Buffer/vgaRed[3]_i_15/O
                         net (fo=1, routed)           0.661    10.679    U_Frame_Buffer/vgaRed[3]_i_15_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I1_O)        0.326    11.005 r  U_Frame_Buffer/vgaRed[3]_i_6/O
                         net (fo=1, routed)           0.806    11.811    U_Frame_Buffer/vgaRed[3]_i_6_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I3_O)        0.124    11.935 r  U_Frame_Buffer/vgaRed[3]_i_1/O
                         net (fo=12, routed)          0.668    12.603    U_Frame_Buffer_n_0
    SLICE_X1Y19          FDSE                                         r  vgaRed_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDSE                                         r  vgaRed_reg[0]/C
                         clock pessimism              0.188    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X1Y19          FDSE (Setup_fdse_C_S)       -0.429    14.573    vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  1.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_SCCB_core/U_tick_gen_/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SCCB_core/U_tick_gen_/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.567     1.450    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X15Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  u_SCCB_core/U_tick_gen_/count_reg[4]/Q
                         net (fo=4, routed)           0.110     1.702    u_SCCB_core/U_tick_gen_/count[4]
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.747 r  u_SCCB_core/U_tick_gen_/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.747    u_SCCB_core/U_tick_gen_/count_0[5]
    SLICE_X14Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.837     1.964    u_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  u_SCCB_core/U_tick_gen_/count_reg[5]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.120     1.583    u_SCCB_core/U_tick_gen_/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_Noise_Filter/pixel_b_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.586     1.469    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  U_Noise_Filter/pixel_b_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_Noise_Filter/pixel_b_o_reg[1]/Q
                         net (fo=1, routed)           0.086     1.696    U_Frame_Buffer/vgaBlue_reg[3][1]
    SLICE_X1Y20          LUT5 (Prop_lut5_I4_O)        0.045     1.741 r  U_Frame_Buffer/vgaBlue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.741    U_Frame_Buffer_n_12
    SLICE_X1Y20          FDSE                                         r  vgaBlue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X1Y20          FDSE                                         r  vgaBlue_reg[1]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X1Y20          FDSE (Hold_fdse_C_D)         0.091     1.573    vgaBlue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_Noise_Filter/prev_b_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Noise_Filter/prev_b_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.589     1.472    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  U_Noise_Filter/prev_b_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_Noise_Filter/prev_b_reg[1][2]/Q
                         net (fo=2, routed)           0.121     1.734    U_Noise_Filter/prev_b_reg[1][2]
    SLICE_X3Y16          FDRE                                         r  U_Noise_Filter/prev_b_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.859     1.986    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  U_Noise_Filter/prev_b_reg[2][2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.070     1.557    U_Noise_Filter/prev_b_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_Noise_Filter/prev_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Noise_Filter/prev_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.123%)  route 0.124ns (46.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.588     1.471    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  U_Noise_Filter/prev_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_Noise_Filter/prev_r_reg[0][0]/Q
                         net (fo=3, routed)           0.124     1.737    U_Noise_Filter/prev_r_reg[0][3]_0[0]
    SLICE_X3Y17          FDRE                                         r  U_Noise_Filter/prev_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.858     1.985    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  U_Noise_Filter/prev_r_reg[1][0]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.072     1.558    U_Noise_Filter/prev_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_Noise_Filter/h_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.591     1.474    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X1Y14          FDPE                                         r  U_Noise_Filter/h_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  U_Noise_Filter/h_sync_o_reg/Q
                         net (fo=1, routed)           0.097     1.712    U_Noise_Filter/h_sync_filtered
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.045     1.757 r  U_Noise_Filter/Hsync_i_1/O
                         net (fo=1, routed)           0.000     1.757    U_Noise_Filter_n_11
    SLICE_X0Y14          FDRE                                         r  Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  Hsync_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.091     1.578    Hsync_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_Noise_Filter/pixel_g_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.584     1.467    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  U_Noise_Filter/pixel_g_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Noise_Filter/pixel_g_o_reg[1]/Q
                         net (fo=1, routed)           0.098     1.706    U_Frame_Buffer/vgaGreen_reg[3][1]
    SLICE_X4Y20          LUT5 (Prop_lut5_I4_O)        0.045     1.751 r  U_Frame_Buffer/vgaGreen[1]_i_1/O
                         net (fo=1, routed)           0.000     1.751    U_Frame_Buffer_n_20
    SLICE_X4Y20          FDSE                                         r  vgaGreen_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X4Y20          FDSE                                         r  vgaGreen_reg[1]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X4Y20          FDSE (Hold_fdse_C_D)         0.092     1.572    vgaGreen_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_Noise_Filter/prev_g_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Noise_Filter/prev_g_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.585     1.468    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  U_Noise_Filter/prev_g_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U_Noise_Filter/prev_g_reg[2][0]/Q
                         net (fo=3, routed)           0.126     1.735    U_Noise_Filter/prev_g_reg[2][0]
    SLICE_X5Y21          FDRE                                         r  U_Noise_Filter/prev_g_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.852     1.979    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  U_Noise_Filter/prev_g_reg[3][0]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.070     1.550    U_Noise_Filter/prev_g_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_Noise_Filter/prev_g_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Noise_Filter/prev_g_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.585     1.468    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  U_Noise_Filter/prev_g_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U_Noise_Filter/prev_g_reg[1][3]/Q
                         net (fo=2, routed)           0.119     1.728    U_Noise_Filter/prev_g_reg[1][3]
    SLICE_X5Y19          FDRE                                         r  U_Noise_Filter/prev_g_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.854     1.981    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  U_Noise_Filter/prev_g_reg[2][3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.072     1.540    U_Noise_Filter/prev_g_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 U_Noise_Filter/prev_b_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Noise_Filter/prev_b_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.296%)  route 0.109ns (43.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.588     1.471    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  U_Noise_Filter/prev_b_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_Noise_Filter/prev_b_reg[0][3]/Q
                         net (fo=3, routed)           0.109     1.722    U_Noise_Filter/prev_b_reg[0][3]
    SLICE_X3Y17          FDRE                                         r  U_Noise_Filter/prev_b_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.858     1.985    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  U_Noise_Filter/prev_b_reg[1][3]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.047     1.533    U_Noise_Filter/prev_b_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U_Noise_Filter/prev_b_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Noise_Filter/prev_b_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.589     1.472    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  U_Noise_Filter/prev_b_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_Noise_Filter/prev_b_reg[2][0]/Q
                         net (fo=3, routed)           0.128     1.741    U_Noise_Filter/prev_b_reg[2][0]
    SLICE_X1Y17          FDRE                                         r  U_Noise_Filter/prev_b_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.858     1.985    U_Noise_Filter/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  U_Noise_Filter/prev_b_reg[3][0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.075     1.547    U_Noise_Filter/prev_b_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   U_Frame_Buffer/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101  U_OV7670_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101  U_OV7670_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101  U_OV7670_Clk_Gen/pclk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y92   u_SCCB_core/U_btn_detector/pulse_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y92   u_SCCB_core/U_btn_detector/pulse_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y92   u_SCCB_core/U_btn_detector/pulse_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y92   u_SCCB_core/U_btn_detector/pulse_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y14   Hsync_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y19   vgaRed_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y19   vgaRed_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y17   U_Noise_Filter/prev_b_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y17   U_Noise_Filter/prev_b_reg[1][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y17   U_Noise_Filter/prev_b_reg[1][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y17   U_Noise_Filter/prev_b_reg[1][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y17   U_Noise_Filter/prev_b_reg[2][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y17   U_Noise_Filter/prev_b_reg[2][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y16   U_Noise_Filter/prev_b_reg[2][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y16   U_Noise_Filter/prev_b_reg[2][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y17   U_Noise_Filter/prev_b_reg[2][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y17   U_Noise_Filter/prev_b_reg[3][0]/C



