{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701445397619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701445397619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 12:43:17 2023 " "Processing started: Fri Dec 01 12:43:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701445397619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701445397619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off air_conditioner_prj -c air_conditioner_prj " "Command: quartus_map --read_settings_files=on --write_settings_files=off air_conditioner_prj -c air_conditioner_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701445397619 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701445397854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wodan/desktop/faculdade/ufsc/ldh/projetos/projetofinal/src/halfadd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wodan/desktop/faculdade/ufsc/ldh/projetos/projetofinal/src/halfadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 halfadd " "Found entity 1: halfadd" {  } { { "../src/halfadd.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/src/halfadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701445397901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wodan/desktop/faculdade/ufsc/ldh/projetos/projetofinal/src/fulladd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wodan/desktop/faculdade/ufsc/ldh/projetos/projetofinal/src/fulladd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "../src/fulladd.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/src/fulladd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701445397901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wodan/desktop/faculdade/ufsc/ldh/projetos/projetofinal/src/logicsixbits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wodan/desktop/faculdade/ufsc/ldh/projetos/projetofinal/src/logicsixbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 logicsixbits " "Found entity 1: logicsixbits" {  } { { "../src/logicsixbits.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/src/logicsixbits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701445397901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wodan/desktop/faculdade/ufsc/ldh/projetos/projetofinal/src/air_conditioner_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wodan/desktop/faculdade/ufsc/ldh/projetos/projetofinal/src/air_conditioner_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ac_tb " "Found entity 1: ac_tb" {  } { { "../src/Air_Conditioner_tb.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/src/Air_Conditioner_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701445397917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wodan/desktop/faculdade/ufsc/ldh/projetos/projetofinal/src/air_conditioner.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wodan/desktop/faculdade/ufsc/ldh/projetos/projetofinal/src/air_conditioner.v" { { "Info" "ISGN_ENTITY_NAME" "1 Air_Conditioner " "Found entity 1: Air_Conditioner" {  } { { "../src/Air_Conditioner.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/src/Air_Conditioner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701445397917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_top.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_top " "Found entity 1: pll_top" {  } { { "pll_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/pll_top.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701445397917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_top.v 22 22 " "Found 22 design units, including 22 entities, in source file sub_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_top_altbarrel_shift_q3e " "Found entity 1: sub_top_altbarrel_shift_q3e" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_top_altbarrel_shift_07g " "Found entity 2: sub_top_altbarrel_shift_07g" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "3 sub_top_altpriority_encoder_3e8 " "Found entity 3: sub_top_altpriority_encoder_3e8" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "4 sub_top_altpriority_encoder_6e8 " "Found entity 4: sub_top_altpriority_encoder_6e8" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "5 sub_top_altpriority_encoder_be8 " "Found entity 5: sub_top_altpriority_encoder_be8" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "6 sub_top_altpriority_encoder_3v7 " "Found entity 6: sub_top_altpriority_encoder_3v7" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "7 sub_top_altpriority_encoder_6v7 " "Found entity 7: sub_top_altpriority_encoder_6v7" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "8 sub_top_altpriority_encoder_bv7 " "Found entity 8: sub_top_altpriority_encoder_bv7" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "9 sub_top_altpriority_encoder_uv8 " "Found entity 9: sub_top_altpriority_encoder_uv8" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "10 sub_top_altpriority_encoder_ue9 " "Found entity 10: sub_top_altpriority_encoder_ue9" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "11 sub_top_altpriority_encoder_ou8 " "Found entity 11: sub_top_altpriority_encoder_ou8" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "12 sub_top_altpriority_encoder_nh8 " "Found entity 12: sub_top_altpriority_encoder_nh8" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "13 sub_top_altpriority_encoder_qh8 " "Found entity 13: sub_top_altpriority_encoder_qh8" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "14 sub_top_altpriority_encoder_vh8 " "Found entity 14: sub_top_altpriority_encoder_vh8" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "15 sub_top_altpriority_encoder_ii9 " "Found entity 15: sub_top_altpriority_encoder_ii9" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "16 sub_top_altpriority_encoder_n28 " "Found entity 16: sub_top_altpriority_encoder_n28" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "17 sub_top_altpriority_encoder_q28 " "Found entity 17: sub_top_altpriority_encoder_q28" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "18 sub_top_altpriority_encoder_v28 " "Found entity 18: sub_top_altpriority_encoder_v28" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "19 sub_top_altpriority_encoder_i39 " "Found entity 19: sub_top_altpriority_encoder_i39" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "20 sub_top_altpriority_encoder_cna " "Found entity 20: sub_top_altpriority_encoder_cna" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "21 sub_top_altfp_add_sub_b6j " "Found entity 21: sub_top_altfp_add_sub_b6j" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 806 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""} { "Info" "ISGN_ENTITY_NAME" "22 sub_top " "Found entity 22: sub_top" {  } { { "sub_top.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/prj/sub_top.v" 3308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701445397964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result_sig logicsixbits.v(25) " "Verilog HDL Implicit Net warning at logicsixbits.v(25): created implicit net for \"result_sig\"" {  } { { "../src/logicsixbits.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/src/logicsixbits.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701445397964 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "a_i logicsixbits.v(17) " "Verilog HDL Procedural Assignment error at logicsixbits.v(17): object \"a_i\" on left-hand side of assignment must have a variable data type" {  } { { "../src/logicsixbits.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/src/logicsixbits.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1701445397964 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "a_i logicsixbits.v(17) " "Verilog HDL error at logicsixbits.v(17): value cannot be assigned to input \"a_i\"" {  } { { "../src/logicsixbits.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/src/logicsixbits.v" 17 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701445397964 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "b_i logicsixbits.v(18) " "Verilog HDL Procedural Assignment error at logicsixbits.v(18): object \"b_i\" on left-hand side of assignment must have a variable data type" {  } { { "../src/logicsixbits.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/src/logicsixbits.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1701445397964 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "b_i logicsixbits.v(18) " "Verilog HDL error at logicsixbits.v(18): value cannot be assigned to input \"b_i\"" {  } { { "../src/logicsixbits.v" "" { Text "C:/Users/Wodan/Desktop/Faculdade/UFSC/LDH/projetos/ProjetoFinal/src/logicsixbits.v" 18 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701445397964 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701445398059 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 01 12:43:18 2023 " "Processing ended: Fri Dec 01 12:43:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701445398059 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701445398059 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701445398059 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701445398059 ""}
