GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\Radar_VHDL\gowin\servo\src\main.v'
Compiling module 'servo'("F:\Radar_VHDL\gowin\servo\src\main.v":1)
WARN  (EX3780) : Using initial value of 'sel' since it is never assigned("F:\Radar_VHDL\gowin\servo\src\main.v":14)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("F:\Radar_VHDL\gowin\servo\src\main.v":22)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 27("F:\Radar_VHDL\gowin\servo\src\main.v":34)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\Radar_VHDL\gowin\servo\src\main.v":40)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 27("F:\Radar_VHDL\gowin\servo\src\main.v":50)
WARN  (EX3791) : Expression size 21 truncated to fit in target size 20("F:\Radar_VHDL\gowin\servo\src\main.v":56)
NOTE  (EX0101) : Current top module is "servo"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\Radar_VHDL\gowin\servo\impl\gwsynthesis\servo.vg" completed
[100%] Generate report file "F:\Radar_VHDL\gowin\servo\impl\gwsynthesis\servo_syn.rpt.html" completed
GowinSynthesis finish
