// Seed: 1409176152
module module_0 (
    input wor  id_0,
    input tri1 id_1
);
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1
);
  wire id_3;
  assign id_1 = id_0 ==? 1'b0;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri id_0,
    input wand id_1,
    input supply0 id_2,
    input wand id_3,
    input supply0 id_4,
    output wor id_5,
    input tri0 id_6,
    input wire id_7,
    output wor id_8,
    output uwire id_9,
    output wor id_10,
    input tri1 id_11,
    input wand id_12,
    output supply0 id_13,
    input uwire id_14
);
  static logic id_16;
  nor primCall (id_9, id_16, id_12, id_14, id_1, id_4, id_18, id_7, id_6, id_3);
  logic id_17, id_18;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  assign modCall_1.id_0 = 0;
  assign id_8 = -1;
  logic id_19;
endmodule
