library ieee;
use ieee.std_logic_1164.all; 
use ieee.numeric_std.all; 

entity karim_elgammal_FSM is 
	port( seq : in std_logic;
			enable: in std_logic; 
			reset : in std_logic;
			clk : in std_logic; 
			out_1 : out std_logic; 
			out_2 : out std_logic);
end karim_elgammal_FSM; 

architecture beh of karim_elgammal_FSM is 
