Z:/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/Majority/majority_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none Z:/Applications/CODESTUFF/StudyVHDL/EDABK/Homework/Majority/majority_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity majority_tb
-- Compiling architecture rtl of majority_tb
-- Loading entity majority

} {} {}}
