-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fast_accel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_in_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    img_in_ce0 : OUT STD_LOGIC;
    img_in_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
    threshold : IN STD_LOGIC_VECTOR (31 downto 0);
    img_out_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    img_out_ce0 : OUT STD_LOGIC;
    img_out_we0 : OUT STD_LOGIC;
    img_out_d0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    rows : IN STD_LOGIC_VECTOR (31 downto 0);
    cols : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fast_accel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fast_accel_fast_accel,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.254000,HLS_SYN_LAT=16400,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=8185,HLS_SYN_LUT=1786,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln126_fu_69_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln126_reg_95 : STD_LOGIC_VECTOR (14 downto 0);
    signal op2_assign_fu_73_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_reg_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_1_fu_79_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_1_reg_105 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_start : STD_LOGIC;
    signal grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_done : STD_LOGIC;
    signal grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_idle : STD_LOGIC;
    signal grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_ready : STD_LOGIC;
    signal grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_in_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_in_ce0 : STD_LOGIC;
    signal grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_out_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_out_ce0 : STD_LOGIC;
    signal grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_out_we0 : STD_LOGIC;
    signal grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_out_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fast_accel_fast_accel_Pipeline_Compute_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rows : IN STD_LOGIC_VECTOR (31 downto 0);
        cols : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (14 downto 0);
        img_in_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        img_in_ce0 : OUT STD_LOGIC;
        img_in_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        threshold : IN STD_LOGIC_VECTOR (31 downto 0);
        op2_assign : IN STD_LOGIC_VECTOR (31 downto 0);
        op2_assign_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        img_out_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        img_out_ce0 : OUT STD_LOGIC;
        img_out_we0 : OUT STD_LOGIC;
        img_out_d0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;



begin
    grp_fast_accel_Pipeline_Compute_Loop_fu_54 : component fast_accel_fast_accel_Pipeline_Compute_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_start,
        ap_done => grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_done,
        ap_idle => grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_idle,
        ap_ready => grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_ready,
        rows => rows,
        cols => cols,
        trunc_ln => trunc_ln126_reg_95,
        img_in_address0 => grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_in_address0,
        img_in_ce0 => grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_in_ce0,
        img_in_q0 => img_in_q0,
        threshold => threshold,
        op2_assign => op2_assign_reg_100,
        op2_assign_1 => op2_assign_1_reg_105,
        img_out_address0 => grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_out_address0,
        img_out_ce0 => grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_out_ce0,
        img_out_we0 => grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_out_we0,
        img_out_d0 => grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_out_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_ready = ap_const_logic_1)) then 
                    grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                op2_assign_1_reg_105 <= op2_assign_1_fu_79_p2;
                op2_assign_reg_100 <= op2_assign_fu_73_p2;
                trunc_ln126_reg_95 <= trunc_ln126_fu_69_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_done)
    begin
        if ((grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_start <= grp_fast_accel_Pipeline_Compute_Loop_fu_54_ap_start_reg;
    img_in_address0 <= grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_in_address0;
    img_in_ce0 <= grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_in_ce0;
    img_out_address0 <= grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_out_address0;
    img_out_ce0 <= grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_out_ce0;
    img_out_d0 <= grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_out_d0;
    img_out_we0 <= grp_fast_accel_Pipeline_Compute_Loop_fu_54_img_out_we0;
    op2_assign_1_fu_79_p2 <= std_logic_vector(unsigned(cols) + unsigned(ap_const_lv32_FFFFFFFD));
    op2_assign_fu_73_p2 <= std_logic_vector(unsigned(rows) + unsigned(ap_const_lv32_FFFFFFFD));
    trunc_ln126_fu_69_p1 <= rows(15 - 1 downto 0);
end behav;
