# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl" --include "../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl" --include "../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_image_loader_module_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/ipshared/9f27/image_loader_module.v" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_image_loader_module_0_0/sim/debug_interconnect_image_loader_module_0_0.v" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_xbar_0/sim/debug_interconnect_xbar_0.v" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_image_loader_module_1_0/sim/debug_interconnect_image_loader_module_1_0.v" \
"../../../../9_18.ip_user_files/bd/debug_interconnect/sim/debug_interconnect.v" \
"../../../../9_18.srcs/sources_1/bd/debug_interconnect/hdl/debug_interconnect_wrapper.v" \
"../../../../9_18.srcs/sim_1/new/debug_interconnect_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
