<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.1" title="es4_final_5_2_2021" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="top"/>
        <Source name="source/impl_1/progrom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/progromTest.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/impl_1/Decoder.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/dataPath.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/datapath_part2_test.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/impl_1/ALU.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/ALUtest.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/impl_1/regfile.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/program_counter.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/plus8.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/decoder_test.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/impl_1/ram.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/ramtest.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/impl_1/control.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/control_test.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="source/impl_1/condcheck.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="source/impl_1/top.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="top"/>
        </Source>
        <Source name="source/impl_1/immediate_extension.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="constraint.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl_1/LED_game.txt" type="Unknown Type" type_short="Unknown">
            <Options/>
        </Source>
        <Source name="source/impl_1/instructions.txt" type="Unknown Type" type_short="Unknown">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="es4_final_5_2_20211.sty"/>
</RadiantProject>
