# verilog-testbench-instance README

This extension "verilog-testbench-instance" can be used to enhance verilog programming capability. 

## Features

It includes two command, Testbench(generate testbench for verilog module in active editor) and Instance(generate instance for verilog module in active editor).

For example if there is active editor of verilog module, you press ctrl+ shift + p to select command:

![Select command](https://github.com/truecrab/VSCode_Extension_Verilog/images/fig1.png)

It will generate the testbench in a new terminal.

![Generate testbench](https://github.com/truecrab/VSCode_Extension_Verilog/images/fig2.png)


## Requirements

It need **python3** environment.

## Extension Settings

This extension contributes the following settings:

* `Testbench`: generate testbench for verilog module in active editor
* `Instance`: generate instance for verilog module in active editor

## Known Issues

It is not known what the issue is.

## Release Notes

The github address: https://github.com/truecrab/VSCode_Extension_Verilog

### 1.0.0

2018/05/07
The initial version.
It can generate testbench and instance for verilog module.

### 1.0.1

2018/05/07
Fixed README.md.

### 1.1.0


-----------------------------------------------------------------------------------------------------------

## Other


**Enjoy!**
